<stg><name>compute_KNN_Pipeline_COMPUTE_DATA_VITIS_LOOP_102_2</name>


<trans_list>

<trans id="4312" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4244" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4245" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4246" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4247" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4248" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4249" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4250" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4251" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4253" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4254" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4255" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4256" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4257" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4259" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4265" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4270" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4271" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4275" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4282" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4286" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4291" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4292" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4294" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4295" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4296" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4297" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4298" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4299" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4300" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4301" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4302" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4303" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4304" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4305" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4306" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4307" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4308" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4309" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %stream_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream_idx"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %rhs_125_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_125

]]></Node>
<StgValue><ssdm name="rhs_125_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %rhs_123_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_123

]]></Node>
<StgValue><ssdm name="rhs_123_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %rhs_121_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_121

]]></Node>
<StgValue><ssdm name="rhs_121_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %rhs_119_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_119

]]></Node>
<StgValue><ssdm name="rhs_119_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %rhs_117_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_117

]]></Node>
<StgValue><ssdm name="rhs_117_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %rhs_115_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_115

]]></Node>
<StgValue><ssdm name="rhs_115_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %rhs_113_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_113

]]></Node>
<StgValue><ssdm name="rhs_113_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %rhs_111_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_111

]]></Node>
<StgValue><ssdm name="rhs_111_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %rhs_109_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_109

]]></Node>
<StgValue><ssdm name="rhs_109_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %rhs_107_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_107

]]></Node>
<StgValue><ssdm name="rhs_107_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %rhs_105_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_105

]]></Node>
<StgValue><ssdm name="rhs_105_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %rhs_103_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_103

]]></Node>
<StgValue><ssdm name="rhs_103_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %rhs_101_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_101

]]></Node>
<StgValue><ssdm name="rhs_101_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %rhs_99_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_99

]]></Node>
<StgValue><ssdm name="rhs_99_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %rhs_97_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_97

]]></Node>
<StgValue><ssdm name="rhs_97_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %rhs_95_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_95

]]></Node>
<StgValue><ssdm name="rhs_95_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %rhs_93_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_93

]]></Node>
<StgValue><ssdm name="rhs_93_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %rhs_91_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_91

]]></Node>
<StgValue><ssdm name="rhs_91_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %rhs_89_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_89

]]></Node>
<StgValue><ssdm name="rhs_89_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %rhs_87_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_87

]]></Node>
<StgValue><ssdm name="rhs_87_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %rhs_85_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_85

]]></Node>
<StgValue><ssdm name="rhs_85_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %rhs_83_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_83

]]></Node>
<StgValue><ssdm name="rhs_83_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %rhs_81_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_81

]]></Node>
<StgValue><ssdm name="rhs_81_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %rhs_79_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_79

]]></Node>
<StgValue><ssdm name="rhs_79_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %rhs_77_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_77

]]></Node>
<StgValue><ssdm name="rhs_77_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %rhs_75_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_75

]]></Node>
<StgValue><ssdm name="rhs_75_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %rhs_73_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_73

]]></Node>
<StgValue><ssdm name="rhs_73_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %rhs_71_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_71

]]></Node>
<StgValue><ssdm name="rhs_71_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %rhs_69_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_69

]]></Node>
<StgValue><ssdm name="rhs_69_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %rhs_67_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_67

]]></Node>
<StgValue><ssdm name="rhs_67_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %rhs_65_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_65

]]></Node>
<StgValue><ssdm name="rhs_65_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %rhs_63_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_63

]]></Node>
<StgValue><ssdm name="rhs_63_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %rhs_61_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_61

]]></Node>
<StgValue><ssdm name="rhs_61_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %rhs_59_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_59

]]></Node>
<StgValue><ssdm name="rhs_59_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %rhs_57_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_57

]]></Node>
<StgValue><ssdm name="rhs_57_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %rhs_55_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_55

]]></Node>
<StgValue><ssdm name="rhs_55_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:38 %rhs_53_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_53

]]></Node>
<StgValue><ssdm name="rhs_53_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %rhs_51_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_51

]]></Node>
<StgValue><ssdm name="rhs_51_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:40 %rhs_49_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_49

]]></Node>
<StgValue><ssdm name="rhs_49_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:41 %rhs_47_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_47

]]></Node>
<StgValue><ssdm name="rhs_47_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:42 %rhs_45_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_45

]]></Node>
<StgValue><ssdm name="rhs_45_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:43 %rhs_43_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_43

]]></Node>
<StgValue><ssdm name="rhs_43_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:44 %rhs_41_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_41

]]></Node>
<StgValue><ssdm name="rhs_41_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:45 %rhs_39_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_39

]]></Node>
<StgValue><ssdm name="rhs_39_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:46 %rhs_37_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_37

]]></Node>
<StgValue><ssdm name="rhs_37_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:47 %rhs_35_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_35

]]></Node>
<StgValue><ssdm name="rhs_35_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:48 %rhs_33_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_33

]]></Node>
<StgValue><ssdm name="rhs_33_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:49 %rhs_31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_31

]]></Node>
<StgValue><ssdm name="rhs_31_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:50 %rhs_29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_29

]]></Node>
<StgValue><ssdm name="rhs_29_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:51 %rhs_27_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_27

]]></Node>
<StgValue><ssdm name="rhs_27_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:52 %rhs_25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_25

]]></Node>
<StgValue><ssdm name="rhs_25_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:53 %rhs_23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_23

]]></Node>
<StgValue><ssdm name="rhs_23_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:54 %rhs_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_21

]]></Node>
<StgValue><ssdm name="rhs_21_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:55 %rhs_19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_19

]]></Node>
<StgValue><ssdm name="rhs_19_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:56 %rhs_17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_17

]]></Node>
<StgValue><ssdm name="rhs_17_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:57 %rhs_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_15

]]></Node>
<StgValue><ssdm name="rhs_15_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:58 %rhs_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_13

]]></Node>
<StgValue><ssdm name="rhs_13_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:59 %rhs_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_11

]]></Node>
<StgValue><ssdm name="rhs_11_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:60 %rhs_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_9

]]></Node>
<StgValue><ssdm name="rhs_9_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:61 %rhs_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_7

]]></Node>
<StgValue><ssdm name="rhs_7_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:62 %rhs_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_5

]]></Node>
<StgValue><ssdm name="rhs_5_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:63 %rhs_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_3

]]></Node>
<StgValue><ssdm name="rhs_3_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:64 %rhs_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_1

]]></Node>
<StgValue><ssdm name="rhs_1_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:65 %rhs_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs

]]></Node>
<StgValue><ssdm name="rhs_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:66 %rhs_125_cast = sext i8 %rhs_125_read

]]></Node>
<StgValue><ssdm name="rhs_125_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:67 %rhs_123_cast = sext i8 %rhs_123_read

]]></Node>
<StgValue><ssdm name="rhs_123_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:68 %rhs_121_cast = sext i8 %rhs_121_read

]]></Node>
<StgValue><ssdm name="rhs_121_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:69 %rhs_119_cast = sext i8 %rhs_119_read

]]></Node>
<StgValue><ssdm name="rhs_119_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:70 %rhs_117_cast = sext i8 %rhs_117_read

]]></Node>
<StgValue><ssdm name="rhs_117_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:71 %rhs_115_cast = sext i8 %rhs_115_read

]]></Node>
<StgValue><ssdm name="rhs_115_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:72 %rhs_113_cast = sext i8 %rhs_113_read

]]></Node>
<StgValue><ssdm name="rhs_113_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:73 %rhs_111_cast = sext i8 %rhs_111_read

]]></Node>
<StgValue><ssdm name="rhs_111_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:74 %rhs_109_cast = sext i8 %rhs_109_read

]]></Node>
<StgValue><ssdm name="rhs_109_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:75 %rhs_107_cast = sext i8 %rhs_107_read

]]></Node>
<StgValue><ssdm name="rhs_107_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:76 %rhs_105_cast = sext i8 %rhs_105_read

]]></Node>
<StgValue><ssdm name="rhs_105_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:77 %rhs_103_cast = sext i8 %rhs_103_read

]]></Node>
<StgValue><ssdm name="rhs_103_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:78 %rhs_101_cast = sext i8 %rhs_101_read

]]></Node>
<StgValue><ssdm name="rhs_101_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:79 %rhs_99_cast = sext i8 %rhs_99_read

]]></Node>
<StgValue><ssdm name="rhs_99_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:80 %rhs_97_cast = sext i8 %rhs_97_read

]]></Node>
<StgValue><ssdm name="rhs_97_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:81 %rhs_95_cast = sext i8 %rhs_95_read

]]></Node>
<StgValue><ssdm name="rhs_95_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:82 %rhs_93_cast = sext i8 %rhs_93_read

]]></Node>
<StgValue><ssdm name="rhs_93_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:83 %rhs_91_cast = sext i8 %rhs_91_read

]]></Node>
<StgValue><ssdm name="rhs_91_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:84 %rhs_89_cast = sext i8 %rhs_89_read

]]></Node>
<StgValue><ssdm name="rhs_89_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:85 %rhs_87_cast = sext i8 %rhs_87_read

]]></Node>
<StgValue><ssdm name="rhs_87_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:86 %rhs_85_cast = sext i8 %rhs_85_read

]]></Node>
<StgValue><ssdm name="rhs_85_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:87 %rhs_83_cast = sext i8 %rhs_83_read

]]></Node>
<StgValue><ssdm name="rhs_83_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:88 %rhs_81_cast = sext i8 %rhs_81_read

]]></Node>
<StgValue><ssdm name="rhs_81_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:89 %rhs_79_cast = sext i8 %rhs_79_read

]]></Node>
<StgValue><ssdm name="rhs_79_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:90 %rhs_77_cast = sext i8 %rhs_77_read

]]></Node>
<StgValue><ssdm name="rhs_77_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:91 %rhs_75_cast = sext i8 %rhs_75_read

]]></Node>
<StgValue><ssdm name="rhs_75_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:92 %rhs_73_cast = sext i8 %rhs_73_read

]]></Node>
<StgValue><ssdm name="rhs_73_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:93 %rhs_71_cast = sext i8 %rhs_71_read

]]></Node>
<StgValue><ssdm name="rhs_71_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:94 %rhs_69_cast = sext i8 %rhs_69_read

]]></Node>
<StgValue><ssdm name="rhs_69_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:95 %rhs_67_cast = sext i8 %rhs_67_read

]]></Node>
<StgValue><ssdm name="rhs_67_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:96 %rhs_65_cast = sext i8 %rhs_65_read

]]></Node>
<StgValue><ssdm name="rhs_65_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:97 %rhs_63_cast = sext i8 %rhs_63_read

]]></Node>
<StgValue><ssdm name="rhs_63_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:98 %rhs_61_cast = sext i8 %rhs_61_read

]]></Node>
<StgValue><ssdm name="rhs_61_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:99 %rhs_59_cast = sext i8 %rhs_59_read

]]></Node>
<StgValue><ssdm name="rhs_59_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:100 %rhs_57_cast = sext i8 %rhs_57_read

]]></Node>
<StgValue><ssdm name="rhs_57_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:101 %rhs_55_cast = sext i8 %rhs_55_read

]]></Node>
<StgValue><ssdm name="rhs_55_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:102 %rhs_53_cast = sext i8 %rhs_53_read

]]></Node>
<StgValue><ssdm name="rhs_53_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:103 %rhs_51_cast = sext i8 %rhs_51_read

]]></Node>
<StgValue><ssdm name="rhs_51_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:104 %rhs_49_cast = sext i8 %rhs_49_read

]]></Node>
<StgValue><ssdm name="rhs_49_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:105 %rhs_47_cast = sext i8 %rhs_47_read

]]></Node>
<StgValue><ssdm name="rhs_47_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:106 %rhs_45_cast = sext i8 %rhs_45_read

]]></Node>
<StgValue><ssdm name="rhs_45_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:107 %rhs_43_cast = sext i8 %rhs_43_read

]]></Node>
<StgValue><ssdm name="rhs_43_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:108 %rhs_41_cast = sext i8 %rhs_41_read

]]></Node>
<StgValue><ssdm name="rhs_41_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:109 %rhs_39_cast = sext i8 %rhs_39_read

]]></Node>
<StgValue><ssdm name="rhs_39_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:110 %rhs_37_cast = sext i8 %rhs_37_read

]]></Node>
<StgValue><ssdm name="rhs_37_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:111 %rhs_35_cast = sext i8 %rhs_35_read

]]></Node>
<StgValue><ssdm name="rhs_35_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:112 %rhs_33_cast = sext i8 %rhs_33_read

]]></Node>
<StgValue><ssdm name="rhs_33_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:113 %rhs_31_cast = sext i8 %rhs_31_read

]]></Node>
<StgValue><ssdm name="rhs_31_cast"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:114 %rhs_29_cast = sext i8 %rhs_29_read

]]></Node>
<StgValue><ssdm name="rhs_29_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:115 %rhs_27_cast = sext i8 %rhs_27_read

]]></Node>
<StgValue><ssdm name="rhs_27_cast"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:116 %rhs_25_cast = sext i8 %rhs_25_read

]]></Node>
<StgValue><ssdm name="rhs_25_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:117 %rhs_23_cast = sext i8 %rhs_23_read

]]></Node>
<StgValue><ssdm name="rhs_23_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:118 %rhs_21_cast = sext i8 %rhs_21_read

]]></Node>
<StgValue><ssdm name="rhs_21_cast"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:119 %rhs_19_cast = sext i8 %rhs_19_read

]]></Node>
<StgValue><ssdm name="rhs_19_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:120 %rhs_17_cast = sext i8 %rhs_17_read

]]></Node>
<StgValue><ssdm name="rhs_17_cast"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:121 %rhs_15_cast = sext i8 %rhs_15_read

]]></Node>
<StgValue><ssdm name="rhs_15_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:122 %rhs_13_cast = sext i8 %rhs_13_read

]]></Node>
<StgValue><ssdm name="rhs_13_cast"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:123 %rhs_11_cast = sext i8 %rhs_11_read

]]></Node>
<StgValue><ssdm name="rhs_11_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:124 %rhs_9_cast = sext i8 %rhs_9_read

]]></Node>
<StgValue><ssdm name="rhs_9_cast"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:125 %rhs_7_cast = sext i8 %rhs_7_read

]]></Node>
<StgValue><ssdm name="rhs_7_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:126 %rhs_5_cast = sext i8 %rhs_5_read

]]></Node>
<StgValue><ssdm name="rhs_5_cast"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:127 %rhs_3_cast = sext i8 %rhs_3_read

]]></Node>
<StgValue><ssdm name="rhs_3_cast"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:128 %rhs_1_cast = sext i8 %rhs_1_read

]]></Node>
<StgValue><ssdm name="rhs_1_cast"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:129 %rhs_cast = sext i8 %rhs_read

]]></Node>
<StgValue><ssdm name="rhs_cast"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %compute_to_sort_stream_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %compute_to_sort_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %load_to_compute_stream_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i18 0, i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:134 %store_ln0 = store i2 0, i2 %stream_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:135 %br_ln0 = br void %for.body47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body47:0 %indvar_flatten_load = load i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body47:1 %icmp_ln101 = icmp_eq  i18 %indvar_flatten_load, i18 139812

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body47:2 %add_ln101 = add i18 %indvar_flatten_load, i18 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body47:3 %br_ln101 = br i1 %icmp_ln101, void %for.inc81, void %for.end83.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc81:0 %stream_idx_load = load i2 %stream_idx

]]></Node>
<StgValue><ssdm name="stream_idx_load"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3 %icmp_ln102 = icmp_eq  i2 %stream_idx_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc81:4 %select_ln101 = select i1 %icmp_ln102, i2 0, i2 %stream_idx_load

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="1" op_0_bw="2">
<![CDATA[
for.inc81:3949 %trunc_ln151 = trunc i2 %select_ln101

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc81:3951 %br_ln151 = br i1 %trunc_ln151, void %V.i.i266.case.0, void %V.i.i266.case.1

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
V.i.i266.exit:0 %add_ln102 = add i2 %select_ln101, i2 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i.i266.exit:1 %store_ln102 = store i18 %add_ln101, i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i.i266.exit:2 %store_ln102 = store i2 %add_ln102, i2 %stream_idx

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="0">
<![CDATA[
V.i.i266.exit:3 %br_ln102 = br void %for.body47

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="220" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="513" op_0_bw="513" op_1_bw="513">
<![CDATA[
for.inc81:7 %load_to_compute_stream_s_read = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %load_to_compute_stream_s

]]></Node>
<StgValue><ssdm name="load_to_compute_stream_s_read"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="513">
<![CDATA[
for.inc81:8 %tmp_V = trunc i513 %load_to_compute_stream_s_read

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:42 %tmp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:103 %tmp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:165 %tmp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:227 %tmp_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:289 %tmp_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:351 %tmp_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:413 %tmp_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:475 %tmp_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:537 %tmp_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:599 %tmp_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:661 %tmp_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:723 %tmp_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:785 %tmp_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:847 %tmp_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:909 %tmp_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:971 %tmp_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1033 %tmp_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1095 %tmp_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1157 %tmp_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1219 %tmp_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1281 %tmp_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1343 %tmp_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1405 %tmp_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1467 %tmp_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1529 %tmp_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1591 %tmp_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1653 %tmp_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1715 %tmp_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1777 %tmp_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1839 %tmp_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1901 %tmp_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1963 %tmp_V_32 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2025 %tmp_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 264, i32 271

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2087 %tmp_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2149 %tmp_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2211 %tmp_V_36 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2273 %tmp_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2335 %tmp_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2397 %tmp_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 312, i32 319

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2459 %tmp_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2521 %tmp_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 328, i32 335

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2583 %tmp_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 336, i32 343

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2645 %tmp_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 344, i32 351

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2707 %tmp_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 352, i32 359

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2769 %tmp_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2831 %tmp_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 368, i32 375

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2893 %tmp_V_47 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 376, i32 383

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2955 %tmp_V_48 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="tmp_V_48"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3017 %tmp_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 392, i32 399

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3079 %tmp_V_50 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 400, i32 407

]]></Node>
<StgValue><ssdm name="tmp_V_50"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3141 %tmp_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 408, i32 415

]]></Node>
<StgValue><ssdm name="tmp_V_51"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3203 %tmp_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 416, i32 423

]]></Node>
<StgValue><ssdm name="tmp_V_52"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3265 %tmp_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 424, i32 431

]]></Node>
<StgValue><ssdm name="tmp_V_53"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3327 %tmp_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 432, i32 439

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3389 %tmp_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 440, i32 447

]]></Node>
<StgValue><ssdm name="tmp_V_55"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3451 %tmp_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 448, i32 455

]]></Node>
<StgValue><ssdm name="tmp_V_56"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3513 %tmp_V_57 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 456, i32 463

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3575 %tmp_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 464, i32 471

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3637 %tmp_V_59 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 472, i32 479

]]></Node>
<StgValue><ssdm name="tmp_V_59"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3699 %tmp_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 480, i32 487

]]></Node>
<StgValue><ssdm name="tmp_V_60"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3761 %tmp_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 488, i32 495

]]></Node>
<StgValue><ssdm name="tmp_V_61"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3823 %tmp_V_62 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 496, i32 503

]]></Node>
<StgValue><ssdm name="tmp_V_62"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="8" op_0_bw="8" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3885 %tmp_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 504, i32 511

]]></Node>
<StgValue><ssdm name="tmp_V_63"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:9 %sext_ln813 = sext i8 %tmp_V

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:10 %ret_V = sub i9 %sext_ln813, i9 %rhs_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:11 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:12 %p_Val2_2 = trunc i9 %ret_V

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:13 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:14 %xor_ln895 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:15 %overflow = and i1 %p_Result_1, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:16 %xor_ln302 = xor i1 %p_Result_s, i1 %p_Result_1

]]></Node>
<StgValue><ssdm name="xor_ln302"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:17 %select_ln346 = select i1 %overflow, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:18 %input_V = select i1 %xor_ln302, i8 %select_ln346, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="input_V"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:19 %trunc_ln41 = trunc i8 %input_V

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:20 %icmp_ln1649 = icmp_sgt  i8 %input_V, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:21 %sext_ln1273 = sext i8 %input_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:22 %r_V_190 = sub i9 0, i9 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:23 %trunc_ln130 = trunc i9 %r_V_190

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:24 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_190, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_190, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:26 %overflow_1 = or i1 %p_Result_2, i1 %tmp

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:27 %select_ln302 = select i1 %overflow_1, i7 127, i7 %trunc_ln130

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:28 %delta_V = select i1 %icmp_ln1649, i7 %trunc_ln41, i7 %select_ln302

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:43 %sext_ln813_1 = sext i8 %tmp_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:44 %ret_V_1 = sub i9 %sext_ln813_1, i9 %rhs_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:45 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_1, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:46 %p_Val2_7 = trunc i9 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:47 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_1, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:48 %xor_ln895_1 = xor i1 %p_Result_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:49 %overflow_3 = and i1 %p_Result_6, i1 %xor_ln895_1

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:50 %xor_ln302_1 = xor i1 %p_Result_5, i1 %p_Result_6

]]></Node>
<StgValue><ssdm name="xor_ln302_1"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:51 %select_ln346_1 = select i1 %overflow_3, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_1"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:52 %input_V_1 = select i1 %xor_ln302_1, i8 %select_ln346_1, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="input_V_1"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:53 %trunc_ln41_1 = trunc i8 %input_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:54 %icmp_ln1649_1 = icmp_sgt  i8 %input_V_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:55 %sext_ln1273_1 = sext i8 %input_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:56 %r_V_191 = sub i9 0, i9 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:57 %trunc_ln130_1 = trunc i9 %r_V_191

]]></Node>
<StgValue><ssdm name="trunc_ln130_1"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:58 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_191, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:59 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_191, i32 8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:60 %overflow_4 = or i1 %p_Result_7, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:61 %select_ln302_2 = select i1 %overflow_4, i7 127, i7 %trunc_ln130_1

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:62 %delta_V_1 = select i1 %icmp_ln1649_1, i7 %trunc_ln41_1, i7 %select_ln302_2

]]></Node>
<StgValue><ssdm name="delta_V_1"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:104 %sext_ln813_2 = sext i8 %tmp_V_2

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:105 %ret_V_3 = sub i9 %sext_ln813_2, i9 %rhs_3_cast

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:106 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_3, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:107 %p_Val2_13 = trunc i9 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:108 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_3, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:109 %xor_ln895_4 = xor i1 %p_Result_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_4"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:110 %overflow_6 = and i1 %p_Result_12, i1 %xor_ln895_4

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:111 %xor_ln302_2 = xor i1 %p_Result_11, i1 %p_Result_12

]]></Node>
<StgValue><ssdm name="xor_ln302_2"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:112 %select_ln346_3 = select i1 %overflow_6, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:113 %input_V_2 = select i1 %xor_ln302_2, i8 %select_ln346_3, i8 %p_Val2_13

]]></Node>
<StgValue><ssdm name="input_V_2"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:114 %trunc_ln41_2 = trunc i8 %input_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:115 %icmp_ln1649_2 = icmp_sgt  i8 %input_V_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_2"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:116 %sext_ln1273_2 = sext i8 %input_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:117 %r_V_193 = sub i9 0, i9 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_193"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:118 %trunc_ln130_2 = trunc i9 %r_V_193

]]></Node>
<StgValue><ssdm name="trunc_ln130_2"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:119 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_193, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:120 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_193, i32 8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:121 %overflow_7 = or i1 %p_Result_13, i1 %tmp_47

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:122 %select_ln302_4 = select i1 %overflow_7, i7 127, i7 %trunc_ln130_2

]]></Node>
<StgValue><ssdm name="select_ln302_4"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:123 %delta_V_2 = select i1 %icmp_ln1649_2, i7 %trunc_ln41_2, i7 %select_ln302_4

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:166 %sext_ln813_3 = sext i8 %tmp_V_3

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:167 %ret_V_5 = sub i9 %sext_ln813_3, i9 %rhs_5_cast

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:168 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_5, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:169 %p_Val2_19 = trunc i9 %ret_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:170 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_5, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:171 %xor_ln895_7 = xor i1 %p_Result_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_7"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:172 %overflow_9 = and i1 %p_Result_18, i1 %xor_ln895_7

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:173 %xor_ln302_3 = xor i1 %p_Result_17, i1 %p_Result_18

]]></Node>
<StgValue><ssdm name="xor_ln302_3"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:174 %select_ln346_6 = select i1 %overflow_9, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_6"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:175 %input_V_3 = select i1 %xor_ln302_3, i8 %select_ln346_6, i8 %p_Val2_19

]]></Node>
<StgValue><ssdm name="input_V_3"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:176 %trunc_ln41_3 = trunc i8 %input_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:177 %icmp_ln1649_3 = icmp_sgt  i8 %input_V_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_3"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:178 %sext_ln1273_3 = sext i8 %input_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:179 %r_V_194 = sub i9 0, i9 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_194"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:180 %trunc_ln130_3 = trunc i9 %r_V_194

]]></Node>
<StgValue><ssdm name="trunc_ln130_3"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:181 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_194, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:182 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_194, i32 8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:183 %overflow_10 = or i1 %p_Result_19, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:184 %select_ln302_6 = select i1 %overflow_10, i7 127, i7 %trunc_ln130_3

]]></Node>
<StgValue><ssdm name="select_ln302_6"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:185 %delta_V_3 = select i1 %icmp_ln1649_3, i7 %trunc_ln41_3, i7 %select_ln302_6

]]></Node>
<StgValue><ssdm name="delta_V_3"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:228 %sext_ln813_4 = sext i8 %tmp_V_4

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:229 %ret_V_7 = sub i9 %sext_ln813_4, i9 %rhs_7_cast

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:230 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_7, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:231 %p_Val2_25 = trunc i9 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:232 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_7, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:233 %xor_ln895_10 = xor i1 %p_Result_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_10"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:234 %overflow_12 = and i1 %p_Result_24, i1 %xor_ln895_10

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:235 %xor_ln302_4 = xor i1 %p_Result_23, i1 %p_Result_24

]]></Node>
<StgValue><ssdm name="xor_ln302_4"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:236 %select_ln346_9 = select i1 %overflow_12, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_9"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:237 %input_V_4 = select i1 %xor_ln302_4, i8 %select_ln346_9, i8 %p_Val2_25

]]></Node>
<StgValue><ssdm name="input_V_4"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:238 %trunc_ln41_4 = trunc i8 %input_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:239 %icmp_ln1649_4 = icmp_sgt  i8 %input_V_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_4"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:240 %sext_ln1273_4 = sext i8 %input_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:241 %r_V_196 = sub i9 0, i9 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_196"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:242 %trunc_ln130_4 = trunc i9 %r_V_196

]]></Node>
<StgValue><ssdm name="trunc_ln130_4"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:243 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_196, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:244 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_196, i32 8

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:245 %overflow_13 = or i1 %p_Result_25, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:246 %select_ln302_8 = select i1 %overflow_13, i7 127, i7 %trunc_ln130_4

]]></Node>
<StgValue><ssdm name="select_ln302_8"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:247 %delta_V_4 = select i1 %icmp_ln1649_4, i7 %trunc_ln41_4, i7 %select_ln302_8

]]></Node>
<StgValue><ssdm name="delta_V_4"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:290 %sext_ln813_5 = sext i8 %tmp_V_5

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:291 %ret_V_9 = sub i9 %sext_ln813_5, i9 %rhs_9_cast

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:292 %p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_9, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:293 %p_Val2_31 = trunc i9 %ret_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:294 %p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_9, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:295 %xor_ln895_13 = xor i1 %p_Result_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_13"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:296 %overflow_15 = and i1 %p_Result_30, i1 %xor_ln895_13

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:297 %xor_ln302_5 = xor i1 %p_Result_29, i1 %p_Result_30

]]></Node>
<StgValue><ssdm name="xor_ln302_5"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:298 %select_ln346_12 = select i1 %overflow_15, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_12"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:299 %input_V_5 = select i1 %xor_ln302_5, i8 %select_ln346_12, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="input_V_5"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:300 %trunc_ln41_5 = trunc i8 %input_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:301 %icmp_ln1649_5 = icmp_sgt  i8 %input_V_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_5"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:302 %sext_ln1273_5 = sext i8 %input_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:303 %r_V_198 = sub i9 0, i9 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_198"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:304 %trunc_ln130_5 = trunc i9 %r_V_198

]]></Node>
<StgValue><ssdm name="trunc_ln130_5"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:305 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_198, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:306 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_198, i32 8

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:307 %overflow_16 = or i1 %p_Result_31, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:308 %select_ln302_10 = select i1 %overflow_16, i7 127, i7 %trunc_ln130_5

]]></Node>
<StgValue><ssdm name="select_ln302_10"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:309 %delta_V_5 = select i1 %icmp_ln1649_5, i7 %trunc_ln41_5, i7 %select_ln302_10

]]></Node>
<StgValue><ssdm name="delta_V_5"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:352 %sext_ln813_6 = sext i8 %tmp_V_6

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:353 %ret_V_11 = sub i9 %sext_ln813_6, i9 %rhs_11_cast

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:354 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_11, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:355 %p_Val2_37 = trunc i9 %ret_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:356 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_11, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:357 %xor_ln895_16 = xor i1 %p_Result_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_16"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:358 %overflow_18 = and i1 %p_Result_36, i1 %xor_ln895_16

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:359 %xor_ln302_6 = xor i1 %p_Result_35, i1 %p_Result_36

]]></Node>
<StgValue><ssdm name="xor_ln302_6"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:360 %select_ln346_15 = select i1 %overflow_18, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_15"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:361 %input_V_6 = select i1 %xor_ln302_6, i8 %select_ln346_15, i8 %p_Val2_37

]]></Node>
<StgValue><ssdm name="input_V_6"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:362 %trunc_ln41_6 = trunc i8 %input_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:363 %icmp_ln1649_6 = icmp_sgt  i8 %input_V_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_6"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:364 %sext_ln1273_6 = sext i8 %input_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1273_6"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:365 %r_V_200 = sub i9 0, i9 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:366 %trunc_ln130_6 = trunc i9 %r_V_200

]]></Node>
<StgValue><ssdm name="trunc_ln130_6"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:367 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_200, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:368 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_200, i32 8

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:369 %overflow_19 = or i1 %p_Result_37, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:370 %select_ln302_12 = select i1 %overflow_19, i7 127, i7 %trunc_ln130_6

]]></Node>
<StgValue><ssdm name="select_ln302_12"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:371 %delta_V_6 = select i1 %icmp_ln1649_6, i7 %trunc_ln41_6, i7 %select_ln302_12

]]></Node>
<StgValue><ssdm name="delta_V_6"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:414 %sext_ln813_7 = sext i8 %tmp_V_7

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:415 %ret_V_13 = sub i9 %sext_ln813_7, i9 %rhs_13_cast

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:416 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_13, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:417 %p_Val2_43 = trunc i9 %ret_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:418 %p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_13, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:419 %xor_ln895_19 = xor i1 %p_Result_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_19"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:420 %overflow_21 = and i1 %p_Result_42, i1 %xor_ln895_19

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:421 %xor_ln302_7 = xor i1 %p_Result_41, i1 %p_Result_42

]]></Node>
<StgValue><ssdm name="xor_ln302_7"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:422 %select_ln346_18 = select i1 %overflow_21, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_18"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:423 %input_V_7 = select i1 %xor_ln302_7, i8 %select_ln346_18, i8 %p_Val2_43

]]></Node>
<StgValue><ssdm name="input_V_7"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:424 %trunc_ln41_7 = trunc i8 %input_V_7

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:425 %icmp_ln1649_7 = icmp_sgt  i8 %input_V_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_7"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:426 %sext_ln1273_7 = sext i8 %input_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_7"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:427 %r_V_202 = sub i9 0, i9 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_202"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:428 %trunc_ln130_7 = trunc i9 %r_V_202

]]></Node>
<StgValue><ssdm name="trunc_ln130_7"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:429 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_202, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:430 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_202, i32 8

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:431 %overflow_22 = or i1 %p_Result_43, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:432 %select_ln302_14 = select i1 %overflow_22, i7 127, i7 %trunc_ln130_7

]]></Node>
<StgValue><ssdm name="select_ln302_14"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:433 %delta_V_7 = select i1 %icmp_ln1649_7, i7 %trunc_ln41_7, i7 %select_ln302_14

]]></Node>
<StgValue><ssdm name="delta_V_7"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:476 %sext_ln813_8 = sext i8 %tmp_V_8

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:477 %ret_V_15 = sub i9 %sext_ln813_8, i9 %rhs_15_cast

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:478 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_15, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:479 %p_Val2_49 = trunc i9 %ret_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:480 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_15, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:481 %xor_ln895_22 = xor i1 %p_Result_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_22"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:482 %overflow_24 = and i1 %p_Result_48, i1 %xor_ln895_22

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:483 %xor_ln302_8 = xor i1 %p_Result_47, i1 %p_Result_48

]]></Node>
<StgValue><ssdm name="xor_ln302_8"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:484 %select_ln346_21 = select i1 %overflow_24, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_21"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:485 %input_V_8 = select i1 %xor_ln302_8, i8 %select_ln346_21, i8 %p_Val2_49

]]></Node>
<StgValue><ssdm name="input_V_8"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:486 %trunc_ln41_8 = trunc i8 %input_V_8

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:487 %icmp_ln1649_8 = icmp_sgt  i8 %input_V_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_8"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:488 %sext_ln1273_8 = sext i8 %input_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:489 %r_V_204 = sub i9 0, i9 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_204"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:490 %trunc_ln130_8 = trunc i9 %r_V_204

]]></Node>
<StgValue><ssdm name="trunc_ln130_8"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:491 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_204, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:492 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_204, i32 8

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:493 %overflow_25 = or i1 %p_Result_49, i1 %tmp_197

]]></Node>
<StgValue><ssdm name="overflow_25"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:494 %select_ln302_16 = select i1 %overflow_25, i7 127, i7 %trunc_ln130_8

]]></Node>
<StgValue><ssdm name="select_ln302_16"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:495 %delta_V_8 = select i1 %icmp_ln1649_8, i7 %trunc_ln41_8, i7 %select_ln302_16

]]></Node>
<StgValue><ssdm name="delta_V_8"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:538 %sext_ln813_9 = sext i8 %tmp_V_9

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:539 %ret_V_17 = sub i9 %sext_ln813_9, i9 %rhs_17_cast

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:540 %p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_17, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:541 %p_Val2_55 = trunc i9 %ret_V_17

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:542 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_17, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:543 %xor_ln895_25 = xor i1 %p_Result_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_25"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:544 %overflow_27 = and i1 %p_Result_54, i1 %xor_ln895_25

]]></Node>
<StgValue><ssdm name="overflow_27"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:545 %xor_ln302_9 = xor i1 %p_Result_53, i1 %p_Result_54

]]></Node>
<StgValue><ssdm name="xor_ln302_9"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:546 %select_ln346_24 = select i1 %overflow_27, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_24"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:547 %input_V_9 = select i1 %xor_ln302_9, i8 %select_ln346_24, i8 %p_Val2_55

]]></Node>
<StgValue><ssdm name="input_V_9"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:548 %trunc_ln41_9 = trunc i8 %input_V_9

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:549 %icmp_ln1649_9 = icmp_sgt  i8 %input_V_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_9"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:550 %sext_ln1273_9 = sext i8 %input_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:551 %r_V_206 = sub i9 0, i9 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:552 %trunc_ln130_9 = trunc i9 %r_V_206

]]></Node>
<StgValue><ssdm name="trunc_ln130_9"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:553 %p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_206, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:554 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_206, i32 8

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:555 %overflow_28 = or i1 %p_Result_55, i1 %tmp_206

]]></Node>
<StgValue><ssdm name="overflow_28"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:556 %select_ln302_18 = select i1 %overflow_28, i7 127, i7 %trunc_ln130_9

]]></Node>
<StgValue><ssdm name="select_ln302_18"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:557 %delta_V_9 = select i1 %icmp_ln1649_9, i7 %trunc_ln41_9, i7 %select_ln302_18

]]></Node>
<StgValue><ssdm name="delta_V_9"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:600 %sext_ln813_10 = sext i8 %tmp_V_10

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:601 %ret_V_19 = sub i9 %sext_ln813_10, i9 %rhs_19_cast

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:602 %p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_19, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:603 %p_Val2_61 = trunc i9 %ret_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:604 %p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_19, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:605 %xor_ln895_28 = xor i1 %p_Result_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_28"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:606 %overflow_30 = and i1 %p_Result_60, i1 %xor_ln895_28

]]></Node>
<StgValue><ssdm name="overflow_30"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:607 %xor_ln302_10 = xor i1 %p_Result_59, i1 %p_Result_60

]]></Node>
<StgValue><ssdm name="xor_ln302_10"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:608 %select_ln346_27 = select i1 %overflow_30, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_27"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:609 %input_V_10 = select i1 %xor_ln302_10, i8 %select_ln346_27, i8 %p_Val2_61

]]></Node>
<StgValue><ssdm name="input_V_10"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:610 %trunc_ln41_10 = trunc i8 %input_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:611 %icmp_ln1649_10 = icmp_sgt  i8 %input_V_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_10"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:612 %sext_ln1273_10 = sext i8 %input_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:613 %r_V_208 = sub i9 0, i9 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:614 %trunc_ln130_10 = trunc i9 %r_V_208

]]></Node>
<StgValue><ssdm name="trunc_ln130_10"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:615 %p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_208, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:616 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_208, i32 8

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:617 %overflow_31 = or i1 %p_Result_61, i1 %tmp_215

]]></Node>
<StgValue><ssdm name="overflow_31"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:618 %select_ln302_20 = select i1 %overflow_31, i7 127, i7 %trunc_ln130_10

]]></Node>
<StgValue><ssdm name="select_ln302_20"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:619 %delta_V_10 = select i1 %icmp_ln1649_10, i7 %trunc_ln41_10, i7 %select_ln302_20

]]></Node>
<StgValue><ssdm name="delta_V_10"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:662 %sext_ln813_11 = sext i8 %tmp_V_11

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:663 %ret_V_21 = sub i9 %sext_ln813_11, i9 %rhs_21_cast

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:664 %p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_21, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:665 %p_Val2_67 = trunc i9 %ret_V_21

]]></Node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:666 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_21, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:667 %xor_ln895_31 = xor i1 %p_Result_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_31"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:668 %overflow_33 = and i1 %p_Result_66, i1 %xor_ln895_31

]]></Node>
<StgValue><ssdm name="overflow_33"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:669 %xor_ln302_11 = xor i1 %p_Result_65, i1 %p_Result_66

]]></Node>
<StgValue><ssdm name="xor_ln302_11"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:670 %select_ln346_30 = select i1 %overflow_33, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_30"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:671 %input_V_11 = select i1 %xor_ln302_11, i8 %select_ln346_30, i8 %p_Val2_67

]]></Node>
<StgValue><ssdm name="input_V_11"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:672 %trunc_ln41_11 = trunc i8 %input_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:673 %icmp_ln1649_11 = icmp_sgt  i8 %input_V_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_11"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:674 %sext_ln1273_11 = sext i8 %input_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:675 %r_V_210 = sub i9 0, i9 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_210"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:676 %trunc_ln130_11 = trunc i9 %r_V_210

]]></Node>
<StgValue><ssdm name="trunc_ln130_11"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:677 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_210, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:678 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_210, i32 8

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:679 %overflow_34 = or i1 %p_Result_67, i1 %tmp_224

]]></Node>
<StgValue><ssdm name="overflow_34"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:680 %select_ln302_22 = select i1 %overflow_34, i7 127, i7 %trunc_ln130_11

]]></Node>
<StgValue><ssdm name="select_ln302_22"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:681 %delta_V_11 = select i1 %icmp_ln1649_11, i7 %trunc_ln41_11, i7 %select_ln302_22

]]></Node>
<StgValue><ssdm name="delta_V_11"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:724 %sext_ln813_12 = sext i8 %tmp_V_12

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:725 %ret_V_23 = sub i9 %sext_ln813_12, i9 %rhs_23_cast

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:726 %p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_23, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:727 %p_Val2_73 = trunc i9 %ret_V_23

]]></Node>
<StgValue><ssdm name="p_Val2_73"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:728 %p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_23, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:729 %xor_ln895_34 = xor i1 %p_Result_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_34"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:730 %overflow_36 = and i1 %p_Result_72, i1 %xor_ln895_34

]]></Node>
<StgValue><ssdm name="overflow_36"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:731 %xor_ln302_12 = xor i1 %p_Result_71, i1 %p_Result_72

]]></Node>
<StgValue><ssdm name="xor_ln302_12"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:732 %select_ln346_33 = select i1 %overflow_36, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_33"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:733 %input_V_12 = select i1 %xor_ln302_12, i8 %select_ln346_33, i8 %p_Val2_73

]]></Node>
<StgValue><ssdm name="input_V_12"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:734 %trunc_ln41_12 = trunc i8 %input_V_12

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:735 %icmp_ln1649_12 = icmp_sgt  i8 %input_V_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_12"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:736 %sext_ln1273_12 = sext i8 %input_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:737 %r_V_212 = sub i9 0, i9 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_212"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:738 %trunc_ln130_12 = trunc i9 %r_V_212

]]></Node>
<StgValue><ssdm name="trunc_ln130_12"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:739 %p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_212, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:740 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_212, i32 8

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:741 %overflow_37 = or i1 %p_Result_73, i1 %tmp_233

]]></Node>
<StgValue><ssdm name="overflow_37"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:742 %select_ln302_24 = select i1 %overflow_37, i7 127, i7 %trunc_ln130_12

]]></Node>
<StgValue><ssdm name="select_ln302_24"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:743 %delta_V_12 = select i1 %icmp_ln1649_12, i7 %trunc_ln41_12, i7 %select_ln302_24

]]></Node>
<StgValue><ssdm name="delta_V_12"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:786 %sext_ln813_13 = sext i8 %tmp_V_13

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:787 %ret_V_25 = sub i9 %sext_ln813_13, i9 %rhs_25_cast

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:788 %p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_25, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:789 %p_Val2_79 = trunc i9 %ret_V_25

]]></Node>
<StgValue><ssdm name="p_Val2_79"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:790 %p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_25, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:791 %xor_ln895_37 = xor i1 %p_Result_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_37"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:792 %overflow_39 = and i1 %p_Result_78, i1 %xor_ln895_37

]]></Node>
<StgValue><ssdm name="overflow_39"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:793 %xor_ln302_13 = xor i1 %p_Result_77, i1 %p_Result_78

]]></Node>
<StgValue><ssdm name="xor_ln302_13"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:794 %select_ln346_36 = select i1 %overflow_39, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_36"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:795 %input_V_13 = select i1 %xor_ln302_13, i8 %select_ln346_36, i8 %p_Val2_79

]]></Node>
<StgValue><ssdm name="input_V_13"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:796 %trunc_ln41_13 = trunc i8 %input_V_13

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:797 %icmp_ln1649_13 = icmp_sgt  i8 %input_V_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_13"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:798 %sext_ln1273_13 = sext i8 %input_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:799 %r_V_214 = sub i9 0, i9 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_214"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:800 %trunc_ln130_13 = trunc i9 %r_V_214

]]></Node>
<StgValue><ssdm name="trunc_ln130_13"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:801 %p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_214, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:802 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_214, i32 8

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:803 %overflow_40 = or i1 %p_Result_79, i1 %tmp_242

]]></Node>
<StgValue><ssdm name="overflow_40"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:804 %select_ln302_26 = select i1 %overflow_40, i7 127, i7 %trunc_ln130_13

]]></Node>
<StgValue><ssdm name="select_ln302_26"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:805 %delta_V_13 = select i1 %icmp_ln1649_13, i7 %trunc_ln41_13, i7 %select_ln302_26

]]></Node>
<StgValue><ssdm name="delta_V_13"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:848 %sext_ln813_14 = sext i8 %tmp_V_14

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:849 %ret_V_27 = sub i9 %sext_ln813_14, i9 %rhs_27_cast

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:850 %p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_27, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:851 %p_Val2_85 = trunc i9 %ret_V_27

]]></Node>
<StgValue><ssdm name="p_Val2_85"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:852 %p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_27, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:853 %xor_ln895_40 = xor i1 %p_Result_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_40"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:854 %overflow_42 = and i1 %p_Result_84, i1 %xor_ln895_40

]]></Node>
<StgValue><ssdm name="overflow_42"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:855 %xor_ln302_14 = xor i1 %p_Result_83, i1 %p_Result_84

]]></Node>
<StgValue><ssdm name="xor_ln302_14"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:856 %select_ln346_39 = select i1 %overflow_42, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_39"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:857 %input_V_14 = select i1 %xor_ln302_14, i8 %select_ln346_39, i8 %p_Val2_85

]]></Node>
<StgValue><ssdm name="input_V_14"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:858 %trunc_ln41_14 = trunc i8 %input_V_14

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:859 %icmp_ln1649_14 = icmp_sgt  i8 %input_V_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_14"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:860 %sext_ln1273_14 = sext i8 %input_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:861 %r_V_216 = sub i9 0, i9 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_216"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:862 %trunc_ln130_14 = trunc i9 %r_V_216

]]></Node>
<StgValue><ssdm name="trunc_ln130_14"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:863 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_216, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:864 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_216, i32 8

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:865 %overflow_43 = or i1 %p_Result_85, i1 %tmp_251

]]></Node>
<StgValue><ssdm name="overflow_43"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:866 %select_ln302_28 = select i1 %overflow_43, i7 127, i7 %trunc_ln130_14

]]></Node>
<StgValue><ssdm name="select_ln302_28"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:867 %delta_V_14 = select i1 %icmp_ln1649_14, i7 %trunc_ln41_14, i7 %select_ln302_28

]]></Node>
<StgValue><ssdm name="delta_V_14"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:910 %sext_ln813_15 = sext i8 %tmp_V_15

]]></Node>
<StgValue><ssdm name="sext_ln813_15"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:911 %ret_V_29 = sub i9 %sext_ln813_15, i9 %rhs_29_cast

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:912 %p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_29, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:913 %p_Val2_91 = trunc i9 %ret_V_29

]]></Node>
<StgValue><ssdm name="p_Val2_91"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:914 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_29, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:915 %xor_ln895_43 = xor i1 %p_Result_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_43"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:916 %overflow_45 = and i1 %p_Result_90, i1 %xor_ln895_43

]]></Node>
<StgValue><ssdm name="overflow_45"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:917 %xor_ln302_15 = xor i1 %p_Result_89, i1 %p_Result_90

]]></Node>
<StgValue><ssdm name="xor_ln302_15"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:918 %select_ln346_42 = select i1 %overflow_45, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_42"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:919 %input_V_15 = select i1 %xor_ln302_15, i8 %select_ln346_42, i8 %p_Val2_91

]]></Node>
<StgValue><ssdm name="input_V_15"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:920 %trunc_ln41_15 = trunc i8 %input_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:921 %icmp_ln1649_15 = icmp_sgt  i8 %input_V_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_15"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:922 %sext_ln1273_15 = sext i8 %input_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1273_15"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:923 %r_V_218 = sub i9 0, i9 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:924 %trunc_ln130_15 = trunc i9 %r_V_218

]]></Node>
<StgValue><ssdm name="trunc_ln130_15"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:925 %p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_218, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:926 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_218, i32 8

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:927 %overflow_46 = or i1 %p_Result_91, i1 %tmp_260

]]></Node>
<StgValue><ssdm name="overflow_46"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:928 %select_ln302_30 = select i1 %overflow_46, i7 127, i7 %trunc_ln130_15

]]></Node>
<StgValue><ssdm name="select_ln302_30"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:929 %delta_V_15 = select i1 %icmp_ln1649_15, i7 %trunc_ln41_15, i7 %select_ln302_30

]]></Node>
<StgValue><ssdm name="delta_V_15"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:972 %sext_ln813_16 = sext i8 %tmp_V_16

]]></Node>
<StgValue><ssdm name="sext_ln813_16"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:973 %ret_V_31 = sub i9 %sext_ln813_16, i9 %rhs_31_cast

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:974 %p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_31, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:975 %p_Val2_97 = trunc i9 %ret_V_31

]]></Node>
<StgValue><ssdm name="p_Val2_97"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:976 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_31, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:977 %xor_ln895_46 = xor i1 %p_Result_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_46"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:978 %overflow_48 = and i1 %p_Result_96, i1 %xor_ln895_46

]]></Node>
<StgValue><ssdm name="overflow_48"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:979 %xor_ln302_16 = xor i1 %p_Result_95, i1 %p_Result_96

]]></Node>
<StgValue><ssdm name="xor_ln302_16"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:980 %select_ln346_45 = select i1 %overflow_48, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_45"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:981 %input_V_16 = select i1 %xor_ln302_16, i8 %select_ln346_45, i8 %p_Val2_97

]]></Node>
<StgValue><ssdm name="input_V_16"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:982 %trunc_ln41_16 = trunc i8 %input_V_16

]]></Node>
<StgValue><ssdm name="trunc_ln41_16"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:983 %icmp_ln1649_16 = icmp_sgt  i8 %input_V_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_16"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:984 %sext_ln1273_16 = sext i8 %input_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1273_16"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:985 %r_V_220 = sub i9 0, i9 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:986 %trunc_ln130_16 = trunc i9 %r_V_220

]]></Node>
<StgValue><ssdm name="trunc_ln130_16"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:987 %p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_220, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:988 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_220, i32 8

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:989 %overflow_49 = or i1 %p_Result_97, i1 %tmp_269

]]></Node>
<StgValue><ssdm name="overflow_49"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:990 %select_ln302_32 = select i1 %overflow_49, i7 127, i7 %trunc_ln130_16

]]></Node>
<StgValue><ssdm name="select_ln302_32"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:991 %delta_V_16 = select i1 %icmp_ln1649_16, i7 %trunc_ln41_16, i7 %select_ln302_32

]]></Node>
<StgValue><ssdm name="delta_V_16"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1034 %sext_ln813_17 = sext i8 %tmp_V_17

]]></Node>
<StgValue><ssdm name="sext_ln813_17"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1035 %ret_V_33 = sub i9 %sext_ln813_17, i9 %rhs_33_cast

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1036 %p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_33, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1037 %p_Val2_103 = trunc i9 %ret_V_33

]]></Node>
<StgValue><ssdm name="p_Val2_103"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1038 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_33, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1039 %xor_ln895_49 = xor i1 %p_Result_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_49"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1040 %overflow_51 = and i1 %p_Result_102, i1 %xor_ln895_49

]]></Node>
<StgValue><ssdm name="overflow_51"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1041 %xor_ln302_17 = xor i1 %p_Result_101, i1 %p_Result_102

]]></Node>
<StgValue><ssdm name="xor_ln302_17"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1042 %select_ln346_48 = select i1 %overflow_51, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_48"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1043 %input_V_17 = select i1 %xor_ln302_17, i8 %select_ln346_48, i8 %p_Val2_103

]]></Node>
<StgValue><ssdm name="input_V_17"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1044 %trunc_ln41_17 = trunc i8 %input_V_17

]]></Node>
<StgValue><ssdm name="trunc_ln41_17"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1045 %icmp_ln1649_17 = icmp_sgt  i8 %input_V_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_17"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1046 %sext_ln1273_17 = sext i8 %input_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1273_17"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1047 %r_V_222 = sub i9 0, i9 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1048 %trunc_ln130_17 = trunc i9 %r_V_222

]]></Node>
<StgValue><ssdm name="trunc_ln130_17"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1049 %p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_222, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1050 %tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_222, i32 8

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1051 %overflow_52 = or i1 %p_Result_103, i1 %tmp_278

]]></Node>
<StgValue><ssdm name="overflow_52"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1052 %select_ln302_34 = select i1 %overflow_52, i7 127, i7 %trunc_ln130_17

]]></Node>
<StgValue><ssdm name="select_ln302_34"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1053 %delta_V_17 = select i1 %icmp_ln1649_17, i7 %trunc_ln41_17, i7 %select_ln302_34

]]></Node>
<StgValue><ssdm name="delta_V_17"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1096 %sext_ln813_18 = sext i8 %tmp_V_18

]]></Node>
<StgValue><ssdm name="sext_ln813_18"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1097 %ret_V_35 = sub i9 %sext_ln813_18, i9 %rhs_35_cast

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1098 %p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_35, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1099 %p_Val2_109 = trunc i9 %ret_V_35

]]></Node>
<StgValue><ssdm name="p_Val2_109"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1100 %p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_35, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_108"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1101 %xor_ln895_52 = xor i1 %p_Result_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_52"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1102 %overflow_54 = and i1 %p_Result_108, i1 %xor_ln895_52

]]></Node>
<StgValue><ssdm name="overflow_54"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1103 %xor_ln302_18 = xor i1 %p_Result_107, i1 %p_Result_108

]]></Node>
<StgValue><ssdm name="xor_ln302_18"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1104 %select_ln346_51 = select i1 %overflow_54, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_51"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1105 %input_V_18 = select i1 %xor_ln302_18, i8 %select_ln346_51, i8 %p_Val2_109

]]></Node>
<StgValue><ssdm name="input_V_18"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1106 %trunc_ln41_18 = trunc i8 %input_V_18

]]></Node>
<StgValue><ssdm name="trunc_ln41_18"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1107 %icmp_ln1649_18 = icmp_sgt  i8 %input_V_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_18"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1108 %sext_ln1273_18 = sext i8 %input_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1273_18"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1109 %r_V_224 = sub i9 0, i9 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1110 %trunc_ln130_18 = trunc i9 %r_V_224

]]></Node>
<StgValue><ssdm name="trunc_ln130_18"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1111 %p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_224, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1112 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_224, i32 8

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1113 %overflow_55 = or i1 %p_Result_109, i1 %tmp_287

]]></Node>
<StgValue><ssdm name="overflow_55"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1114 %select_ln302_36 = select i1 %overflow_55, i7 127, i7 %trunc_ln130_18

]]></Node>
<StgValue><ssdm name="select_ln302_36"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1115 %delta_V_18 = select i1 %icmp_ln1649_18, i7 %trunc_ln41_18, i7 %select_ln302_36

]]></Node>
<StgValue><ssdm name="delta_V_18"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1158 %sext_ln813_19 = sext i8 %tmp_V_19

]]></Node>
<StgValue><ssdm name="sext_ln813_19"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1159 %ret_V_37 = sub i9 %sext_ln813_19, i9 %rhs_37_cast

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1160 %p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_37, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1161 %p_Val2_115 = trunc i9 %ret_V_37

]]></Node>
<StgValue><ssdm name="p_Val2_115"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1162 %p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_37, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_114"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1163 %xor_ln895_55 = xor i1 %p_Result_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_55"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1164 %overflow_57 = and i1 %p_Result_114, i1 %xor_ln895_55

]]></Node>
<StgValue><ssdm name="overflow_57"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1165 %xor_ln302_19 = xor i1 %p_Result_113, i1 %p_Result_114

]]></Node>
<StgValue><ssdm name="xor_ln302_19"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1166 %select_ln346_54 = select i1 %overflow_57, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_54"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1167 %input_V_19 = select i1 %xor_ln302_19, i8 %select_ln346_54, i8 %p_Val2_115

]]></Node>
<StgValue><ssdm name="input_V_19"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1168 %trunc_ln41_19 = trunc i8 %input_V_19

]]></Node>
<StgValue><ssdm name="trunc_ln41_19"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1169 %icmp_ln1649_19 = icmp_sgt  i8 %input_V_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_19"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1170 %sext_ln1273_19 = sext i8 %input_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1273_19"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1171 %r_V_226 = sub i9 0, i9 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1172 %trunc_ln130_19 = trunc i9 %r_V_226

]]></Node>
<StgValue><ssdm name="trunc_ln130_19"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1173 %p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_226, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1174 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_226, i32 8

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1175 %overflow_58 = or i1 %p_Result_115, i1 %tmp_296

]]></Node>
<StgValue><ssdm name="overflow_58"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1176 %select_ln302_38 = select i1 %overflow_58, i7 127, i7 %trunc_ln130_19

]]></Node>
<StgValue><ssdm name="select_ln302_38"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1177 %delta_V_19 = select i1 %icmp_ln1649_19, i7 %trunc_ln41_19, i7 %select_ln302_38

]]></Node>
<StgValue><ssdm name="delta_V_19"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1220 %sext_ln813_20 = sext i8 %tmp_V_20

]]></Node>
<StgValue><ssdm name="sext_ln813_20"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1221 %ret_V_39 = sub i9 %sext_ln813_20, i9 %rhs_39_cast

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1222 %p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_39, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_119"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1223 %p_Val2_121 = trunc i9 %ret_V_39

]]></Node>
<StgValue><ssdm name="p_Val2_121"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1224 %p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_39, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1225 %xor_ln895_58 = xor i1 %p_Result_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_58"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1226 %overflow_60 = and i1 %p_Result_120, i1 %xor_ln895_58

]]></Node>
<StgValue><ssdm name="overflow_60"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1227 %xor_ln302_20 = xor i1 %p_Result_119, i1 %p_Result_120

]]></Node>
<StgValue><ssdm name="xor_ln302_20"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1228 %select_ln346_57 = select i1 %overflow_60, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_57"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1229 %input_V_20 = select i1 %xor_ln302_20, i8 %select_ln346_57, i8 %p_Val2_121

]]></Node>
<StgValue><ssdm name="input_V_20"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1230 %trunc_ln41_20 = trunc i8 %input_V_20

]]></Node>
<StgValue><ssdm name="trunc_ln41_20"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1231 %icmp_ln1649_20 = icmp_sgt  i8 %input_V_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_20"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1232 %sext_ln1273_20 = sext i8 %input_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1273_20"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1233 %r_V_228 = sub i9 0, i9 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1234 %trunc_ln130_20 = trunc i9 %r_V_228

]]></Node>
<StgValue><ssdm name="trunc_ln130_20"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1235 %p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_228, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_121"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1236 %tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_228, i32 8

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1237 %overflow_61 = or i1 %p_Result_121, i1 %tmp_305

]]></Node>
<StgValue><ssdm name="overflow_61"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1238 %select_ln302_40 = select i1 %overflow_61, i7 127, i7 %trunc_ln130_20

]]></Node>
<StgValue><ssdm name="select_ln302_40"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1239 %delta_V_20 = select i1 %icmp_ln1649_20, i7 %trunc_ln41_20, i7 %select_ln302_40

]]></Node>
<StgValue><ssdm name="delta_V_20"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1282 %sext_ln813_21 = sext i8 %tmp_V_21

]]></Node>
<StgValue><ssdm name="sext_ln813_21"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1283 %ret_V_41 = sub i9 %sext_ln813_21, i9 %rhs_41_cast

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1284 %p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_41, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_125"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1285 %p_Val2_127 = trunc i9 %ret_V_41

]]></Node>
<StgValue><ssdm name="p_Val2_127"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1286 %p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_41, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_126"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1287 %xor_ln895_61 = xor i1 %p_Result_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_61"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1288 %overflow_63 = and i1 %p_Result_126, i1 %xor_ln895_61

]]></Node>
<StgValue><ssdm name="overflow_63"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1289 %xor_ln302_21 = xor i1 %p_Result_125, i1 %p_Result_126

]]></Node>
<StgValue><ssdm name="xor_ln302_21"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1290 %select_ln346_60 = select i1 %overflow_63, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_60"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1291 %input_V_21 = select i1 %xor_ln302_21, i8 %select_ln346_60, i8 %p_Val2_127

]]></Node>
<StgValue><ssdm name="input_V_21"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1292 %trunc_ln41_21 = trunc i8 %input_V_21

]]></Node>
<StgValue><ssdm name="trunc_ln41_21"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1293 %icmp_ln1649_21 = icmp_sgt  i8 %input_V_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_21"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1294 %sext_ln1273_21 = sext i8 %input_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1273_21"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1295 %r_V_230 = sub i9 0, i9 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_230"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1296 %trunc_ln130_21 = trunc i9 %r_V_230

]]></Node>
<StgValue><ssdm name="trunc_ln130_21"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1297 %p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_230, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1298 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_230, i32 8

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1299 %overflow_64 = or i1 %p_Result_127, i1 %tmp_314

]]></Node>
<StgValue><ssdm name="overflow_64"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1300 %select_ln302_42 = select i1 %overflow_64, i7 127, i7 %trunc_ln130_21

]]></Node>
<StgValue><ssdm name="select_ln302_42"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1301 %delta_V_21 = select i1 %icmp_ln1649_21, i7 %trunc_ln41_21, i7 %select_ln302_42

]]></Node>
<StgValue><ssdm name="delta_V_21"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1344 %sext_ln813_22 = sext i8 %tmp_V_22

]]></Node>
<StgValue><ssdm name="sext_ln813_22"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1345 %ret_V_43 = sub i9 %sext_ln813_22, i9 %rhs_43_cast

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1346 %p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_43, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1347 %p_Val2_133 = trunc i9 %ret_V_43

]]></Node>
<StgValue><ssdm name="p_Val2_133"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1348 %p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_43, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1349 %xor_ln895_64 = xor i1 %p_Result_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_64"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1350 %overflow_66 = and i1 %p_Result_132, i1 %xor_ln895_64

]]></Node>
<StgValue><ssdm name="overflow_66"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1351 %xor_ln302_22 = xor i1 %p_Result_131, i1 %p_Result_132

]]></Node>
<StgValue><ssdm name="xor_ln302_22"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1352 %select_ln346_63 = select i1 %overflow_66, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_63"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1353 %input_V_22 = select i1 %xor_ln302_22, i8 %select_ln346_63, i8 %p_Val2_133

]]></Node>
<StgValue><ssdm name="input_V_22"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1354 %trunc_ln41_22 = trunc i8 %input_V_22

]]></Node>
<StgValue><ssdm name="trunc_ln41_22"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1355 %icmp_ln1649_22 = icmp_sgt  i8 %input_V_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_22"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1356 %sext_ln1273_22 = sext i8 %input_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1273_22"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1357 %r_V_232 = sub i9 0, i9 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_232"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1358 %trunc_ln130_22 = trunc i9 %r_V_232

]]></Node>
<StgValue><ssdm name="trunc_ln130_22"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1359 %p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_232, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1360 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_232, i32 8

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1361 %overflow_67 = or i1 %p_Result_133, i1 %tmp_323

]]></Node>
<StgValue><ssdm name="overflow_67"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1362 %select_ln302_44 = select i1 %overflow_67, i7 127, i7 %trunc_ln130_22

]]></Node>
<StgValue><ssdm name="select_ln302_44"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1363 %delta_V_22 = select i1 %icmp_ln1649_22, i7 %trunc_ln41_22, i7 %select_ln302_44

]]></Node>
<StgValue><ssdm name="delta_V_22"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1406 %sext_ln813_23 = sext i8 %tmp_V_23

]]></Node>
<StgValue><ssdm name="sext_ln813_23"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1407 %ret_V_45 = sub i9 %sext_ln813_23, i9 %rhs_45_cast

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1408 %p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_45, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1409 %p_Val2_139 = trunc i9 %ret_V_45

]]></Node>
<StgValue><ssdm name="p_Val2_139"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1410 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_45, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1411 %xor_ln895_67 = xor i1 %p_Result_137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_67"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1412 %overflow_69 = and i1 %p_Result_138, i1 %xor_ln895_67

]]></Node>
<StgValue><ssdm name="overflow_69"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1413 %xor_ln302_23 = xor i1 %p_Result_137, i1 %p_Result_138

]]></Node>
<StgValue><ssdm name="xor_ln302_23"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1414 %select_ln346_66 = select i1 %overflow_69, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_66"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1415 %input_V_23 = select i1 %xor_ln302_23, i8 %select_ln346_66, i8 %p_Val2_139

]]></Node>
<StgValue><ssdm name="input_V_23"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1416 %trunc_ln41_23 = trunc i8 %input_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln41_23"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1417 %icmp_ln1649_23 = icmp_sgt  i8 %input_V_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_23"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1418 %sext_ln1273_23 = sext i8 %input_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1273_23"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1419 %r_V_234 = sub i9 0, i9 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_234"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1420 %trunc_ln130_23 = trunc i9 %r_V_234

]]></Node>
<StgValue><ssdm name="trunc_ln130_23"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1421 %p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_234, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1422 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_234, i32 8

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1423 %overflow_70 = or i1 %p_Result_139, i1 %tmp_332

]]></Node>
<StgValue><ssdm name="overflow_70"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1424 %select_ln302_46 = select i1 %overflow_70, i7 127, i7 %trunc_ln130_23

]]></Node>
<StgValue><ssdm name="select_ln302_46"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1425 %delta_V_23 = select i1 %icmp_ln1649_23, i7 %trunc_ln41_23, i7 %select_ln302_46

]]></Node>
<StgValue><ssdm name="delta_V_23"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1468 %sext_ln813_24 = sext i8 %tmp_V_24

]]></Node>
<StgValue><ssdm name="sext_ln813_24"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1469 %ret_V_47 = sub i9 %sext_ln813_24, i9 %rhs_47_cast

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1470 %p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_47, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1471 %p_Val2_145 = trunc i9 %ret_V_47

]]></Node>
<StgValue><ssdm name="p_Val2_145"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1472 %p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_47, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1473 %xor_ln895_70 = xor i1 %p_Result_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_70"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1474 %overflow_72 = and i1 %p_Result_144, i1 %xor_ln895_70

]]></Node>
<StgValue><ssdm name="overflow_72"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1475 %xor_ln302_24 = xor i1 %p_Result_143, i1 %p_Result_144

]]></Node>
<StgValue><ssdm name="xor_ln302_24"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1476 %select_ln346_69 = select i1 %overflow_72, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_69"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1477 %input_V_24 = select i1 %xor_ln302_24, i8 %select_ln346_69, i8 %p_Val2_145

]]></Node>
<StgValue><ssdm name="input_V_24"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1478 %trunc_ln41_24 = trunc i8 %input_V_24

]]></Node>
<StgValue><ssdm name="trunc_ln41_24"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1479 %icmp_ln1649_24 = icmp_sgt  i8 %input_V_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_24"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1480 %sext_ln1273_24 = sext i8 %input_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1273_24"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1481 %r_V_236 = sub i9 0, i9 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_236"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1482 %trunc_ln130_24 = trunc i9 %r_V_236

]]></Node>
<StgValue><ssdm name="trunc_ln130_24"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1483 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_236, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1484 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_236, i32 8

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1485 %overflow_73 = or i1 %p_Result_145, i1 %tmp_341

]]></Node>
<StgValue><ssdm name="overflow_73"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1486 %select_ln302_48 = select i1 %overflow_73, i7 127, i7 %trunc_ln130_24

]]></Node>
<StgValue><ssdm name="select_ln302_48"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1487 %delta_V_24 = select i1 %icmp_ln1649_24, i7 %trunc_ln41_24, i7 %select_ln302_48

]]></Node>
<StgValue><ssdm name="delta_V_24"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1530 %sext_ln813_25 = sext i8 %tmp_V_25

]]></Node>
<StgValue><ssdm name="sext_ln813_25"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1531 %ret_V_49 = sub i9 %sext_ln813_25, i9 %rhs_49_cast

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1532 %p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_49, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1533 %p_Val2_151 = trunc i9 %ret_V_49

]]></Node>
<StgValue><ssdm name="p_Val2_151"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1534 %p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_49, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1535 %xor_ln895_73 = xor i1 %p_Result_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_73"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1536 %overflow_75 = and i1 %p_Result_150, i1 %xor_ln895_73

]]></Node>
<StgValue><ssdm name="overflow_75"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1537 %xor_ln302_25 = xor i1 %p_Result_149, i1 %p_Result_150

]]></Node>
<StgValue><ssdm name="xor_ln302_25"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1538 %select_ln346_72 = select i1 %overflow_75, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_72"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1539 %input_V_25 = select i1 %xor_ln302_25, i8 %select_ln346_72, i8 %p_Val2_151

]]></Node>
<StgValue><ssdm name="input_V_25"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1540 %trunc_ln41_25 = trunc i8 %input_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln41_25"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1541 %icmp_ln1649_25 = icmp_sgt  i8 %input_V_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_25"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1542 %sext_ln1273_25 = sext i8 %input_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1273_25"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1543 %r_V_238 = sub i9 0, i9 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_238"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1544 %trunc_ln130_25 = trunc i9 %r_V_238

]]></Node>
<StgValue><ssdm name="trunc_ln130_25"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1545 %p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_238, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1546 %tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_238, i32 8

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1547 %overflow_76 = or i1 %p_Result_151, i1 %tmp_350

]]></Node>
<StgValue><ssdm name="overflow_76"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1548 %select_ln302_50 = select i1 %overflow_76, i7 127, i7 %trunc_ln130_25

]]></Node>
<StgValue><ssdm name="select_ln302_50"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1549 %delta_V_25 = select i1 %icmp_ln1649_25, i7 %trunc_ln41_25, i7 %select_ln302_50

]]></Node>
<StgValue><ssdm name="delta_V_25"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1592 %sext_ln813_26 = sext i8 %tmp_V_26

]]></Node>
<StgValue><ssdm name="sext_ln813_26"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1593 %ret_V_51 = sub i9 %sext_ln813_26, i9 %rhs_51_cast

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1594 %p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_51, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1595 %p_Val2_157 = trunc i9 %ret_V_51

]]></Node>
<StgValue><ssdm name="p_Val2_157"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1596 %p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_51, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1597 %xor_ln895_76 = xor i1 %p_Result_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_76"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1598 %overflow_78 = and i1 %p_Result_156, i1 %xor_ln895_76

]]></Node>
<StgValue><ssdm name="overflow_78"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1599 %xor_ln302_26 = xor i1 %p_Result_155, i1 %p_Result_156

]]></Node>
<StgValue><ssdm name="xor_ln302_26"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1600 %select_ln346_75 = select i1 %overflow_78, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_75"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1601 %input_V_26 = select i1 %xor_ln302_26, i8 %select_ln346_75, i8 %p_Val2_157

]]></Node>
<StgValue><ssdm name="input_V_26"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1602 %trunc_ln41_26 = trunc i8 %input_V_26

]]></Node>
<StgValue><ssdm name="trunc_ln41_26"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1603 %icmp_ln1649_26 = icmp_sgt  i8 %input_V_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_26"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1604 %sext_ln1273_26 = sext i8 %input_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1273_26"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1605 %r_V_240 = sub i9 0, i9 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1606 %trunc_ln130_26 = trunc i9 %r_V_240

]]></Node>
<StgValue><ssdm name="trunc_ln130_26"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1607 %p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_240, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_157"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1608 %tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_240, i32 8

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1609 %overflow_79 = or i1 %p_Result_157, i1 %tmp_359

]]></Node>
<StgValue><ssdm name="overflow_79"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1610 %select_ln302_52 = select i1 %overflow_79, i7 127, i7 %trunc_ln130_26

]]></Node>
<StgValue><ssdm name="select_ln302_52"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1611 %delta_V_26 = select i1 %icmp_ln1649_26, i7 %trunc_ln41_26, i7 %select_ln302_52

]]></Node>
<StgValue><ssdm name="delta_V_26"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1654 %sext_ln813_27 = sext i8 %tmp_V_27

]]></Node>
<StgValue><ssdm name="sext_ln813_27"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1655 %ret_V_53 = sub i9 %sext_ln813_27, i9 %rhs_53_cast

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1656 %p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_53, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1657 %p_Val2_163 = trunc i9 %ret_V_53

]]></Node>
<StgValue><ssdm name="p_Val2_163"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1658 %p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_53, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1659 %xor_ln895_79 = xor i1 %p_Result_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_79"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1660 %overflow_81 = and i1 %p_Result_162, i1 %xor_ln895_79

]]></Node>
<StgValue><ssdm name="overflow_81"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1661 %xor_ln302_27 = xor i1 %p_Result_161, i1 %p_Result_162

]]></Node>
<StgValue><ssdm name="xor_ln302_27"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1662 %select_ln346_78 = select i1 %overflow_81, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_78"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1663 %input_V_27 = select i1 %xor_ln302_27, i8 %select_ln346_78, i8 %p_Val2_163

]]></Node>
<StgValue><ssdm name="input_V_27"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1664 %trunc_ln41_27 = trunc i8 %input_V_27

]]></Node>
<StgValue><ssdm name="trunc_ln41_27"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1665 %icmp_ln1649_27 = icmp_sgt  i8 %input_V_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_27"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1666 %sext_ln1273_27 = sext i8 %input_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1273_27"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1667 %r_V_242 = sub i9 0, i9 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_242"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1668 %trunc_ln130_27 = trunc i9 %r_V_242

]]></Node>
<StgValue><ssdm name="trunc_ln130_27"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1669 %p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_242, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1670 %tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_242, i32 8

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1671 %overflow_82 = or i1 %p_Result_163, i1 %tmp_368

]]></Node>
<StgValue><ssdm name="overflow_82"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1672 %select_ln302_54 = select i1 %overflow_82, i7 127, i7 %trunc_ln130_27

]]></Node>
<StgValue><ssdm name="select_ln302_54"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1673 %delta_V_27 = select i1 %icmp_ln1649_27, i7 %trunc_ln41_27, i7 %select_ln302_54

]]></Node>
<StgValue><ssdm name="delta_V_27"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1716 %sext_ln813_28 = sext i8 %tmp_V_28

]]></Node>
<StgValue><ssdm name="sext_ln813_28"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1717 %ret_V_55 = sub i9 %sext_ln813_28, i9 %rhs_55_cast

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1718 %p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_55, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1719 %p_Val2_169 = trunc i9 %ret_V_55

]]></Node>
<StgValue><ssdm name="p_Val2_169"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1720 %p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_55, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_168"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1721 %xor_ln895_82 = xor i1 %p_Result_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_82"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1722 %overflow_84 = and i1 %p_Result_168, i1 %xor_ln895_82

]]></Node>
<StgValue><ssdm name="overflow_84"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1723 %xor_ln302_28 = xor i1 %p_Result_167, i1 %p_Result_168

]]></Node>
<StgValue><ssdm name="xor_ln302_28"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1724 %select_ln346_81 = select i1 %overflow_84, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_81"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1725 %input_V_28 = select i1 %xor_ln302_28, i8 %select_ln346_81, i8 %p_Val2_169

]]></Node>
<StgValue><ssdm name="input_V_28"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1726 %trunc_ln41_28 = trunc i8 %input_V_28

]]></Node>
<StgValue><ssdm name="trunc_ln41_28"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1727 %icmp_ln1649_28 = icmp_sgt  i8 %input_V_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_28"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1728 %sext_ln1273_28 = sext i8 %input_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1273_28"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1729 %r_V_244 = sub i9 0, i9 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_244"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1730 %trunc_ln130_28 = trunc i9 %r_V_244

]]></Node>
<StgValue><ssdm name="trunc_ln130_28"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1731 %p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_244, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_169"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1732 %tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_244, i32 8

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1733 %overflow_85 = or i1 %p_Result_169, i1 %tmp_377

]]></Node>
<StgValue><ssdm name="overflow_85"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1734 %select_ln302_56 = select i1 %overflow_85, i7 127, i7 %trunc_ln130_28

]]></Node>
<StgValue><ssdm name="select_ln302_56"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1735 %delta_V_28 = select i1 %icmp_ln1649_28, i7 %trunc_ln41_28, i7 %select_ln302_56

]]></Node>
<StgValue><ssdm name="delta_V_28"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1778 %sext_ln813_29 = sext i8 %tmp_V_29

]]></Node>
<StgValue><ssdm name="sext_ln813_29"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1779 %ret_V_57 = sub i9 %sext_ln813_29, i9 %rhs_57_cast

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1780 %p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_57, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1781 %p_Val2_175 = trunc i9 %ret_V_57

]]></Node>
<StgValue><ssdm name="p_Val2_175"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1782 %p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_57, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_174"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1783 %xor_ln895_85 = xor i1 %p_Result_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_85"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1784 %overflow_87 = and i1 %p_Result_174, i1 %xor_ln895_85

]]></Node>
<StgValue><ssdm name="overflow_87"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1785 %xor_ln302_29 = xor i1 %p_Result_173, i1 %p_Result_174

]]></Node>
<StgValue><ssdm name="xor_ln302_29"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1786 %select_ln346_84 = select i1 %overflow_87, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_84"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1787 %input_V_29 = select i1 %xor_ln302_29, i8 %select_ln346_84, i8 %p_Val2_175

]]></Node>
<StgValue><ssdm name="input_V_29"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1788 %trunc_ln41_29 = trunc i8 %input_V_29

]]></Node>
<StgValue><ssdm name="trunc_ln41_29"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1789 %icmp_ln1649_29 = icmp_sgt  i8 %input_V_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_29"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1790 %sext_ln1273_29 = sext i8 %input_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1273_29"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1791 %r_V_246 = sub i9 0, i9 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_246"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1792 %trunc_ln130_29 = trunc i9 %r_V_246

]]></Node>
<StgValue><ssdm name="trunc_ln130_29"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1793 %p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_246, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_175"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1794 %tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_246, i32 8

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1795 %overflow_88 = or i1 %p_Result_175, i1 %tmp_386

]]></Node>
<StgValue><ssdm name="overflow_88"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1796 %select_ln302_58 = select i1 %overflow_88, i7 127, i7 %trunc_ln130_29

]]></Node>
<StgValue><ssdm name="select_ln302_58"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1797 %delta_V_29 = select i1 %icmp_ln1649_29, i7 %trunc_ln41_29, i7 %select_ln302_58

]]></Node>
<StgValue><ssdm name="delta_V_29"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1840 %sext_ln813_30 = sext i8 %tmp_V_30

]]></Node>
<StgValue><ssdm name="sext_ln813_30"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1841 %ret_V_59 = sub i9 %sext_ln813_30, i9 %rhs_59_cast

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1842 %p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_59, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_179"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1843 %p_Val2_181 = trunc i9 %ret_V_59

]]></Node>
<StgValue><ssdm name="p_Val2_181"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1844 %p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_59, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_180"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1845 %xor_ln895_88 = xor i1 %p_Result_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_88"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1846 %overflow_90 = and i1 %p_Result_180, i1 %xor_ln895_88

]]></Node>
<StgValue><ssdm name="overflow_90"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1847 %xor_ln302_30 = xor i1 %p_Result_179, i1 %p_Result_180

]]></Node>
<StgValue><ssdm name="xor_ln302_30"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1848 %select_ln346_87 = select i1 %overflow_90, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_87"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1849 %input_V_30 = select i1 %xor_ln302_30, i8 %select_ln346_87, i8 %p_Val2_181

]]></Node>
<StgValue><ssdm name="input_V_30"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1850 %trunc_ln41_30 = trunc i8 %input_V_30

]]></Node>
<StgValue><ssdm name="trunc_ln41_30"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1851 %icmp_ln1649_30 = icmp_sgt  i8 %input_V_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_30"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1852 %sext_ln1273_30 = sext i8 %input_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1273_30"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1853 %r_V_248 = sub i9 0, i9 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_248"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1854 %trunc_ln130_30 = trunc i9 %r_V_248

]]></Node>
<StgValue><ssdm name="trunc_ln130_30"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1855 %p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_248, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_181"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1856 %tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_248, i32 8

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1857 %overflow_91 = or i1 %p_Result_181, i1 %tmp_395

]]></Node>
<StgValue><ssdm name="overflow_91"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1858 %select_ln302_60 = select i1 %overflow_91, i7 127, i7 %trunc_ln130_30

]]></Node>
<StgValue><ssdm name="select_ln302_60"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1859 %delta_V_30 = select i1 %icmp_ln1649_30, i7 %trunc_ln41_30, i7 %select_ln302_60

]]></Node>
<StgValue><ssdm name="delta_V_30"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1902 %sext_ln813_31 = sext i8 %tmp_V_31

]]></Node>
<StgValue><ssdm name="sext_ln813_31"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1903 %ret_V_61 = sub i9 %sext_ln813_31, i9 %rhs_61_cast

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1904 %p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_61, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_185"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1905 %p_Val2_187 = trunc i9 %ret_V_61

]]></Node>
<StgValue><ssdm name="p_Val2_187"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1906 %p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_61, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_186"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1907 %xor_ln895_91 = xor i1 %p_Result_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_91"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1908 %overflow_93 = and i1 %p_Result_186, i1 %xor_ln895_91

]]></Node>
<StgValue><ssdm name="overflow_93"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1909 %xor_ln302_31 = xor i1 %p_Result_185, i1 %p_Result_186

]]></Node>
<StgValue><ssdm name="xor_ln302_31"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1910 %select_ln346_90 = select i1 %overflow_93, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_90"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1911 %input_V_31 = select i1 %xor_ln302_31, i8 %select_ln346_90, i8 %p_Val2_187

]]></Node>
<StgValue><ssdm name="input_V_31"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1912 %trunc_ln41_31 = trunc i8 %input_V_31

]]></Node>
<StgValue><ssdm name="trunc_ln41_31"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1913 %icmp_ln1649_31 = icmp_sgt  i8 %input_V_31, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_31"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1914 %sext_ln1273_31 = sext i8 %input_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1273_31"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1915 %r_V_250 = sub i9 0, i9 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_250"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1916 %trunc_ln130_31 = trunc i9 %r_V_250

]]></Node>
<StgValue><ssdm name="trunc_ln130_31"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1917 %p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_250, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_187"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1918 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_250, i32 8

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1919 %overflow_94 = or i1 %p_Result_187, i1 %tmp_404

]]></Node>
<StgValue><ssdm name="overflow_94"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1920 %select_ln302_62 = select i1 %overflow_94, i7 127, i7 %trunc_ln130_31

]]></Node>
<StgValue><ssdm name="select_ln302_62"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1921 %delta_V_31 = select i1 %icmp_ln1649_31, i7 %trunc_ln41_31, i7 %select_ln302_62

]]></Node>
<StgValue><ssdm name="delta_V_31"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1964 %sext_ln813_32 = sext i8 %tmp_V_32

]]></Node>
<StgValue><ssdm name="sext_ln813_32"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1965 %ret_V_63 = sub i9 %sext_ln813_32, i9 %rhs_63_cast

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1966 %p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_63, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:1967 %p_Val2_193 = trunc i9 %ret_V_63

]]></Node>
<StgValue><ssdm name="p_Val2_193"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1968 %p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_63, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1969 %xor_ln895_94 = xor i1 %p_Result_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_94"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1970 %overflow_96 = and i1 %p_Result_192, i1 %xor_ln895_94

]]></Node>
<StgValue><ssdm name="overflow_96"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1971 %xor_ln302_32 = xor i1 %p_Result_191, i1 %p_Result_192

]]></Node>
<StgValue><ssdm name="xor_ln302_32"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1972 %select_ln346_93 = select i1 %overflow_96, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_93"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1973 %input_V_32 = select i1 %xor_ln302_32, i8 %select_ln346_93, i8 %p_Val2_193

]]></Node>
<StgValue><ssdm name="input_V_32"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:1974 %trunc_ln41_32 = trunc i8 %input_V_32

]]></Node>
<StgValue><ssdm name="trunc_ln41_32"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1975 %icmp_ln1649_32 = icmp_sgt  i8 %input_V_32, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_32"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:1976 %sext_ln1273_32 = sext i8 %input_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1273_32"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1977 %r_V_252 = sub i9 0, i9 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_252"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:1978 %trunc_ln130_32 = trunc i9 %r_V_252

]]></Node>
<StgValue><ssdm name="trunc_ln130_32"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1979 %p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_252, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:1980 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_252, i32 8

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1981 %overflow_97 = or i1 %p_Result_193, i1 %tmp_413

]]></Node>
<StgValue><ssdm name="overflow_97"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1982 %select_ln302_64 = select i1 %overflow_97, i7 127, i7 %trunc_ln130_32

]]></Node>
<StgValue><ssdm name="select_ln302_64"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:1983 %delta_V_32 = select i1 %icmp_ln1649_32, i7 %trunc_ln41_32, i7 %select_ln302_64

]]></Node>
<StgValue><ssdm name="delta_V_32"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2026 %sext_ln813_33 = sext i8 %tmp_V_33

]]></Node>
<StgValue><ssdm name="sext_ln813_33"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2027 %ret_V_65 = sub i9 %sext_ln813_33, i9 %rhs_65_cast

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2028 %p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_65, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2029 %p_Val2_199 = trunc i9 %ret_V_65

]]></Node>
<StgValue><ssdm name="p_Val2_199"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2030 %p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_65, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2031 %xor_ln895_97 = xor i1 %p_Result_197, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_97"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2032 %overflow_99 = and i1 %p_Result_198, i1 %xor_ln895_97

]]></Node>
<StgValue><ssdm name="overflow_99"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2033 %xor_ln302_33 = xor i1 %p_Result_197, i1 %p_Result_198

]]></Node>
<StgValue><ssdm name="xor_ln302_33"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2034 %select_ln346_96 = select i1 %overflow_99, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_96"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2035 %input_V_33 = select i1 %xor_ln302_33, i8 %select_ln346_96, i8 %p_Val2_199

]]></Node>
<StgValue><ssdm name="input_V_33"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2036 %trunc_ln41_33 = trunc i8 %input_V_33

]]></Node>
<StgValue><ssdm name="trunc_ln41_33"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2037 %icmp_ln1649_33 = icmp_sgt  i8 %input_V_33, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_33"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2038 %sext_ln1273_33 = sext i8 %input_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1273_33"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2039 %r_V_254 = sub i9 0, i9 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_254"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2040 %trunc_ln130_33 = trunc i9 %r_V_254

]]></Node>
<StgValue><ssdm name="trunc_ln130_33"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2041 %p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_254, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2042 %tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_254, i32 8

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2043 %overflow_100 = or i1 %p_Result_199, i1 %tmp_422

]]></Node>
<StgValue><ssdm name="overflow_100"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2044 %select_ln302_66 = select i1 %overflow_100, i7 127, i7 %trunc_ln130_33

]]></Node>
<StgValue><ssdm name="select_ln302_66"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2045 %delta_V_33 = select i1 %icmp_ln1649_33, i7 %trunc_ln41_33, i7 %select_ln302_66

]]></Node>
<StgValue><ssdm name="delta_V_33"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2088 %sext_ln813_34 = sext i8 %tmp_V_34

]]></Node>
<StgValue><ssdm name="sext_ln813_34"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2089 %ret_V_67 = sub i9 %sext_ln813_34, i9 %rhs_67_cast

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2090 %p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_67, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2091 %p_Val2_205 = trunc i9 %ret_V_67

]]></Node>
<StgValue><ssdm name="p_Val2_205"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2092 %p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_67, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2093 %xor_ln895_100 = xor i1 %p_Result_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_100"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2094 %overflow_102 = and i1 %p_Result_204, i1 %xor_ln895_100

]]></Node>
<StgValue><ssdm name="overflow_102"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2095 %xor_ln302_34 = xor i1 %p_Result_203, i1 %p_Result_204

]]></Node>
<StgValue><ssdm name="xor_ln302_34"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2096 %select_ln346_99 = select i1 %overflow_102, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_99"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2097 %input_V_34 = select i1 %xor_ln302_34, i8 %select_ln346_99, i8 %p_Val2_205

]]></Node>
<StgValue><ssdm name="input_V_34"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2098 %trunc_ln41_34 = trunc i8 %input_V_34

]]></Node>
<StgValue><ssdm name="trunc_ln41_34"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2099 %icmp_ln1649_34 = icmp_sgt  i8 %input_V_34, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_34"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2100 %sext_ln1273_34 = sext i8 %input_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1273_34"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2101 %r_V_256 = sub i9 0, i9 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2102 %trunc_ln130_34 = trunc i9 %r_V_256

]]></Node>
<StgValue><ssdm name="trunc_ln130_34"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2103 %p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_256, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_205"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2104 %tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_256, i32 8

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2105 %overflow_103 = or i1 %p_Result_205, i1 %tmp_431

]]></Node>
<StgValue><ssdm name="overflow_103"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2106 %select_ln302_68 = select i1 %overflow_103, i7 127, i7 %trunc_ln130_34

]]></Node>
<StgValue><ssdm name="select_ln302_68"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2107 %delta_V_34 = select i1 %icmp_ln1649_34, i7 %trunc_ln41_34, i7 %select_ln302_68

]]></Node>
<StgValue><ssdm name="delta_V_34"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2150 %sext_ln813_35 = sext i8 %tmp_V_35

]]></Node>
<StgValue><ssdm name="sext_ln813_35"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2151 %ret_V_69 = sub i9 %sext_ln813_35, i9 %rhs_69_cast

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2152 %p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_69, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_209"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2153 %p_Val2_211 = trunc i9 %ret_V_69

]]></Node>
<StgValue><ssdm name="p_Val2_211"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2154 %p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_69, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_210"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2155 %xor_ln895_103 = xor i1 %p_Result_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_103"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2156 %overflow_105 = and i1 %p_Result_210, i1 %xor_ln895_103

]]></Node>
<StgValue><ssdm name="overflow_105"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2157 %xor_ln302_35 = xor i1 %p_Result_209, i1 %p_Result_210

]]></Node>
<StgValue><ssdm name="xor_ln302_35"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2158 %select_ln346_102 = select i1 %overflow_105, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_102"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2159 %input_V_35 = select i1 %xor_ln302_35, i8 %select_ln346_102, i8 %p_Val2_211

]]></Node>
<StgValue><ssdm name="input_V_35"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2160 %trunc_ln41_35 = trunc i8 %input_V_35

]]></Node>
<StgValue><ssdm name="trunc_ln41_35"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2161 %icmp_ln1649_35 = icmp_sgt  i8 %input_V_35, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_35"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2162 %sext_ln1273_35 = sext i8 %input_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1273_35"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2163 %r_V_258 = sub i9 0, i9 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2164 %trunc_ln130_35 = trunc i9 %r_V_258

]]></Node>
<StgValue><ssdm name="trunc_ln130_35"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2165 %p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_258, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_211"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2166 %tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_258, i32 8

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2167 %overflow_106 = or i1 %p_Result_211, i1 %tmp_440

]]></Node>
<StgValue><ssdm name="overflow_106"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2168 %select_ln302_70 = select i1 %overflow_106, i7 127, i7 %trunc_ln130_35

]]></Node>
<StgValue><ssdm name="select_ln302_70"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2169 %delta_V_35 = select i1 %icmp_ln1649_35, i7 %trunc_ln41_35, i7 %select_ln302_70

]]></Node>
<StgValue><ssdm name="delta_V_35"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2212 %sext_ln813_36 = sext i8 %tmp_V_36

]]></Node>
<StgValue><ssdm name="sext_ln813_36"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2213 %ret_V_71 = sub i9 %sext_ln813_36, i9 %rhs_71_cast

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2214 %p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_71, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_215"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2215 %p_Val2_217 = trunc i9 %ret_V_71

]]></Node>
<StgValue><ssdm name="p_Val2_217"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2216 %p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_71, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_216"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2217 %xor_ln895_106 = xor i1 %p_Result_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_106"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2218 %overflow_108 = and i1 %p_Result_216, i1 %xor_ln895_106

]]></Node>
<StgValue><ssdm name="overflow_108"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2219 %xor_ln302_36 = xor i1 %p_Result_215, i1 %p_Result_216

]]></Node>
<StgValue><ssdm name="xor_ln302_36"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2220 %select_ln346_105 = select i1 %overflow_108, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_105"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2221 %input_V_36 = select i1 %xor_ln302_36, i8 %select_ln346_105, i8 %p_Val2_217

]]></Node>
<StgValue><ssdm name="input_V_36"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2222 %trunc_ln41_36 = trunc i8 %input_V_36

]]></Node>
<StgValue><ssdm name="trunc_ln41_36"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2223 %icmp_ln1649_36 = icmp_sgt  i8 %input_V_36, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_36"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2224 %sext_ln1273_36 = sext i8 %input_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1273_36"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2225 %r_V_260 = sub i9 0, i9 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2226 %trunc_ln130_36 = trunc i9 %r_V_260

]]></Node>
<StgValue><ssdm name="trunc_ln130_36"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2227 %p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_260, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_217"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2228 %tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_260, i32 8

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2229 %overflow_109 = or i1 %p_Result_217, i1 %tmp_449

]]></Node>
<StgValue><ssdm name="overflow_109"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2230 %select_ln302_72 = select i1 %overflow_109, i7 127, i7 %trunc_ln130_36

]]></Node>
<StgValue><ssdm name="select_ln302_72"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2231 %delta_V_36 = select i1 %icmp_ln1649_36, i7 %trunc_ln41_36, i7 %select_ln302_72

]]></Node>
<StgValue><ssdm name="delta_V_36"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2274 %sext_ln813_37 = sext i8 %tmp_V_37

]]></Node>
<StgValue><ssdm name="sext_ln813_37"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2275 %ret_V_73 = sub i9 %sext_ln813_37, i9 %rhs_73_cast

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2276 %p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_73, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_221"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2277 %p_Val2_223 = trunc i9 %ret_V_73

]]></Node>
<StgValue><ssdm name="p_Val2_223"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2278 %p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_73, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_222"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2279 %xor_ln895_109 = xor i1 %p_Result_221, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_109"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2280 %overflow_111 = and i1 %p_Result_222, i1 %xor_ln895_109

]]></Node>
<StgValue><ssdm name="overflow_111"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2281 %xor_ln302_37 = xor i1 %p_Result_221, i1 %p_Result_222

]]></Node>
<StgValue><ssdm name="xor_ln302_37"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2282 %select_ln346_108 = select i1 %overflow_111, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_108"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2283 %input_V_37 = select i1 %xor_ln302_37, i8 %select_ln346_108, i8 %p_Val2_223

]]></Node>
<StgValue><ssdm name="input_V_37"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2284 %trunc_ln41_37 = trunc i8 %input_V_37

]]></Node>
<StgValue><ssdm name="trunc_ln41_37"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2285 %icmp_ln1649_37 = icmp_sgt  i8 %input_V_37, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_37"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2286 %sext_ln1273_37 = sext i8 %input_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1273_37"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2287 %r_V_262 = sub i9 0, i9 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2288 %trunc_ln130_37 = trunc i9 %r_V_262

]]></Node>
<StgValue><ssdm name="trunc_ln130_37"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2289 %p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_262, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_223"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2290 %tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_262, i32 8

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2291 %overflow_112 = or i1 %p_Result_223, i1 %tmp_458

]]></Node>
<StgValue><ssdm name="overflow_112"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2292 %select_ln302_74 = select i1 %overflow_112, i7 127, i7 %trunc_ln130_37

]]></Node>
<StgValue><ssdm name="select_ln302_74"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2293 %delta_V_37 = select i1 %icmp_ln1649_37, i7 %trunc_ln41_37, i7 %select_ln302_74

]]></Node>
<StgValue><ssdm name="delta_V_37"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2336 %sext_ln813_38 = sext i8 %tmp_V_38

]]></Node>
<StgValue><ssdm name="sext_ln813_38"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2337 %ret_V_75 = sub i9 %sext_ln813_38, i9 %rhs_75_cast

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2338 %p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_75, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2339 %p_Val2_229 = trunc i9 %ret_V_75

]]></Node>
<StgValue><ssdm name="p_Val2_229"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2340 %p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_75, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2341 %xor_ln895_112 = xor i1 %p_Result_227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_112"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2342 %overflow_114 = and i1 %p_Result_228, i1 %xor_ln895_112

]]></Node>
<StgValue><ssdm name="overflow_114"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2343 %xor_ln302_38 = xor i1 %p_Result_227, i1 %p_Result_228

]]></Node>
<StgValue><ssdm name="xor_ln302_38"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2344 %select_ln346_111 = select i1 %overflow_114, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_111"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2345 %input_V_38 = select i1 %xor_ln302_38, i8 %select_ln346_111, i8 %p_Val2_229

]]></Node>
<StgValue><ssdm name="input_V_38"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2346 %trunc_ln41_38 = trunc i8 %input_V_38

]]></Node>
<StgValue><ssdm name="trunc_ln41_38"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2347 %icmp_ln1649_38 = icmp_sgt  i8 %input_V_38, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_38"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2348 %sext_ln1273_38 = sext i8 %input_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1273_38"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2349 %r_V_264 = sub i9 0, i9 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2350 %trunc_ln130_38 = trunc i9 %r_V_264

]]></Node>
<StgValue><ssdm name="trunc_ln130_38"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2351 %p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_264, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2352 %tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_264, i32 8

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2353 %overflow_115 = or i1 %p_Result_229, i1 %tmp_467

]]></Node>
<StgValue><ssdm name="overflow_115"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2354 %select_ln302_76 = select i1 %overflow_115, i7 127, i7 %trunc_ln130_38

]]></Node>
<StgValue><ssdm name="select_ln302_76"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2355 %delta_V_38 = select i1 %icmp_ln1649_38, i7 %trunc_ln41_38, i7 %select_ln302_76

]]></Node>
<StgValue><ssdm name="delta_V_38"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2398 %sext_ln813_39 = sext i8 %tmp_V_39

]]></Node>
<StgValue><ssdm name="sext_ln813_39"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2399 %ret_V_77 = sub i9 %sext_ln813_39, i9 %rhs_77_cast

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2400 %p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_77, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2401 %p_Val2_235 = trunc i9 %ret_V_77

]]></Node>
<StgValue><ssdm name="p_Val2_235"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2402 %p_Result_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_77, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2403 %xor_ln895_115 = xor i1 %p_Result_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_115"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2404 %overflow_117 = and i1 %p_Result_234, i1 %xor_ln895_115

]]></Node>
<StgValue><ssdm name="overflow_117"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2405 %xor_ln302_39 = xor i1 %p_Result_233, i1 %p_Result_234

]]></Node>
<StgValue><ssdm name="xor_ln302_39"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2406 %select_ln346_114 = select i1 %overflow_117, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_114"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2407 %input_V_39 = select i1 %xor_ln302_39, i8 %select_ln346_114, i8 %p_Val2_235

]]></Node>
<StgValue><ssdm name="input_V_39"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2408 %trunc_ln41_39 = trunc i8 %input_V_39

]]></Node>
<StgValue><ssdm name="trunc_ln41_39"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2409 %icmp_ln1649_39 = icmp_sgt  i8 %input_V_39, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_39"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2410 %sext_ln1273_39 = sext i8 %input_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1273_39"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2411 %r_V_266 = sub i9 0, i9 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2412 %trunc_ln130_39 = trunc i9 %r_V_266

]]></Node>
<StgValue><ssdm name="trunc_ln130_39"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2413 %p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_266, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2414 %tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_266, i32 8

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2415 %overflow_118 = or i1 %p_Result_235, i1 %tmp_476

]]></Node>
<StgValue><ssdm name="overflow_118"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2416 %select_ln302_78 = select i1 %overflow_118, i7 127, i7 %trunc_ln130_39

]]></Node>
<StgValue><ssdm name="select_ln302_78"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2417 %delta_V_39 = select i1 %icmp_ln1649_39, i7 %trunc_ln41_39, i7 %select_ln302_78

]]></Node>
<StgValue><ssdm name="delta_V_39"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2460 %sext_ln813_40 = sext i8 %tmp_V_40

]]></Node>
<StgValue><ssdm name="sext_ln813_40"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2461 %ret_V_79 = sub i9 %sext_ln813_40, i9 %rhs_79_cast

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2462 %p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_79, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2463 %p_Val2_241 = trunc i9 %ret_V_79

]]></Node>
<StgValue><ssdm name="p_Val2_241"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2464 %p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_79, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_240"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2465 %xor_ln895_118 = xor i1 %p_Result_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_118"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2466 %overflow_120 = and i1 %p_Result_240, i1 %xor_ln895_118

]]></Node>
<StgValue><ssdm name="overflow_120"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2467 %xor_ln302_40 = xor i1 %p_Result_239, i1 %p_Result_240

]]></Node>
<StgValue><ssdm name="xor_ln302_40"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2468 %select_ln346_117 = select i1 %overflow_120, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_117"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2469 %input_V_40 = select i1 %xor_ln302_40, i8 %select_ln346_117, i8 %p_Val2_241

]]></Node>
<StgValue><ssdm name="input_V_40"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2470 %trunc_ln41_40 = trunc i8 %input_V_40

]]></Node>
<StgValue><ssdm name="trunc_ln41_40"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2471 %icmp_ln1649_40 = icmp_sgt  i8 %input_V_40, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_40"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2472 %sext_ln1273_40 = sext i8 %input_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1273_40"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2473 %r_V_268 = sub i9 0, i9 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2474 %trunc_ln130_40 = trunc i9 %r_V_268

]]></Node>
<StgValue><ssdm name="trunc_ln130_40"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2475 %p_Result_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_268, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_241"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2476 %tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_268, i32 8

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2477 %overflow_121 = or i1 %p_Result_241, i1 %tmp_485

]]></Node>
<StgValue><ssdm name="overflow_121"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2478 %select_ln302_80 = select i1 %overflow_121, i7 127, i7 %trunc_ln130_40

]]></Node>
<StgValue><ssdm name="select_ln302_80"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2479 %delta_V_40 = select i1 %icmp_ln1649_40, i7 %trunc_ln41_40, i7 %select_ln302_80

]]></Node>
<StgValue><ssdm name="delta_V_40"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2522 %sext_ln813_41 = sext i8 %tmp_V_41

]]></Node>
<StgValue><ssdm name="sext_ln813_41"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2523 %ret_V_81 = sub i9 %sext_ln813_41, i9 %rhs_81_cast

]]></Node>
<StgValue><ssdm name="ret_V_81"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2524 %p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_81, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_245"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2525 %p_Val2_247 = trunc i9 %ret_V_81

]]></Node>
<StgValue><ssdm name="p_Val2_247"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2526 %p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_81, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_246"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2527 %xor_ln895_121 = xor i1 %p_Result_245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_121"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2528 %overflow_123 = and i1 %p_Result_246, i1 %xor_ln895_121

]]></Node>
<StgValue><ssdm name="overflow_123"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2529 %xor_ln302_41 = xor i1 %p_Result_245, i1 %p_Result_246

]]></Node>
<StgValue><ssdm name="xor_ln302_41"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2530 %select_ln346_120 = select i1 %overflow_123, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_120"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2531 %input_V_41 = select i1 %xor_ln302_41, i8 %select_ln346_120, i8 %p_Val2_247

]]></Node>
<StgValue><ssdm name="input_V_41"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2532 %trunc_ln41_41 = trunc i8 %input_V_41

]]></Node>
<StgValue><ssdm name="trunc_ln41_41"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2533 %icmp_ln1649_41 = icmp_sgt  i8 %input_V_41, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_41"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2534 %sext_ln1273_41 = sext i8 %input_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1273_41"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2535 %r_V_270 = sub i9 0, i9 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2536 %trunc_ln130_41 = trunc i9 %r_V_270

]]></Node>
<StgValue><ssdm name="trunc_ln130_41"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2537 %p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_270, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_247"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2538 %tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_270, i32 8

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2539 %overflow_124 = or i1 %p_Result_247, i1 %tmp_494

]]></Node>
<StgValue><ssdm name="overflow_124"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2540 %select_ln302_82 = select i1 %overflow_124, i7 127, i7 %trunc_ln130_41

]]></Node>
<StgValue><ssdm name="select_ln302_82"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2541 %delta_V_41 = select i1 %icmp_ln1649_41, i7 %trunc_ln41_41, i7 %select_ln302_82

]]></Node>
<StgValue><ssdm name="delta_V_41"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2584 %sext_ln813_42 = sext i8 %tmp_V_42

]]></Node>
<StgValue><ssdm name="sext_ln813_42"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2585 %ret_V_83 = sub i9 %sext_ln813_42, i9 %rhs_83_cast

]]></Node>
<StgValue><ssdm name="ret_V_83"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2586 %p_Result_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_83, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_251"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2587 %p_Val2_253 = trunc i9 %ret_V_83

]]></Node>
<StgValue><ssdm name="p_Val2_253"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2588 %p_Result_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_83, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_252"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2589 %xor_ln895_124 = xor i1 %p_Result_251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_124"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2590 %overflow_126 = and i1 %p_Result_252, i1 %xor_ln895_124

]]></Node>
<StgValue><ssdm name="overflow_126"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2591 %xor_ln302_42 = xor i1 %p_Result_251, i1 %p_Result_252

]]></Node>
<StgValue><ssdm name="xor_ln302_42"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2592 %select_ln346_123 = select i1 %overflow_126, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_123"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2593 %input_V_42 = select i1 %xor_ln302_42, i8 %select_ln346_123, i8 %p_Val2_253

]]></Node>
<StgValue><ssdm name="input_V_42"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2594 %trunc_ln41_42 = trunc i8 %input_V_42

]]></Node>
<StgValue><ssdm name="trunc_ln41_42"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2595 %icmp_ln1649_42 = icmp_sgt  i8 %input_V_42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_42"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2596 %sext_ln1273_42 = sext i8 %input_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1273_42"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2597 %r_V_272 = sub i9 0, i9 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2598 %trunc_ln130_42 = trunc i9 %r_V_272

]]></Node>
<StgValue><ssdm name="trunc_ln130_42"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2599 %p_Result_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_272, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_253"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2600 %tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_272, i32 8

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2601 %overflow_127 = or i1 %p_Result_253, i1 %tmp_503

]]></Node>
<StgValue><ssdm name="overflow_127"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2602 %select_ln302_84 = select i1 %overflow_127, i7 127, i7 %trunc_ln130_42

]]></Node>
<StgValue><ssdm name="select_ln302_84"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2603 %delta_V_42 = select i1 %icmp_ln1649_42, i7 %trunc_ln41_42, i7 %select_ln302_84

]]></Node>
<StgValue><ssdm name="delta_V_42"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2646 %sext_ln813_43 = sext i8 %tmp_V_43

]]></Node>
<StgValue><ssdm name="sext_ln813_43"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2647 %ret_V_85 = sub i9 %sext_ln813_43, i9 %rhs_85_cast

]]></Node>
<StgValue><ssdm name="ret_V_85"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2648 %p_Result_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_85, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_257"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2649 %p_Val2_259 = trunc i9 %ret_V_85

]]></Node>
<StgValue><ssdm name="p_Val2_259"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2650 %p_Result_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_85, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_258"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2651 %xor_ln895_127 = xor i1 %p_Result_257, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_127"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2652 %overflow_129 = and i1 %p_Result_258, i1 %xor_ln895_127

]]></Node>
<StgValue><ssdm name="overflow_129"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2653 %xor_ln302_43 = xor i1 %p_Result_257, i1 %p_Result_258

]]></Node>
<StgValue><ssdm name="xor_ln302_43"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2654 %select_ln346_126 = select i1 %overflow_129, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_126"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2655 %input_V_43 = select i1 %xor_ln302_43, i8 %select_ln346_126, i8 %p_Val2_259

]]></Node>
<StgValue><ssdm name="input_V_43"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2656 %trunc_ln41_43 = trunc i8 %input_V_43

]]></Node>
<StgValue><ssdm name="trunc_ln41_43"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2657 %icmp_ln1649_43 = icmp_sgt  i8 %input_V_43, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_43"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2658 %sext_ln1273_43 = sext i8 %input_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1273_43"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2659 %r_V_274 = sub i9 0, i9 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2660 %trunc_ln130_43 = trunc i9 %r_V_274

]]></Node>
<StgValue><ssdm name="trunc_ln130_43"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2661 %p_Result_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_274, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_259"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2662 %tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_274, i32 8

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2663 %overflow_130 = or i1 %p_Result_259, i1 %tmp_512

]]></Node>
<StgValue><ssdm name="overflow_130"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2664 %select_ln302_86 = select i1 %overflow_130, i7 127, i7 %trunc_ln130_43

]]></Node>
<StgValue><ssdm name="select_ln302_86"/></StgValue>
</operation>

<operation id="1164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2665 %delta_V_43 = select i1 %icmp_ln1649_43, i7 %trunc_ln41_43, i7 %select_ln302_86

]]></Node>
<StgValue><ssdm name="delta_V_43"/></StgValue>
</operation>

<operation id="1165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2708 %sext_ln813_44 = sext i8 %tmp_V_44

]]></Node>
<StgValue><ssdm name="sext_ln813_44"/></StgValue>
</operation>

<operation id="1166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2709 %ret_V_87 = sub i9 %sext_ln813_44, i9 %rhs_87_cast

]]></Node>
<StgValue><ssdm name="ret_V_87"/></StgValue>
</operation>

<operation id="1167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2710 %p_Result_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_87, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_263"/></StgValue>
</operation>

<operation id="1168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2711 %p_Val2_265 = trunc i9 %ret_V_87

]]></Node>
<StgValue><ssdm name="p_Val2_265"/></StgValue>
</operation>

<operation id="1169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2712 %p_Result_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_87, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_264"/></StgValue>
</operation>

<operation id="1170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2713 %xor_ln895_130 = xor i1 %p_Result_263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_130"/></StgValue>
</operation>

<operation id="1171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2714 %overflow_132 = and i1 %p_Result_264, i1 %xor_ln895_130

]]></Node>
<StgValue><ssdm name="overflow_132"/></StgValue>
</operation>

<operation id="1172" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2715 %xor_ln302_44 = xor i1 %p_Result_263, i1 %p_Result_264

]]></Node>
<StgValue><ssdm name="xor_ln302_44"/></StgValue>
</operation>

<operation id="1173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2716 %select_ln346_129 = select i1 %overflow_132, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_129"/></StgValue>
</operation>

<operation id="1174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2717 %input_V_44 = select i1 %xor_ln302_44, i8 %select_ln346_129, i8 %p_Val2_265

]]></Node>
<StgValue><ssdm name="input_V_44"/></StgValue>
</operation>

<operation id="1175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2718 %trunc_ln41_44 = trunc i8 %input_V_44

]]></Node>
<StgValue><ssdm name="trunc_ln41_44"/></StgValue>
</operation>

<operation id="1176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2719 %icmp_ln1649_44 = icmp_sgt  i8 %input_V_44, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_44"/></StgValue>
</operation>

<operation id="1177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2720 %sext_ln1273_44 = sext i8 %input_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1273_44"/></StgValue>
</operation>

<operation id="1178" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2721 %r_V_276 = sub i9 0, i9 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="1179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2722 %trunc_ln130_44 = trunc i9 %r_V_276

]]></Node>
<StgValue><ssdm name="trunc_ln130_44"/></StgValue>
</operation>

<operation id="1180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2723 %p_Result_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_276, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_265"/></StgValue>
</operation>

<operation id="1181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2724 %tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_276, i32 8

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2725 %overflow_133 = or i1 %p_Result_265, i1 %tmp_521

]]></Node>
<StgValue><ssdm name="overflow_133"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2726 %select_ln302_88 = select i1 %overflow_133, i7 127, i7 %trunc_ln130_44

]]></Node>
<StgValue><ssdm name="select_ln302_88"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2727 %delta_V_44 = select i1 %icmp_ln1649_44, i7 %trunc_ln41_44, i7 %select_ln302_88

]]></Node>
<StgValue><ssdm name="delta_V_44"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2770 %sext_ln813_45 = sext i8 %tmp_V_45

]]></Node>
<StgValue><ssdm name="sext_ln813_45"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2771 %ret_V_89 = sub i9 %sext_ln813_45, i9 %rhs_89_cast

]]></Node>
<StgValue><ssdm name="ret_V_89"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2772 %p_Result_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_89, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_269"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2773 %p_Val2_271 = trunc i9 %ret_V_89

]]></Node>
<StgValue><ssdm name="p_Val2_271"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2774 %p_Result_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_89, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_270"/></StgValue>
</operation>

<operation id="1190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2775 %xor_ln895_133 = xor i1 %p_Result_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_133"/></StgValue>
</operation>

<operation id="1191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2776 %overflow_135 = and i1 %p_Result_270, i1 %xor_ln895_133

]]></Node>
<StgValue><ssdm name="overflow_135"/></StgValue>
</operation>

<operation id="1192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2777 %xor_ln302_45 = xor i1 %p_Result_269, i1 %p_Result_270

]]></Node>
<StgValue><ssdm name="xor_ln302_45"/></StgValue>
</operation>

<operation id="1193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2778 %select_ln346_132 = select i1 %overflow_135, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_132"/></StgValue>
</operation>

<operation id="1194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2779 %input_V_45 = select i1 %xor_ln302_45, i8 %select_ln346_132, i8 %p_Val2_271

]]></Node>
<StgValue><ssdm name="input_V_45"/></StgValue>
</operation>

<operation id="1195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2780 %trunc_ln41_45 = trunc i8 %input_V_45

]]></Node>
<StgValue><ssdm name="trunc_ln41_45"/></StgValue>
</operation>

<operation id="1196" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2781 %icmp_ln1649_45 = icmp_sgt  i8 %input_V_45, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_45"/></StgValue>
</operation>

<operation id="1197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2782 %sext_ln1273_45 = sext i8 %input_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1273_45"/></StgValue>
</operation>

<operation id="1198" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2783 %r_V_278 = sub i9 0, i9 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2784 %trunc_ln130_45 = trunc i9 %r_V_278

]]></Node>
<StgValue><ssdm name="trunc_ln130_45"/></StgValue>
</operation>

<operation id="1200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2785 %p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_278, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_271"/></StgValue>
</operation>

<operation id="1201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2786 %tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_278, i32 8

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2787 %overflow_136 = or i1 %p_Result_271, i1 %tmp_530

]]></Node>
<StgValue><ssdm name="overflow_136"/></StgValue>
</operation>

<operation id="1203" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2788 %select_ln302_90 = select i1 %overflow_136, i7 127, i7 %trunc_ln130_45

]]></Node>
<StgValue><ssdm name="select_ln302_90"/></StgValue>
</operation>

<operation id="1204" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2789 %delta_V_45 = select i1 %icmp_ln1649_45, i7 %trunc_ln41_45, i7 %select_ln302_90

]]></Node>
<StgValue><ssdm name="delta_V_45"/></StgValue>
</operation>

<operation id="1205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2832 %sext_ln813_46 = sext i8 %tmp_V_46

]]></Node>
<StgValue><ssdm name="sext_ln813_46"/></StgValue>
</operation>

<operation id="1206" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2833 %ret_V_91 = sub i9 %sext_ln813_46, i9 %rhs_91_cast

]]></Node>
<StgValue><ssdm name="ret_V_91"/></StgValue>
</operation>

<operation id="1207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2834 %p_Result_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_91, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_275"/></StgValue>
</operation>

<operation id="1208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2835 %p_Val2_277 = trunc i9 %ret_V_91

]]></Node>
<StgValue><ssdm name="p_Val2_277"/></StgValue>
</operation>

<operation id="1209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2836 %p_Result_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_91, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_276"/></StgValue>
</operation>

<operation id="1210" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2837 %xor_ln895_136 = xor i1 %p_Result_275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_136"/></StgValue>
</operation>

<operation id="1211" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2838 %overflow_138 = and i1 %p_Result_276, i1 %xor_ln895_136

]]></Node>
<StgValue><ssdm name="overflow_138"/></StgValue>
</operation>

<operation id="1212" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2839 %xor_ln302_46 = xor i1 %p_Result_275, i1 %p_Result_276

]]></Node>
<StgValue><ssdm name="xor_ln302_46"/></StgValue>
</operation>

<operation id="1213" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2840 %select_ln346_135 = select i1 %overflow_138, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_135"/></StgValue>
</operation>

<operation id="1214" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2841 %input_V_46 = select i1 %xor_ln302_46, i8 %select_ln346_135, i8 %p_Val2_277

]]></Node>
<StgValue><ssdm name="input_V_46"/></StgValue>
</operation>

<operation id="1215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2842 %trunc_ln41_46 = trunc i8 %input_V_46

]]></Node>
<StgValue><ssdm name="trunc_ln41_46"/></StgValue>
</operation>

<operation id="1216" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2843 %icmp_ln1649_46 = icmp_sgt  i8 %input_V_46, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_46"/></StgValue>
</operation>

<operation id="1217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2844 %sext_ln1273_46 = sext i8 %input_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1273_46"/></StgValue>
</operation>

<operation id="1218" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2845 %r_V_280 = sub i9 0, i9 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2846 %trunc_ln130_46 = trunc i9 %r_V_280

]]></Node>
<StgValue><ssdm name="trunc_ln130_46"/></StgValue>
</operation>

<operation id="1220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2847 %p_Result_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_280, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_277"/></StgValue>
</operation>

<operation id="1221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2848 %tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_280, i32 8

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1222" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2849 %overflow_139 = or i1 %p_Result_277, i1 %tmp_539

]]></Node>
<StgValue><ssdm name="overflow_139"/></StgValue>
</operation>

<operation id="1223" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2850 %select_ln302_92 = select i1 %overflow_139, i7 127, i7 %trunc_ln130_46

]]></Node>
<StgValue><ssdm name="select_ln302_92"/></StgValue>
</operation>

<operation id="1224" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2851 %delta_V_46 = select i1 %icmp_ln1649_46, i7 %trunc_ln41_46, i7 %select_ln302_92

]]></Node>
<StgValue><ssdm name="delta_V_46"/></StgValue>
</operation>

<operation id="1225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2894 %sext_ln813_47 = sext i8 %tmp_V_47

]]></Node>
<StgValue><ssdm name="sext_ln813_47"/></StgValue>
</operation>

<operation id="1226" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2895 %ret_V_93 = sub i9 %sext_ln813_47, i9 %rhs_93_cast

]]></Node>
<StgValue><ssdm name="ret_V_93"/></StgValue>
</operation>

<operation id="1227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2896 %p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_93, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_281"/></StgValue>
</operation>

<operation id="1228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2897 %p_Val2_283 = trunc i9 %ret_V_93

]]></Node>
<StgValue><ssdm name="p_Val2_283"/></StgValue>
</operation>

<operation id="1229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2898 %p_Result_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_93, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_282"/></StgValue>
</operation>

<operation id="1230" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2899 %xor_ln895_139 = xor i1 %p_Result_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_139"/></StgValue>
</operation>

<operation id="1231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2900 %overflow_141 = and i1 %p_Result_282, i1 %xor_ln895_139

]]></Node>
<StgValue><ssdm name="overflow_141"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2901 %xor_ln302_47 = xor i1 %p_Result_281, i1 %p_Result_282

]]></Node>
<StgValue><ssdm name="xor_ln302_47"/></StgValue>
</operation>

<operation id="1233" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2902 %select_ln346_138 = select i1 %overflow_141, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_138"/></StgValue>
</operation>

<operation id="1234" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2903 %input_V_47 = select i1 %xor_ln302_47, i8 %select_ln346_138, i8 %p_Val2_283

]]></Node>
<StgValue><ssdm name="input_V_47"/></StgValue>
</operation>

<operation id="1235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2904 %trunc_ln41_47 = trunc i8 %input_V_47

]]></Node>
<StgValue><ssdm name="trunc_ln41_47"/></StgValue>
</operation>

<operation id="1236" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2905 %icmp_ln1649_47 = icmp_sgt  i8 %input_V_47, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_47"/></StgValue>
</operation>

<operation id="1237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2906 %sext_ln1273_47 = sext i8 %input_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1273_47"/></StgValue>
</operation>

<operation id="1238" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2907 %r_V_282 = sub i9 0, i9 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2908 %trunc_ln130_47 = trunc i9 %r_V_282

]]></Node>
<StgValue><ssdm name="trunc_ln130_47"/></StgValue>
</operation>

<operation id="1240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2909 %p_Result_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_282, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_283"/></StgValue>
</operation>

<operation id="1241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2910 %tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_282, i32 8

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="1242" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2911 %overflow_142 = or i1 %p_Result_283, i1 %tmp_548

]]></Node>
<StgValue><ssdm name="overflow_142"/></StgValue>
</operation>

<operation id="1243" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2912 %select_ln302_94 = select i1 %overflow_142, i7 127, i7 %trunc_ln130_47

]]></Node>
<StgValue><ssdm name="select_ln302_94"/></StgValue>
</operation>

<operation id="1244" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2913 %delta_V_47 = select i1 %icmp_ln1649_47, i7 %trunc_ln41_47, i7 %select_ln302_94

]]></Node>
<StgValue><ssdm name="delta_V_47"/></StgValue>
</operation>

<operation id="1245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2956 %sext_ln813_48 = sext i8 %tmp_V_48

]]></Node>
<StgValue><ssdm name="sext_ln813_48"/></StgValue>
</operation>

<operation id="1246" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2957 %ret_V_95 = sub i9 %sext_ln813_48, i9 %rhs_95_cast

]]></Node>
<StgValue><ssdm name="ret_V_95"/></StgValue>
</operation>

<operation id="1247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2958 %p_Result_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_95, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_287"/></StgValue>
</operation>

<operation id="1248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:2959 %p_Val2_289 = trunc i9 %ret_V_95

]]></Node>
<StgValue><ssdm name="p_Val2_289"/></StgValue>
</operation>

<operation id="1249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2960 %p_Result_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_95, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_288"/></StgValue>
</operation>

<operation id="1250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2961 %xor_ln895_142 = xor i1 %p_Result_287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_142"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2962 %overflow_144 = and i1 %p_Result_288, i1 %xor_ln895_142

]]></Node>
<StgValue><ssdm name="overflow_144"/></StgValue>
</operation>

<operation id="1252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2963 %xor_ln302_48 = xor i1 %p_Result_287, i1 %p_Result_288

]]></Node>
<StgValue><ssdm name="xor_ln302_48"/></StgValue>
</operation>

<operation id="1253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2964 %select_ln346_141 = select i1 %overflow_144, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_141"/></StgValue>
</operation>

<operation id="1254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2965 %input_V_48 = select i1 %xor_ln302_48, i8 %select_ln346_141, i8 %p_Val2_289

]]></Node>
<StgValue><ssdm name="input_V_48"/></StgValue>
</operation>

<operation id="1255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:2966 %trunc_ln41_48 = trunc i8 %input_V_48

]]></Node>
<StgValue><ssdm name="trunc_ln41_48"/></StgValue>
</operation>

<operation id="1256" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2967 %icmp_ln1649_48 = icmp_sgt  i8 %input_V_48, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_48"/></StgValue>
</operation>

<operation id="1257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:2968 %sext_ln1273_48 = sext i8 %input_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1273_48"/></StgValue>
</operation>

<operation id="1258" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2969 %r_V_284 = sub i9 0, i9 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="1259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:2970 %trunc_ln130_48 = trunc i9 %r_V_284

]]></Node>
<StgValue><ssdm name="trunc_ln130_48"/></StgValue>
</operation>

<operation id="1260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2971 %p_Result_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_284, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_289"/></StgValue>
</operation>

<operation id="1261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:2972 %tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_284, i32 8

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="1262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2973 %overflow_145 = or i1 %p_Result_289, i1 %tmp_557

]]></Node>
<StgValue><ssdm name="overflow_145"/></StgValue>
</operation>

<operation id="1263" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2974 %select_ln302_96 = select i1 %overflow_145, i7 127, i7 %trunc_ln130_48

]]></Node>
<StgValue><ssdm name="select_ln302_96"/></StgValue>
</operation>

<operation id="1264" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:2975 %delta_V_48 = select i1 %icmp_ln1649_48, i7 %trunc_ln41_48, i7 %select_ln302_96

]]></Node>
<StgValue><ssdm name="delta_V_48"/></StgValue>
</operation>

<operation id="1265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3018 %sext_ln813_49 = sext i8 %tmp_V_49

]]></Node>
<StgValue><ssdm name="sext_ln813_49"/></StgValue>
</operation>

<operation id="1266" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3019 %ret_V_97 = sub i9 %sext_ln813_49, i9 %rhs_97_cast

]]></Node>
<StgValue><ssdm name="ret_V_97"/></StgValue>
</operation>

<operation id="1267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3020 %p_Result_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_97, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_293"/></StgValue>
</operation>

<operation id="1268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3021 %p_Val2_295 = trunc i9 %ret_V_97

]]></Node>
<StgValue><ssdm name="p_Val2_295"/></StgValue>
</operation>

<operation id="1269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3022 %p_Result_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_97, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_294"/></StgValue>
</operation>

<operation id="1270" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3023 %xor_ln895_145 = xor i1 %p_Result_293, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_145"/></StgValue>
</operation>

<operation id="1271" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3024 %overflow_147 = and i1 %p_Result_294, i1 %xor_ln895_145

]]></Node>
<StgValue><ssdm name="overflow_147"/></StgValue>
</operation>

<operation id="1272" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3025 %xor_ln302_49 = xor i1 %p_Result_293, i1 %p_Result_294

]]></Node>
<StgValue><ssdm name="xor_ln302_49"/></StgValue>
</operation>

<operation id="1273" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3026 %select_ln346_144 = select i1 %overflow_147, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_144"/></StgValue>
</operation>

<operation id="1274" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3027 %input_V_49 = select i1 %xor_ln302_49, i8 %select_ln346_144, i8 %p_Val2_295

]]></Node>
<StgValue><ssdm name="input_V_49"/></StgValue>
</operation>

<operation id="1275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3028 %trunc_ln41_49 = trunc i8 %input_V_49

]]></Node>
<StgValue><ssdm name="trunc_ln41_49"/></StgValue>
</operation>

<operation id="1276" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3029 %icmp_ln1649_49 = icmp_sgt  i8 %input_V_49, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_49"/></StgValue>
</operation>

<operation id="1277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3030 %sext_ln1273_49 = sext i8 %input_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1273_49"/></StgValue>
</operation>

<operation id="1278" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3031 %r_V_286 = sub i9 0, i9 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="1279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3032 %trunc_ln130_49 = trunc i9 %r_V_286

]]></Node>
<StgValue><ssdm name="trunc_ln130_49"/></StgValue>
</operation>

<operation id="1280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3033 %p_Result_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_286, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_295"/></StgValue>
</operation>

<operation id="1281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3034 %tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_286, i32 8

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="1282" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3035 %overflow_148 = or i1 %p_Result_295, i1 %tmp_566

]]></Node>
<StgValue><ssdm name="overflow_148"/></StgValue>
</operation>

<operation id="1283" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3036 %select_ln302_98 = select i1 %overflow_148, i7 127, i7 %trunc_ln130_49

]]></Node>
<StgValue><ssdm name="select_ln302_98"/></StgValue>
</operation>

<operation id="1284" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3037 %delta_V_49 = select i1 %icmp_ln1649_49, i7 %trunc_ln41_49, i7 %select_ln302_98

]]></Node>
<StgValue><ssdm name="delta_V_49"/></StgValue>
</operation>

<operation id="1285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3080 %sext_ln813_50 = sext i8 %tmp_V_50

]]></Node>
<StgValue><ssdm name="sext_ln813_50"/></StgValue>
</operation>

<operation id="1286" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3081 %ret_V_99 = sub i9 %sext_ln813_50, i9 %rhs_99_cast

]]></Node>
<StgValue><ssdm name="ret_V_99"/></StgValue>
</operation>

<operation id="1287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3082 %p_Result_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_99, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_299"/></StgValue>
</operation>

<operation id="1288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3083 %p_Val2_301 = trunc i9 %ret_V_99

]]></Node>
<StgValue><ssdm name="p_Val2_301"/></StgValue>
</operation>

<operation id="1289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3084 %p_Result_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_99, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_300"/></StgValue>
</operation>

<operation id="1290" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3085 %xor_ln895_148 = xor i1 %p_Result_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_148"/></StgValue>
</operation>

<operation id="1291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3086 %overflow_150 = and i1 %p_Result_300, i1 %xor_ln895_148

]]></Node>
<StgValue><ssdm name="overflow_150"/></StgValue>
</operation>

<operation id="1292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3087 %xor_ln302_50 = xor i1 %p_Result_299, i1 %p_Result_300

]]></Node>
<StgValue><ssdm name="xor_ln302_50"/></StgValue>
</operation>

<operation id="1293" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3088 %select_ln346_147 = select i1 %overflow_150, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_147"/></StgValue>
</operation>

<operation id="1294" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3089 %input_V_50 = select i1 %xor_ln302_50, i8 %select_ln346_147, i8 %p_Val2_301

]]></Node>
<StgValue><ssdm name="input_V_50"/></StgValue>
</operation>

<operation id="1295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3090 %trunc_ln41_50 = trunc i8 %input_V_50

]]></Node>
<StgValue><ssdm name="trunc_ln41_50"/></StgValue>
</operation>

<operation id="1296" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3091 %icmp_ln1649_50 = icmp_sgt  i8 %input_V_50, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_50"/></StgValue>
</operation>

<operation id="1297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3092 %sext_ln1273_50 = sext i8 %input_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1273_50"/></StgValue>
</operation>

<operation id="1298" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3093 %r_V_288 = sub i9 0, i9 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_288"/></StgValue>
</operation>

<operation id="1299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3094 %trunc_ln130_50 = trunc i9 %r_V_288

]]></Node>
<StgValue><ssdm name="trunc_ln130_50"/></StgValue>
</operation>

<operation id="1300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3095 %p_Result_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_288, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_301"/></StgValue>
</operation>

<operation id="1301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3096 %tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_288, i32 8

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="1302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3097 %overflow_151 = or i1 %p_Result_301, i1 %tmp_575

]]></Node>
<StgValue><ssdm name="overflow_151"/></StgValue>
</operation>

<operation id="1303" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3098 %select_ln302_100 = select i1 %overflow_151, i7 127, i7 %trunc_ln130_50

]]></Node>
<StgValue><ssdm name="select_ln302_100"/></StgValue>
</operation>

<operation id="1304" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3099 %delta_V_50 = select i1 %icmp_ln1649_50, i7 %trunc_ln41_50, i7 %select_ln302_100

]]></Node>
<StgValue><ssdm name="delta_V_50"/></StgValue>
</operation>

<operation id="1305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3142 %sext_ln813_51 = sext i8 %tmp_V_51

]]></Node>
<StgValue><ssdm name="sext_ln813_51"/></StgValue>
</operation>

<operation id="1306" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3143 %ret_V_101 = sub i9 %sext_ln813_51, i9 %rhs_101_cast

]]></Node>
<StgValue><ssdm name="ret_V_101"/></StgValue>
</operation>

<operation id="1307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3144 %p_Result_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_101, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_305"/></StgValue>
</operation>

<operation id="1308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3145 %p_Val2_307 = trunc i9 %ret_V_101

]]></Node>
<StgValue><ssdm name="p_Val2_307"/></StgValue>
</operation>

<operation id="1309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3146 %p_Result_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_101, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_306"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3147 %xor_ln895_151 = xor i1 %p_Result_305, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_151"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3148 %overflow_153 = and i1 %p_Result_306, i1 %xor_ln895_151

]]></Node>
<StgValue><ssdm name="overflow_153"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3149 %xor_ln302_51 = xor i1 %p_Result_305, i1 %p_Result_306

]]></Node>
<StgValue><ssdm name="xor_ln302_51"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3150 %select_ln346_150 = select i1 %overflow_153, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_150"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3151 %input_V_51 = select i1 %xor_ln302_51, i8 %select_ln346_150, i8 %p_Val2_307

]]></Node>
<StgValue><ssdm name="input_V_51"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3152 %trunc_ln41_51 = trunc i8 %input_V_51

]]></Node>
<StgValue><ssdm name="trunc_ln41_51"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3153 %icmp_ln1649_51 = icmp_sgt  i8 %input_V_51, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_51"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3154 %sext_ln1273_51 = sext i8 %input_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1273_51"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3155 %r_V_290 = sub i9 0, i9 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_290"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3156 %trunc_ln130_51 = trunc i9 %r_V_290

]]></Node>
<StgValue><ssdm name="trunc_ln130_51"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3157 %p_Result_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_290, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_307"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3158 %tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_290, i32 8

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3159 %overflow_154 = or i1 %p_Result_307, i1 %tmp_584

]]></Node>
<StgValue><ssdm name="overflow_154"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3160 %select_ln302_102 = select i1 %overflow_154, i7 127, i7 %trunc_ln130_51

]]></Node>
<StgValue><ssdm name="select_ln302_102"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3161 %delta_V_51 = select i1 %icmp_ln1649_51, i7 %trunc_ln41_51, i7 %select_ln302_102

]]></Node>
<StgValue><ssdm name="delta_V_51"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3204 %sext_ln813_52 = sext i8 %tmp_V_52

]]></Node>
<StgValue><ssdm name="sext_ln813_52"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3205 %ret_V_103 = sub i9 %sext_ln813_52, i9 %rhs_103_cast

]]></Node>
<StgValue><ssdm name="ret_V_103"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3206 %p_Result_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_103, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_311"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3207 %p_Val2_313 = trunc i9 %ret_V_103

]]></Node>
<StgValue><ssdm name="p_Val2_313"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3208 %p_Result_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_103, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_312"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3209 %xor_ln895_154 = xor i1 %p_Result_311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_154"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3210 %overflow_156 = and i1 %p_Result_312, i1 %xor_ln895_154

]]></Node>
<StgValue><ssdm name="overflow_156"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3211 %xor_ln302_52 = xor i1 %p_Result_311, i1 %p_Result_312

]]></Node>
<StgValue><ssdm name="xor_ln302_52"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3212 %select_ln346_153 = select i1 %overflow_156, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_153"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3213 %input_V_52 = select i1 %xor_ln302_52, i8 %select_ln346_153, i8 %p_Val2_313

]]></Node>
<StgValue><ssdm name="input_V_52"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3214 %trunc_ln41_52 = trunc i8 %input_V_52

]]></Node>
<StgValue><ssdm name="trunc_ln41_52"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3215 %icmp_ln1649_52 = icmp_sgt  i8 %input_V_52, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_52"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3216 %sext_ln1273_52 = sext i8 %input_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1273_52"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3217 %r_V_292 = sub i9 0, i9 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_292"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3218 %trunc_ln130_52 = trunc i9 %r_V_292

]]></Node>
<StgValue><ssdm name="trunc_ln130_52"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3219 %p_Result_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_292, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_313"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3220 %tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_292, i32 8

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3221 %overflow_157 = or i1 %p_Result_313, i1 %tmp_593

]]></Node>
<StgValue><ssdm name="overflow_157"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3222 %select_ln302_104 = select i1 %overflow_157, i7 127, i7 %trunc_ln130_52

]]></Node>
<StgValue><ssdm name="select_ln302_104"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3223 %delta_V_52 = select i1 %icmp_ln1649_52, i7 %trunc_ln41_52, i7 %select_ln302_104

]]></Node>
<StgValue><ssdm name="delta_V_52"/></StgValue>
</operation>

<operation id="1345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3266 %sext_ln813_53 = sext i8 %tmp_V_53

]]></Node>
<StgValue><ssdm name="sext_ln813_53"/></StgValue>
</operation>

<operation id="1346" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3267 %ret_V_105 = sub i9 %sext_ln813_53, i9 %rhs_105_cast

]]></Node>
<StgValue><ssdm name="ret_V_105"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3268 %p_Result_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_105, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_317"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3269 %p_Val2_319 = trunc i9 %ret_V_105

]]></Node>
<StgValue><ssdm name="p_Val2_319"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3270 %p_Result_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_105, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_318"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3271 %xor_ln895_157 = xor i1 %p_Result_317, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_157"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3272 %overflow_159 = and i1 %p_Result_318, i1 %xor_ln895_157

]]></Node>
<StgValue><ssdm name="overflow_159"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3273 %xor_ln302_53 = xor i1 %p_Result_317, i1 %p_Result_318

]]></Node>
<StgValue><ssdm name="xor_ln302_53"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3274 %select_ln346_156 = select i1 %overflow_159, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_156"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3275 %input_V_53 = select i1 %xor_ln302_53, i8 %select_ln346_156, i8 %p_Val2_319

]]></Node>
<StgValue><ssdm name="input_V_53"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3276 %trunc_ln41_53 = trunc i8 %input_V_53

]]></Node>
<StgValue><ssdm name="trunc_ln41_53"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3277 %icmp_ln1649_53 = icmp_sgt  i8 %input_V_53, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_53"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3278 %sext_ln1273_53 = sext i8 %input_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1273_53"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3279 %r_V_294 = sub i9 0, i9 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_294"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3280 %trunc_ln130_53 = trunc i9 %r_V_294

]]></Node>
<StgValue><ssdm name="trunc_ln130_53"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3281 %p_Result_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_294, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_319"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3282 %tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_294, i32 8

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3283 %overflow_160 = or i1 %p_Result_319, i1 %tmp_602

]]></Node>
<StgValue><ssdm name="overflow_160"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3284 %select_ln302_106 = select i1 %overflow_160, i7 127, i7 %trunc_ln130_53

]]></Node>
<StgValue><ssdm name="select_ln302_106"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3285 %delta_V_53 = select i1 %icmp_ln1649_53, i7 %trunc_ln41_53, i7 %select_ln302_106

]]></Node>
<StgValue><ssdm name="delta_V_53"/></StgValue>
</operation>

<operation id="1365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3328 %sext_ln813_54 = sext i8 %tmp_V_54

]]></Node>
<StgValue><ssdm name="sext_ln813_54"/></StgValue>
</operation>

<operation id="1366" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3329 %ret_V_107 = sub i9 %sext_ln813_54, i9 %rhs_107_cast

]]></Node>
<StgValue><ssdm name="ret_V_107"/></StgValue>
</operation>

<operation id="1367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3330 %p_Result_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_107, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_323"/></StgValue>
</operation>

<operation id="1368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3331 %p_Val2_325 = trunc i9 %ret_V_107

]]></Node>
<StgValue><ssdm name="p_Val2_325"/></StgValue>
</operation>

<operation id="1369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3332 %p_Result_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_107, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_324"/></StgValue>
</operation>

<operation id="1370" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3333 %xor_ln895_160 = xor i1 %p_Result_323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_160"/></StgValue>
</operation>

<operation id="1371" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3334 %overflow_162 = and i1 %p_Result_324, i1 %xor_ln895_160

]]></Node>
<StgValue><ssdm name="overflow_162"/></StgValue>
</operation>

<operation id="1372" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3335 %xor_ln302_54 = xor i1 %p_Result_323, i1 %p_Result_324

]]></Node>
<StgValue><ssdm name="xor_ln302_54"/></StgValue>
</operation>

<operation id="1373" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3336 %select_ln346_159 = select i1 %overflow_162, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_159"/></StgValue>
</operation>

<operation id="1374" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3337 %input_V_54 = select i1 %xor_ln302_54, i8 %select_ln346_159, i8 %p_Val2_325

]]></Node>
<StgValue><ssdm name="input_V_54"/></StgValue>
</operation>

<operation id="1375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3338 %trunc_ln41_54 = trunc i8 %input_V_54

]]></Node>
<StgValue><ssdm name="trunc_ln41_54"/></StgValue>
</operation>

<operation id="1376" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3339 %icmp_ln1649_54 = icmp_sgt  i8 %input_V_54, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_54"/></StgValue>
</operation>

<operation id="1377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3340 %sext_ln1273_54 = sext i8 %input_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1273_54"/></StgValue>
</operation>

<operation id="1378" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3341 %r_V_296 = sub i9 0, i9 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_296"/></StgValue>
</operation>

<operation id="1379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3342 %trunc_ln130_54 = trunc i9 %r_V_296

]]></Node>
<StgValue><ssdm name="trunc_ln130_54"/></StgValue>
</operation>

<operation id="1380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3343 %p_Result_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_296, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_325"/></StgValue>
</operation>

<operation id="1381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3344 %tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_296, i32 8

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="1382" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3345 %overflow_163 = or i1 %p_Result_325, i1 %tmp_611

]]></Node>
<StgValue><ssdm name="overflow_163"/></StgValue>
</operation>

<operation id="1383" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3346 %select_ln302_108 = select i1 %overflow_163, i7 127, i7 %trunc_ln130_54

]]></Node>
<StgValue><ssdm name="select_ln302_108"/></StgValue>
</operation>

<operation id="1384" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3347 %delta_V_54 = select i1 %icmp_ln1649_54, i7 %trunc_ln41_54, i7 %select_ln302_108

]]></Node>
<StgValue><ssdm name="delta_V_54"/></StgValue>
</operation>

<operation id="1385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3390 %sext_ln813_55 = sext i8 %tmp_V_55

]]></Node>
<StgValue><ssdm name="sext_ln813_55"/></StgValue>
</operation>

<operation id="1386" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3391 %ret_V_109 = sub i9 %sext_ln813_55, i9 %rhs_109_cast

]]></Node>
<StgValue><ssdm name="ret_V_109"/></StgValue>
</operation>

<operation id="1387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3392 %p_Result_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_109, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_329"/></StgValue>
</operation>

<operation id="1388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3393 %p_Val2_331 = trunc i9 %ret_V_109

]]></Node>
<StgValue><ssdm name="p_Val2_331"/></StgValue>
</operation>

<operation id="1389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3394 %p_Result_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_109, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_330"/></StgValue>
</operation>

<operation id="1390" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3395 %xor_ln895_163 = xor i1 %p_Result_329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_163"/></StgValue>
</operation>

<operation id="1391" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3396 %overflow_165 = and i1 %p_Result_330, i1 %xor_ln895_163

]]></Node>
<StgValue><ssdm name="overflow_165"/></StgValue>
</operation>

<operation id="1392" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3397 %xor_ln302_55 = xor i1 %p_Result_329, i1 %p_Result_330

]]></Node>
<StgValue><ssdm name="xor_ln302_55"/></StgValue>
</operation>

<operation id="1393" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3398 %select_ln346_162 = select i1 %overflow_165, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_162"/></StgValue>
</operation>

<operation id="1394" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3399 %input_V_55 = select i1 %xor_ln302_55, i8 %select_ln346_162, i8 %p_Val2_331

]]></Node>
<StgValue><ssdm name="input_V_55"/></StgValue>
</operation>

<operation id="1395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3400 %trunc_ln41_55 = trunc i8 %input_V_55

]]></Node>
<StgValue><ssdm name="trunc_ln41_55"/></StgValue>
</operation>

<operation id="1396" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3401 %icmp_ln1649_55 = icmp_sgt  i8 %input_V_55, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_55"/></StgValue>
</operation>

<operation id="1397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3402 %sext_ln1273_55 = sext i8 %input_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1273_55"/></StgValue>
</operation>

<operation id="1398" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3403 %r_V_298 = sub i9 0, i9 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_298"/></StgValue>
</operation>

<operation id="1399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3404 %trunc_ln130_55 = trunc i9 %r_V_298

]]></Node>
<StgValue><ssdm name="trunc_ln130_55"/></StgValue>
</operation>

<operation id="1400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3405 %p_Result_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_298, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_331"/></StgValue>
</operation>

<operation id="1401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3406 %tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_298, i32 8

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="1402" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3407 %overflow_166 = or i1 %p_Result_331, i1 %tmp_620

]]></Node>
<StgValue><ssdm name="overflow_166"/></StgValue>
</operation>

<operation id="1403" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3408 %select_ln302_110 = select i1 %overflow_166, i7 127, i7 %trunc_ln130_55

]]></Node>
<StgValue><ssdm name="select_ln302_110"/></StgValue>
</operation>

<operation id="1404" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3409 %delta_V_55 = select i1 %icmp_ln1649_55, i7 %trunc_ln41_55, i7 %select_ln302_110

]]></Node>
<StgValue><ssdm name="delta_V_55"/></StgValue>
</operation>

<operation id="1405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3452 %sext_ln813_56 = sext i8 %tmp_V_56

]]></Node>
<StgValue><ssdm name="sext_ln813_56"/></StgValue>
</operation>

<operation id="1406" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3453 %ret_V_111 = sub i9 %sext_ln813_56, i9 %rhs_111_cast

]]></Node>
<StgValue><ssdm name="ret_V_111"/></StgValue>
</operation>

<operation id="1407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3454 %p_Result_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_111, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_335"/></StgValue>
</operation>

<operation id="1408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3455 %p_Val2_337 = trunc i9 %ret_V_111

]]></Node>
<StgValue><ssdm name="p_Val2_337"/></StgValue>
</operation>

<operation id="1409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3456 %p_Result_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_111, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_336"/></StgValue>
</operation>

<operation id="1410" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3457 %xor_ln895_166 = xor i1 %p_Result_335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_166"/></StgValue>
</operation>

<operation id="1411" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3458 %overflow_168 = and i1 %p_Result_336, i1 %xor_ln895_166

]]></Node>
<StgValue><ssdm name="overflow_168"/></StgValue>
</operation>

<operation id="1412" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3459 %xor_ln302_56 = xor i1 %p_Result_335, i1 %p_Result_336

]]></Node>
<StgValue><ssdm name="xor_ln302_56"/></StgValue>
</operation>

<operation id="1413" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3460 %select_ln346_165 = select i1 %overflow_168, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_165"/></StgValue>
</operation>

<operation id="1414" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3461 %input_V_56 = select i1 %xor_ln302_56, i8 %select_ln346_165, i8 %p_Val2_337

]]></Node>
<StgValue><ssdm name="input_V_56"/></StgValue>
</operation>

<operation id="1415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3462 %trunc_ln41_56 = trunc i8 %input_V_56

]]></Node>
<StgValue><ssdm name="trunc_ln41_56"/></StgValue>
</operation>

<operation id="1416" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3463 %icmp_ln1649_56 = icmp_sgt  i8 %input_V_56, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_56"/></StgValue>
</operation>

<operation id="1417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3464 %sext_ln1273_56 = sext i8 %input_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1273_56"/></StgValue>
</operation>

<operation id="1418" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3465 %r_V_300 = sub i9 0, i9 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_300"/></StgValue>
</operation>

<operation id="1419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3466 %trunc_ln130_56 = trunc i9 %r_V_300

]]></Node>
<StgValue><ssdm name="trunc_ln130_56"/></StgValue>
</operation>

<operation id="1420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3467 %p_Result_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_300, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_337"/></StgValue>
</operation>

<operation id="1421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3468 %tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_300, i32 8

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="1422" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3469 %overflow_169 = or i1 %p_Result_337, i1 %tmp_629

]]></Node>
<StgValue><ssdm name="overflow_169"/></StgValue>
</operation>

<operation id="1423" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3470 %select_ln302_112 = select i1 %overflow_169, i7 127, i7 %trunc_ln130_56

]]></Node>
<StgValue><ssdm name="select_ln302_112"/></StgValue>
</operation>

<operation id="1424" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3471 %delta_V_56 = select i1 %icmp_ln1649_56, i7 %trunc_ln41_56, i7 %select_ln302_112

]]></Node>
<StgValue><ssdm name="delta_V_56"/></StgValue>
</operation>

<operation id="1425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3514 %sext_ln813_57 = sext i8 %tmp_V_57

]]></Node>
<StgValue><ssdm name="sext_ln813_57"/></StgValue>
</operation>

<operation id="1426" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3515 %ret_V_113 = sub i9 %sext_ln813_57, i9 %rhs_113_cast

]]></Node>
<StgValue><ssdm name="ret_V_113"/></StgValue>
</operation>

<operation id="1427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3516 %p_Result_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_113, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_341"/></StgValue>
</operation>

<operation id="1428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3517 %p_Val2_343 = trunc i9 %ret_V_113

]]></Node>
<StgValue><ssdm name="p_Val2_343"/></StgValue>
</operation>

<operation id="1429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3518 %p_Result_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_113, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_342"/></StgValue>
</operation>

<operation id="1430" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3519 %xor_ln895_169 = xor i1 %p_Result_341, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_169"/></StgValue>
</operation>

<operation id="1431" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3520 %overflow_171 = and i1 %p_Result_342, i1 %xor_ln895_169

]]></Node>
<StgValue><ssdm name="overflow_171"/></StgValue>
</operation>

<operation id="1432" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3521 %xor_ln302_57 = xor i1 %p_Result_341, i1 %p_Result_342

]]></Node>
<StgValue><ssdm name="xor_ln302_57"/></StgValue>
</operation>

<operation id="1433" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3522 %select_ln346_168 = select i1 %overflow_171, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_168"/></StgValue>
</operation>

<operation id="1434" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3523 %input_V_57 = select i1 %xor_ln302_57, i8 %select_ln346_168, i8 %p_Val2_343

]]></Node>
<StgValue><ssdm name="input_V_57"/></StgValue>
</operation>

<operation id="1435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3524 %trunc_ln41_57 = trunc i8 %input_V_57

]]></Node>
<StgValue><ssdm name="trunc_ln41_57"/></StgValue>
</operation>

<operation id="1436" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3525 %icmp_ln1649_57 = icmp_sgt  i8 %input_V_57, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_57"/></StgValue>
</operation>

<operation id="1437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3526 %sext_ln1273_57 = sext i8 %input_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1273_57"/></StgValue>
</operation>

<operation id="1438" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3527 %r_V_302 = sub i9 0, i9 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_302"/></StgValue>
</operation>

<operation id="1439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3528 %trunc_ln130_57 = trunc i9 %r_V_302

]]></Node>
<StgValue><ssdm name="trunc_ln130_57"/></StgValue>
</operation>

<operation id="1440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3529 %p_Result_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_302, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_343"/></StgValue>
</operation>

<operation id="1441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3530 %tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_302, i32 8

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="1442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3531 %overflow_172 = or i1 %p_Result_343, i1 %tmp_638

]]></Node>
<StgValue><ssdm name="overflow_172"/></StgValue>
</operation>

<operation id="1443" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3532 %select_ln302_114 = select i1 %overflow_172, i7 127, i7 %trunc_ln130_57

]]></Node>
<StgValue><ssdm name="select_ln302_114"/></StgValue>
</operation>

<operation id="1444" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3533 %delta_V_57 = select i1 %icmp_ln1649_57, i7 %trunc_ln41_57, i7 %select_ln302_114

]]></Node>
<StgValue><ssdm name="delta_V_57"/></StgValue>
</operation>

<operation id="1445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3576 %sext_ln813_58 = sext i8 %tmp_V_58

]]></Node>
<StgValue><ssdm name="sext_ln813_58"/></StgValue>
</operation>

<operation id="1446" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3577 %ret_V_115 = sub i9 %sext_ln813_58, i9 %rhs_115_cast

]]></Node>
<StgValue><ssdm name="ret_V_115"/></StgValue>
</operation>

<operation id="1447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3578 %p_Result_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_115, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_347"/></StgValue>
</operation>

<operation id="1448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3579 %p_Val2_349 = trunc i9 %ret_V_115

]]></Node>
<StgValue><ssdm name="p_Val2_349"/></StgValue>
</operation>

<operation id="1449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3580 %p_Result_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_115, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_348"/></StgValue>
</operation>

<operation id="1450" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3581 %xor_ln895_172 = xor i1 %p_Result_347, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_172"/></StgValue>
</operation>

<operation id="1451" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3582 %overflow_174 = and i1 %p_Result_348, i1 %xor_ln895_172

]]></Node>
<StgValue><ssdm name="overflow_174"/></StgValue>
</operation>

<operation id="1452" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3583 %xor_ln302_58 = xor i1 %p_Result_347, i1 %p_Result_348

]]></Node>
<StgValue><ssdm name="xor_ln302_58"/></StgValue>
</operation>

<operation id="1453" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3584 %select_ln346_171 = select i1 %overflow_174, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_171"/></StgValue>
</operation>

<operation id="1454" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3585 %input_V_58 = select i1 %xor_ln302_58, i8 %select_ln346_171, i8 %p_Val2_349

]]></Node>
<StgValue><ssdm name="input_V_58"/></StgValue>
</operation>

<operation id="1455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3586 %trunc_ln41_58 = trunc i8 %input_V_58

]]></Node>
<StgValue><ssdm name="trunc_ln41_58"/></StgValue>
</operation>

<operation id="1456" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3587 %icmp_ln1649_58 = icmp_sgt  i8 %input_V_58, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_58"/></StgValue>
</operation>

<operation id="1457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3588 %sext_ln1273_58 = sext i8 %input_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1273_58"/></StgValue>
</operation>

<operation id="1458" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3589 %r_V_304 = sub i9 0, i9 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_304"/></StgValue>
</operation>

<operation id="1459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3590 %trunc_ln130_58 = trunc i9 %r_V_304

]]></Node>
<StgValue><ssdm name="trunc_ln130_58"/></StgValue>
</operation>

<operation id="1460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3591 %p_Result_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_304, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_349"/></StgValue>
</operation>

<operation id="1461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3592 %tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_304, i32 8

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="1462" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3593 %overflow_175 = or i1 %p_Result_349, i1 %tmp_647

]]></Node>
<StgValue><ssdm name="overflow_175"/></StgValue>
</operation>

<operation id="1463" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3594 %select_ln302_116 = select i1 %overflow_175, i7 127, i7 %trunc_ln130_58

]]></Node>
<StgValue><ssdm name="select_ln302_116"/></StgValue>
</operation>

<operation id="1464" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3595 %delta_V_58 = select i1 %icmp_ln1649_58, i7 %trunc_ln41_58, i7 %select_ln302_116

]]></Node>
<StgValue><ssdm name="delta_V_58"/></StgValue>
</operation>

<operation id="1465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3638 %sext_ln813_59 = sext i8 %tmp_V_59

]]></Node>
<StgValue><ssdm name="sext_ln813_59"/></StgValue>
</operation>

<operation id="1466" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3639 %ret_V_117 = sub i9 %sext_ln813_59, i9 %rhs_117_cast

]]></Node>
<StgValue><ssdm name="ret_V_117"/></StgValue>
</operation>

<operation id="1467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3640 %p_Result_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_117, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_353"/></StgValue>
</operation>

<operation id="1468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3641 %p_Val2_355 = trunc i9 %ret_V_117

]]></Node>
<StgValue><ssdm name="p_Val2_355"/></StgValue>
</operation>

<operation id="1469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3642 %p_Result_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_117, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_354"/></StgValue>
</operation>

<operation id="1470" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3643 %xor_ln895_175 = xor i1 %p_Result_353, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_175"/></StgValue>
</operation>

<operation id="1471" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3644 %overflow_177 = and i1 %p_Result_354, i1 %xor_ln895_175

]]></Node>
<StgValue><ssdm name="overflow_177"/></StgValue>
</operation>

<operation id="1472" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3645 %xor_ln302_59 = xor i1 %p_Result_353, i1 %p_Result_354

]]></Node>
<StgValue><ssdm name="xor_ln302_59"/></StgValue>
</operation>

<operation id="1473" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3646 %select_ln346_174 = select i1 %overflow_177, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_174"/></StgValue>
</operation>

<operation id="1474" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3647 %input_V_59 = select i1 %xor_ln302_59, i8 %select_ln346_174, i8 %p_Val2_355

]]></Node>
<StgValue><ssdm name="input_V_59"/></StgValue>
</operation>

<operation id="1475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3648 %trunc_ln41_59 = trunc i8 %input_V_59

]]></Node>
<StgValue><ssdm name="trunc_ln41_59"/></StgValue>
</operation>

<operation id="1476" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3649 %icmp_ln1649_59 = icmp_sgt  i8 %input_V_59, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_59"/></StgValue>
</operation>

<operation id="1477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3650 %sext_ln1273_59 = sext i8 %input_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1273_59"/></StgValue>
</operation>

<operation id="1478" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3651 %r_V_306 = sub i9 0, i9 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_306"/></StgValue>
</operation>

<operation id="1479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3652 %trunc_ln130_59 = trunc i9 %r_V_306

]]></Node>
<StgValue><ssdm name="trunc_ln130_59"/></StgValue>
</operation>

<operation id="1480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3653 %p_Result_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_306, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_355"/></StgValue>
</operation>

<operation id="1481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3654 %tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_306, i32 8

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="1482" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3655 %overflow_178 = or i1 %p_Result_355, i1 %tmp_656

]]></Node>
<StgValue><ssdm name="overflow_178"/></StgValue>
</operation>

<operation id="1483" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3656 %select_ln302_118 = select i1 %overflow_178, i7 127, i7 %trunc_ln130_59

]]></Node>
<StgValue><ssdm name="select_ln302_118"/></StgValue>
</operation>

<operation id="1484" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3657 %delta_V_59 = select i1 %icmp_ln1649_59, i7 %trunc_ln41_59, i7 %select_ln302_118

]]></Node>
<StgValue><ssdm name="delta_V_59"/></StgValue>
</operation>

<operation id="1485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3700 %sext_ln813_60 = sext i8 %tmp_V_60

]]></Node>
<StgValue><ssdm name="sext_ln813_60"/></StgValue>
</operation>

<operation id="1486" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3701 %ret_V_119 = sub i9 %sext_ln813_60, i9 %rhs_119_cast

]]></Node>
<StgValue><ssdm name="ret_V_119"/></StgValue>
</operation>

<operation id="1487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3702 %p_Result_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_119, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_359"/></StgValue>
</operation>

<operation id="1488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3703 %p_Val2_361 = trunc i9 %ret_V_119

]]></Node>
<StgValue><ssdm name="p_Val2_361"/></StgValue>
</operation>

<operation id="1489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3704 %p_Result_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_119, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_360"/></StgValue>
</operation>

<operation id="1490" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3705 %xor_ln895_178 = xor i1 %p_Result_359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_178"/></StgValue>
</operation>

<operation id="1491" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3706 %overflow_180 = and i1 %p_Result_360, i1 %xor_ln895_178

]]></Node>
<StgValue><ssdm name="overflow_180"/></StgValue>
</operation>

<operation id="1492" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3707 %xor_ln302_60 = xor i1 %p_Result_359, i1 %p_Result_360

]]></Node>
<StgValue><ssdm name="xor_ln302_60"/></StgValue>
</operation>

<operation id="1493" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3708 %select_ln346_177 = select i1 %overflow_180, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_177"/></StgValue>
</operation>

<operation id="1494" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3709 %input_V_60 = select i1 %xor_ln302_60, i8 %select_ln346_177, i8 %p_Val2_361

]]></Node>
<StgValue><ssdm name="input_V_60"/></StgValue>
</operation>

<operation id="1495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3710 %trunc_ln41_60 = trunc i8 %input_V_60

]]></Node>
<StgValue><ssdm name="trunc_ln41_60"/></StgValue>
</operation>

<operation id="1496" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3711 %icmp_ln1649_60 = icmp_sgt  i8 %input_V_60, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_60"/></StgValue>
</operation>

<operation id="1497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3712 %sext_ln1273_60 = sext i8 %input_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1273_60"/></StgValue>
</operation>

<operation id="1498" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3713 %r_V_308 = sub i9 0, i9 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_308"/></StgValue>
</operation>

<operation id="1499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3714 %trunc_ln130_60 = trunc i9 %r_V_308

]]></Node>
<StgValue><ssdm name="trunc_ln130_60"/></StgValue>
</operation>

<operation id="1500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3715 %p_Result_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_308, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_361"/></StgValue>
</operation>

<operation id="1501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3716 %tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_308, i32 8

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="1502" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3717 %overflow_181 = or i1 %p_Result_361, i1 %tmp_665

]]></Node>
<StgValue><ssdm name="overflow_181"/></StgValue>
</operation>

<operation id="1503" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3718 %select_ln302_120 = select i1 %overflow_181, i7 127, i7 %trunc_ln130_60

]]></Node>
<StgValue><ssdm name="select_ln302_120"/></StgValue>
</operation>

<operation id="1504" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3719 %delta_V_60 = select i1 %icmp_ln1649_60, i7 %trunc_ln41_60, i7 %select_ln302_120

]]></Node>
<StgValue><ssdm name="delta_V_60"/></StgValue>
</operation>

<operation id="1505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3762 %sext_ln813_61 = sext i8 %tmp_V_61

]]></Node>
<StgValue><ssdm name="sext_ln813_61"/></StgValue>
</operation>

<operation id="1506" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3763 %ret_V_121 = sub i9 %sext_ln813_61, i9 %rhs_121_cast

]]></Node>
<StgValue><ssdm name="ret_V_121"/></StgValue>
</operation>

<operation id="1507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3764 %p_Result_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_121, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_365"/></StgValue>
</operation>

<operation id="1508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3765 %p_Val2_367 = trunc i9 %ret_V_121

]]></Node>
<StgValue><ssdm name="p_Val2_367"/></StgValue>
</operation>

<operation id="1509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3766 %p_Result_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_121, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_366"/></StgValue>
</operation>

<operation id="1510" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3767 %xor_ln895_181 = xor i1 %p_Result_365, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_181"/></StgValue>
</operation>

<operation id="1511" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3768 %overflow_183 = and i1 %p_Result_366, i1 %xor_ln895_181

]]></Node>
<StgValue><ssdm name="overflow_183"/></StgValue>
</operation>

<operation id="1512" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3769 %xor_ln302_61 = xor i1 %p_Result_365, i1 %p_Result_366

]]></Node>
<StgValue><ssdm name="xor_ln302_61"/></StgValue>
</operation>

<operation id="1513" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3770 %select_ln346_180 = select i1 %overflow_183, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_180"/></StgValue>
</operation>

<operation id="1514" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3771 %input_V_61 = select i1 %xor_ln302_61, i8 %select_ln346_180, i8 %p_Val2_367

]]></Node>
<StgValue><ssdm name="input_V_61"/></StgValue>
</operation>

<operation id="1515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3772 %trunc_ln41_61 = trunc i8 %input_V_61

]]></Node>
<StgValue><ssdm name="trunc_ln41_61"/></StgValue>
</operation>

<operation id="1516" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3773 %icmp_ln1649_61 = icmp_sgt  i8 %input_V_61, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_61"/></StgValue>
</operation>

<operation id="1517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3774 %sext_ln1273_61 = sext i8 %input_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1273_61"/></StgValue>
</operation>

<operation id="1518" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3775 %r_V_310 = sub i9 0, i9 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_310"/></StgValue>
</operation>

<operation id="1519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3776 %trunc_ln130_61 = trunc i9 %r_V_310

]]></Node>
<StgValue><ssdm name="trunc_ln130_61"/></StgValue>
</operation>

<operation id="1520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3777 %p_Result_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_310, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_367"/></StgValue>
</operation>

<operation id="1521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3778 %tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_310, i32 8

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="1522" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3779 %overflow_184 = or i1 %p_Result_367, i1 %tmp_674

]]></Node>
<StgValue><ssdm name="overflow_184"/></StgValue>
</operation>

<operation id="1523" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3780 %select_ln302_122 = select i1 %overflow_184, i7 127, i7 %trunc_ln130_61

]]></Node>
<StgValue><ssdm name="select_ln302_122"/></StgValue>
</operation>

<operation id="1524" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3781 %delta_V_61 = select i1 %icmp_ln1649_61, i7 %trunc_ln41_61, i7 %select_ln302_122

]]></Node>
<StgValue><ssdm name="delta_V_61"/></StgValue>
</operation>

<operation id="1525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3824 %sext_ln813_62 = sext i8 %tmp_V_62

]]></Node>
<StgValue><ssdm name="sext_ln813_62"/></StgValue>
</operation>

<operation id="1526" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3825 %ret_V_123 = sub i9 %sext_ln813_62, i9 %rhs_123_cast

]]></Node>
<StgValue><ssdm name="ret_V_123"/></StgValue>
</operation>

<operation id="1527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3826 %p_Result_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_123, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_371"/></StgValue>
</operation>

<operation id="1528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3827 %p_Val2_373 = trunc i9 %ret_V_123

]]></Node>
<StgValue><ssdm name="p_Val2_373"/></StgValue>
</operation>

<operation id="1529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3828 %p_Result_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_123, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_372"/></StgValue>
</operation>

<operation id="1530" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3829 %xor_ln895_184 = xor i1 %p_Result_371, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_184"/></StgValue>
</operation>

<operation id="1531" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3830 %overflow_186 = and i1 %p_Result_372, i1 %xor_ln895_184

]]></Node>
<StgValue><ssdm name="overflow_186"/></StgValue>
</operation>

<operation id="1532" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3831 %xor_ln302_62 = xor i1 %p_Result_371, i1 %p_Result_372

]]></Node>
<StgValue><ssdm name="xor_ln302_62"/></StgValue>
</operation>

<operation id="1533" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3832 %select_ln346_183 = select i1 %overflow_186, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_183"/></StgValue>
</operation>

<operation id="1534" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3833 %input_V_62 = select i1 %xor_ln302_62, i8 %select_ln346_183, i8 %p_Val2_373

]]></Node>
<StgValue><ssdm name="input_V_62"/></StgValue>
</operation>

<operation id="1535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3834 %trunc_ln41_62 = trunc i8 %input_V_62

]]></Node>
<StgValue><ssdm name="trunc_ln41_62"/></StgValue>
</operation>

<operation id="1536" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3835 %icmp_ln1649_62 = icmp_sgt  i8 %input_V_62, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_62"/></StgValue>
</operation>

<operation id="1537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3836 %sext_ln1273_62 = sext i8 %input_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1273_62"/></StgValue>
</operation>

<operation id="1538" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3837 %r_V_312 = sub i9 0, i9 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_312"/></StgValue>
</operation>

<operation id="1539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3838 %trunc_ln130_62 = trunc i9 %r_V_312

]]></Node>
<StgValue><ssdm name="trunc_ln130_62"/></StgValue>
</operation>

<operation id="1540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3839 %p_Result_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_312, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_373"/></StgValue>
</operation>

<operation id="1541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3840 %tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_312, i32 8

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="1542" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3841 %overflow_187 = or i1 %p_Result_373, i1 %tmp_683

]]></Node>
<StgValue><ssdm name="overflow_187"/></StgValue>
</operation>

<operation id="1543" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3842 %select_ln302_124 = select i1 %overflow_187, i7 127, i7 %trunc_ln130_62

]]></Node>
<StgValue><ssdm name="select_ln302_124"/></StgValue>
</operation>

<operation id="1544" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3843 %delta_V_62 = select i1 %icmp_ln1649_62, i7 %trunc_ln41_62, i7 %select_ln302_124

]]></Node>
<StgValue><ssdm name="delta_V_62"/></StgValue>
</operation>

<operation id="1545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3886 %sext_ln813_63 = sext i8 %tmp_V_63

]]></Node>
<StgValue><ssdm name="sext_ln813_63"/></StgValue>
</operation>

<operation id="1546" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3887 %ret_V_125 = sub i9 %sext_ln813_63, i9 %rhs_125_cast

]]></Node>
<StgValue><ssdm name="ret_V_125"/></StgValue>
</operation>

<operation id="1547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3888 %p_Result_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_125, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_377"/></StgValue>
</operation>

<operation id="1548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="8" op_0_bw="9">
<![CDATA[
for.inc81:3889 %p_Val2_379 = trunc i9 %ret_V_125

]]></Node>
<StgValue><ssdm name="p_Val2_379"/></StgValue>
</operation>

<operation id="1549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3890 %p_Result_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_125, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_378"/></StgValue>
</operation>

<operation id="1550" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3891 %xor_ln895_187 = xor i1 %p_Result_377, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_187"/></StgValue>
</operation>

<operation id="1551" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3892 %overflow_189 = and i1 %p_Result_378, i1 %xor_ln895_187

]]></Node>
<StgValue><ssdm name="overflow_189"/></StgValue>
</operation>

<operation id="1552" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3893 %xor_ln302_63 = xor i1 %p_Result_377, i1 %p_Result_378

]]></Node>
<StgValue><ssdm name="xor_ln302_63"/></StgValue>
</operation>

<operation id="1553" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3894 %select_ln346_186 = select i1 %overflow_189, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_186"/></StgValue>
</operation>

<operation id="1554" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3895 %input_V_63 = select i1 %xor_ln302_63, i8 %select_ln346_186, i8 %p_Val2_379

]]></Node>
<StgValue><ssdm name="input_V_63"/></StgValue>
</operation>

<operation id="1555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="7" op_0_bw="8">
<![CDATA[
for.inc81:3896 %trunc_ln41_63 = trunc i8 %input_V_63

]]></Node>
<StgValue><ssdm name="trunc_ln41_63"/></StgValue>
</operation>

<operation id="1556" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3897 %icmp_ln1649_63 = icmp_sgt  i8 %input_V_63, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_63"/></StgValue>
</operation>

<operation id="1557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="9" op_0_bw="8">
<![CDATA[
for.inc81:3898 %sext_ln1273_63 = sext i8 %input_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1273_63"/></StgValue>
</operation>

<operation id="1558" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3899 %r_V_314 = sub i9 0, i9 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_314"/></StgValue>
</operation>

<operation id="1559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="7" op_0_bw="9">
<![CDATA[
for.inc81:3900 %trunc_ln130_63 = trunc i9 %r_V_314

]]></Node>
<StgValue><ssdm name="trunc_ln130_63"/></StgValue>
</operation>

<operation id="1560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3901 %p_Result_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_314, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_379"/></StgValue>
</operation>

<operation id="1561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc81:3902 %tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_314, i32 8

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="1562" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3903 %overflow_190 = or i1 %p_Result_379, i1 %tmp_692

]]></Node>
<StgValue><ssdm name="overflow_190"/></StgValue>
</operation>

<operation id="1563" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3904 %select_ln302_126 = select i1 %overflow_190, i7 127, i7 %trunc_ln130_63

]]></Node>
<StgValue><ssdm name="select_ln302_126"/></StgValue>
</operation>

<operation id="1564" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc81:3905 %delta_V_63 = select i1 %icmp_ln1649_63, i7 %trunc_ln41_63, i7 %select_ln302_126

]]></Node>
<StgValue><ssdm name="delta_V_63"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="1565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:29 %zext_ln1270 = zext i7 %delta_V

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="1566" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:30 %r_V_3 = mul i14 %zext_ln1270, i14 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="1567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:31 %p_Val2_4 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_3, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:32 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_3, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:33 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:34 %zext_ln377 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="1571" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:35 %p_Val2_5 = add i8 %zext_ln377, i8 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:36 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_5, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1573" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:37 %xor_ln896 = xor i1 %p_Result_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896"/></StgValue>
</operation>

<operation id="1574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:38 %carry_1 = and i1 %p_Result_3, i1 %xor_ln896

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:39 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:40 %or_ln888 = or i1 %carry_1, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="or_ln888"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:41 %overflow_2 = or i1 %p_Result_4, i1 %or_ln888

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:63 %zext_ln1270_1 = zext i7 %delta_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1270_1"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:64 %r_V_192 = mul i14 %zext_ln1270_1, i14 %zext_ln1270_1

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:65 %select_ln346_2 = select i1 %overflow_2, i8 127, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="select_ln346_2"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:69 %trunc_ln1347 = trunc i14 %r_V_192

]]></Node>
<StgValue><ssdm name="trunc_ln1347"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:77 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_192, i32 4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:66 %lhs_V_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_2, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:67 %sext_ln1347 = sext i13 %lhs_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:68 %zext_ln1347 = zext i14 %r_V_192

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:70 %sext_ln1347_1 = sext i13 %lhs_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:71 %ret_V_2 = add i16 %sext_ln1347, i16 %zext_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:72 %add_ln1347_1 = add i14 %sext_ln1347_1, i14 %r_V_192

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:73 %add_ln1347_2 = add i13 %lhs_V_2, i13 %trunc_ln1347

]]></Node>
<StgValue><ssdm name="add_ln1347_2"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:74 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_2, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:75 %p_Val2_10 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_2, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:76 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_2, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:78 %zext_ln377_1 = zext i1 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln377_1"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:79 %p_Val2_11 = add i8 %zext_ln377_1, i8 %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:80 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_11, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:81 %xor_ln896_1 = xor i1 %p_Result_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:82 %carry_3 = and i1 %p_Result_9, i1 %xor_ln896_1

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:83 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_2, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:84 %Range2_all_ones = icmp_eq  i2 %tmp_3, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:85 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_2, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:86 %Range1_all_ones = icmp_eq  i3 %tmp_4, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:87 %Range1_all_zeros = icmp_eq  i3 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:88 %deleted_zeros = select i1 %carry_3, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:89 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:90 %xor_ln890 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:91 %and_ln890 = and i1 %Range2_all_ones, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:92 %deleted_ones_2 = select i1 %carry_3, i1 %and_ln890, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:93 %and_ln891 = and i1 %carry_3, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln891"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:94 %xor_ln895_2 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_2"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:95 %or_ln895 = or i1 %p_Result_10, i1 %xor_ln895_2

]]></Node>
<StgValue><ssdm name="or_ln895"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:96 %xor_ln895_3 = xor i1 %p_Result_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_3"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:97 %overflow_5 = and i1 %or_ln895, i1 %xor_ln895_3

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:98 %xor_ln896_2 = xor i1 %deleted_ones_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_2"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:99 %or_ln896 = or i1 %xor_ln896_1, i1 %xor_ln896_2

]]></Node>
<StgValue><ssdm name="or_ln896"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:100 %xor_ln896_3 = xor i1 %and_ln891, i1 %or_ln896

]]></Node>
<StgValue><ssdm name="xor_ln896_3"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:101 %underflow = and i1 %xor_ln896_3, i1 %p_Result_8

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:102 %or_ln346 = or i1 %overflow_5, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:124 %zext_ln1270_2 = zext i7 %delta_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1270_2"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:125 %r_V = mul i14 %zext_ln1270_2, i14 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:126 %select_ln346_4 = select i1 %overflow_5, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_4"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:127 %select_ln346_5 = select i1 %or_ln346, i8 %select_ln346_4, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="select_ln346_5"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:131 %trunc_ln1347_1 = trunc i14 %r_V

]]></Node>
<StgValue><ssdm name="trunc_ln1347_1"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:139 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V, i32 4

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="1624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:128 %lhs_V_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_5, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:129 %sext_ln1347_2 = sext i13 %lhs_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:130 %zext_ln1347_1 = zext i14 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:132 %sext_ln1347_3 = sext i13 %lhs_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1347_3"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:133 %ret_V_4 = add i16 %sext_ln1347_2, i16 %zext_ln1347_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:134 %add_ln1347_3 = add i14 %sext_ln1347_3, i14 %r_V

]]></Node>
<StgValue><ssdm name="add_ln1347_3"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:135 %add_ln1347_4 = add i13 %lhs_V_4, i13 %trunc_ln1347_1

]]></Node>
<StgValue><ssdm name="add_ln1347_4"/></StgValue>
</operation>

<operation id="1631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:136 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_4, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="1632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:137 %p_Val2_16 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_4, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="1633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:138 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_4, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="1634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:140 %zext_ln377_2 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln377_2"/></StgValue>
</operation>

<operation id="1635" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:141 %p_Val2_17 = add i8 %zext_ln377_2, i8 %p_Val2_16

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="1636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:142 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_17, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="1637" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:143 %xor_ln896_4 = xor i1 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_4"/></StgValue>
</operation>

<operation id="1638" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:144 %carry_5 = and i1 %p_Result_15, i1 %xor_ln896_4

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="1639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:145 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_4, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1640" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:146 %Range2_all_ones_1 = icmp_eq  i2 %tmp_6, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="1641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:147 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_4, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1642" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:148 %Range1_all_ones_4 = icmp_eq  i3 %tmp_7, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="1643" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:149 %Range1_all_zeros_1 = icmp_eq  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="1644" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:150 %deleted_zeros_1 = select i1 %carry_5, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="1645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:151 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1646" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:152 %xor_ln890_1 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_1"/></StgValue>
</operation>

<operation id="1647" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:153 %and_ln890_1 = and i1 %Range2_all_ones_1, i1 %xor_ln890_1

]]></Node>
<StgValue><ssdm name="and_ln890_1"/></StgValue>
</operation>

<operation id="1648" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:154 %deleted_ones_4 = select i1 %carry_5, i1 %and_ln890_1, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="1649" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:155 %and_ln891_1 = and i1 %carry_5, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="and_ln891_1"/></StgValue>
</operation>

<operation id="1650" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:156 %xor_ln895_5 = xor i1 %deleted_zeros_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_5"/></StgValue>
</operation>

<operation id="1651" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:157 %or_ln895_3 = or i1 %p_Result_16, i1 %xor_ln895_5

]]></Node>
<StgValue><ssdm name="or_ln895_3"/></StgValue>
</operation>

<operation id="1652" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:158 %xor_ln895_6 = xor i1 %p_Result_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_6"/></StgValue>
</operation>

<operation id="1653" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:159 %overflow_8 = and i1 %or_ln895_3, i1 %xor_ln895_6

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1654" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:160 %xor_ln896_5 = xor i1 %deleted_ones_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_5"/></StgValue>
</operation>

<operation id="1655" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:161 %or_ln896_1 = or i1 %xor_ln896_4, i1 %xor_ln896_5

]]></Node>
<StgValue><ssdm name="or_ln896_1"/></StgValue>
</operation>

<operation id="1656" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:162 %xor_ln896_128 = xor i1 %and_ln891_1, i1 %or_ln896_1

]]></Node>
<StgValue><ssdm name="xor_ln896_128"/></StgValue>
</operation>

<operation id="1657" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:163 %underflow_1 = and i1 %xor_ln896_128, i1 %p_Result_14

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="1658" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:164 %or_ln346_1 = or i1 %overflow_8, i1 %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln346_1"/></StgValue>
</operation>

<operation id="1659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:186 %zext_ln1270_3 = zext i7 %delta_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1270_3"/></StgValue>
</operation>

<operation id="1660" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:187 %r_V_195 = mul i14 %zext_ln1270_3, i14 %zext_ln1270_3

]]></Node>
<StgValue><ssdm name="r_V_195"/></StgValue>
</operation>

<operation id="1661" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:188 %select_ln346_7 = select i1 %overflow_8, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_7"/></StgValue>
</operation>

<operation id="1662" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:189 %select_ln346_8 = select i1 %or_ln346_1, i8 %select_ln346_7, i8 %p_Val2_17

]]></Node>
<StgValue><ssdm name="select_ln346_8"/></StgValue>
</operation>

<operation id="1663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:193 %trunc_ln1347_2 = trunc i14 %r_V_195

]]></Node>
<StgValue><ssdm name="trunc_ln1347_2"/></StgValue>
</operation>

<operation id="1664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:201 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_195, i32 4

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="1665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:190 %lhs_V_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_8, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="1666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:191 %sext_ln1347_4 = sext i13 %lhs_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1347_4"/></StgValue>
</operation>

<operation id="1667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:192 %zext_ln1347_2 = zext i14 %r_V_195

]]></Node>
<StgValue><ssdm name="zext_ln1347_2"/></StgValue>
</operation>

<operation id="1668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:194 %sext_ln1347_5 = sext i13 %lhs_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1347_5"/></StgValue>
</operation>

<operation id="1669" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:195 %ret_V_6 = add i16 %sext_ln1347_4, i16 %zext_ln1347_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="1670" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:196 %add_ln1347_5 = add i14 %sext_ln1347_5, i14 %r_V_195

]]></Node>
<StgValue><ssdm name="add_ln1347_5"/></StgValue>
</operation>

<operation id="1671" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:197 %add_ln1347_6 = add i13 %lhs_V_6, i13 %trunc_ln1347_2

]]></Node>
<StgValue><ssdm name="add_ln1347_6"/></StgValue>
</operation>

<operation id="1672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:198 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_6, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="1673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:199 %p_Val2_22 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_6, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="1674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:200 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_6, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="1675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:202 %zext_ln377_3 = zext i1 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln377_3"/></StgValue>
</operation>

<operation id="1676" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:203 %p_Val2_23 = add i8 %zext_ln377_3, i8 %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="1677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:204 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_23, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="1678" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:205 %xor_ln896_6 = xor i1 %p_Result_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_6"/></StgValue>
</operation>

<operation id="1679" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:206 %carry_7 = and i1 %p_Result_21, i1 %xor_ln896_6

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="1680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:207 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_6, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1681" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:208 %Range2_all_ones_2 = icmp_eq  i2 %tmp_9, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="1682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:209 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_6, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1683" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:210 %Range1_all_ones_6 = icmp_eq  i3 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="1684" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:211 %Range1_all_zeros_2 = icmp_eq  i3 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="1685" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:212 %deleted_zeros_2 = select i1 %carry_7, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="1686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:213 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1687" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:214 %xor_ln890_2 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_2"/></StgValue>
</operation>

<operation id="1688" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:215 %and_ln890_2 = and i1 %Range2_all_ones_2, i1 %xor_ln890_2

]]></Node>
<StgValue><ssdm name="and_ln890_2"/></StgValue>
</operation>

<operation id="1689" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:216 %deleted_ones_6 = select i1 %carry_7, i1 %and_ln890_2, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1690" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:217 %and_ln891_2 = and i1 %carry_7, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="and_ln891_2"/></StgValue>
</operation>

<operation id="1691" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:218 %xor_ln895_8 = xor i1 %deleted_zeros_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_8"/></StgValue>
</operation>

<operation id="1692" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:219 %or_ln895_5 = or i1 %p_Result_22, i1 %xor_ln895_8

]]></Node>
<StgValue><ssdm name="or_ln895_5"/></StgValue>
</operation>

<operation id="1693" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:220 %xor_ln895_9 = xor i1 %p_Result_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_9"/></StgValue>
</operation>

<operation id="1694" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:221 %overflow_11 = and i1 %or_ln895_5, i1 %xor_ln895_9

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1695" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:222 %xor_ln896_7 = xor i1 %deleted_ones_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_7"/></StgValue>
</operation>

<operation id="1696" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:223 %or_ln896_2 = or i1 %xor_ln896_6, i1 %xor_ln896_7

]]></Node>
<StgValue><ssdm name="or_ln896_2"/></StgValue>
</operation>

<operation id="1697" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:224 %xor_ln896_129 = xor i1 %and_ln891_2, i1 %or_ln896_2

]]></Node>
<StgValue><ssdm name="xor_ln896_129"/></StgValue>
</operation>

<operation id="1698" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:225 %underflow_2 = and i1 %xor_ln896_129, i1 %p_Result_20

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="1699" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:226 %or_ln346_2 = or i1 %overflow_11, i1 %underflow_2

]]></Node>
<StgValue><ssdm name="or_ln346_2"/></StgValue>
</operation>

<operation id="1700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:248 %zext_ln1270_4 = zext i7 %delta_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1270_4"/></StgValue>
</operation>

<operation id="1701" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:249 %r_V_197 = mul i14 %zext_ln1270_4, i14 %zext_ln1270_4

]]></Node>
<StgValue><ssdm name="r_V_197"/></StgValue>
</operation>

<operation id="1702" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:250 %select_ln346_10 = select i1 %overflow_11, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_10"/></StgValue>
</operation>

<operation id="1703" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:251 %select_ln346_11 = select i1 %or_ln346_2, i8 %select_ln346_10, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="select_ln346_11"/></StgValue>
</operation>

<operation id="1704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:255 %trunc_ln1347_3 = trunc i14 %r_V_197

]]></Node>
<StgValue><ssdm name="trunc_ln1347_3"/></StgValue>
</operation>

<operation id="1705" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:263 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_197, i32 4

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="1706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:252 %lhs_V_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_11, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="1707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:253 %sext_ln1347_6 = sext i13 %lhs_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1347_6"/></StgValue>
</operation>

<operation id="1708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:254 %zext_ln1347_3 = zext i14 %r_V_197

]]></Node>
<StgValue><ssdm name="zext_ln1347_3"/></StgValue>
</operation>

<operation id="1709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:256 %sext_ln1347_7 = sext i13 %lhs_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1347_7"/></StgValue>
</operation>

<operation id="1710" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:257 %ret_V_8 = add i16 %sext_ln1347_6, i16 %zext_ln1347_3

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="1711" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:258 %add_ln1347_7 = add i14 %sext_ln1347_7, i14 %r_V_197

]]></Node>
<StgValue><ssdm name="add_ln1347_7"/></StgValue>
</operation>

<operation id="1712" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:259 %add_ln1347_8 = add i13 %lhs_V_8, i13 %trunc_ln1347_3

]]></Node>
<StgValue><ssdm name="add_ln1347_8"/></StgValue>
</operation>

<operation id="1713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:260 %p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="1714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:261 %p_Val2_28 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_8, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="1715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:262 %p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_8, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="1716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:264 %zext_ln377_4 = zext i1 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln377_4"/></StgValue>
</operation>

<operation id="1717" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:265 %p_Val2_29 = add i8 %zext_ln377_4, i8 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="1718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:266 %p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_29, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="1719" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:267 %xor_ln896_8 = xor i1 %p_Result_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_8"/></StgValue>
</operation>

<operation id="1720" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:268 %carry_9 = and i1 %p_Result_27, i1 %xor_ln896_8

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="1721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:269 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_8, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1722" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:270 %Range2_all_ones_3 = icmp_eq  i2 %tmp_1, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="1723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:271 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_8, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1724" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:272 %Range1_all_ones_8 = icmp_eq  i3 %tmp_5, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="1725" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:273 %Range1_all_zeros_3 = icmp_eq  i3 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="1726" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:274 %deleted_zeros_3 = select i1 %carry_9, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="1727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:275 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_7, i32 13

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1728" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:276 %xor_ln890_3 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_3"/></StgValue>
</operation>

<operation id="1729" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:277 %and_ln890_3 = and i1 %Range2_all_ones_3, i1 %xor_ln890_3

]]></Node>
<StgValue><ssdm name="and_ln890_3"/></StgValue>
</operation>

<operation id="1730" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:278 %deleted_ones_8 = select i1 %carry_9, i1 %and_ln890_3, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1731" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:279 %and_ln891_3 = and i1 %carry_9, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="and_ln891_3"/></StgValue>
</operation>

<operation id="1732" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:280 %xor_ln895_11 = xor i1 %deleted_zeros_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_11"/></StgValue>
</operation>

<operation id="1733" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:281 %or_ln895_7 = or i1 %p_Result_28, i1 %xor_ln895_11

]]></Node>
<StgValue><ssdm name="or_ln895_7"/></StgValue>
</operation>

<operation id="1734" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:282 %xor_ln895_12 = xor i1 %p_Result_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_12"/></StgValue>
</operation>

<operation id="1735" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:283 %overflow_14 = and i1 %or_ln895_7, i1 %xor_ln895_12

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="1736" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:284 %xor_ln896_9 = xor i1 %deleted_ones_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_9"/></StgValue>
</operation>

<operation id="1737" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:285 %or_ln896_3 = or i1 %xor_ln896_8, i1 %xor_ln896_9

]]></Node>
<StgValue><ssdm name="or_ln896_3"/></StgValue>
</operation>

<operation id="1738" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:286 %xor_ln896_130 = xor i1 %and_ln891_3, i1 %or_ln896_3

]]></Node>
<StgValue><ssdm name="xor_ln896_130"/></StgValue>
</operation>

<operation id="1739" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:287 %underflow_3 = and i1 %xor_ln896_130, i1 %p_Result_26

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="1740" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:288 %or_ln346_3 = or i1 %overflow_14, i1 %underflow_3

]]></Node>
<StgValue><ssdm name="or_ln346_3"/></StgValue>
</operation>

<operation id="1741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:310 %zext_ln1270_5 = zext i7 %delta_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1270_5"/></StgValue>
</operation>

<operation id="1742" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:311 %r_V_199 = mul i14 %zext_ln1270_5, i14 %zext_ln1270_5

]]></Node>
<StgValue><ssdm name="r_V_199"/></StgValue>
</operation>

<operation id="1743" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:312 %select_ln346_13 = select i1 %overflow_14, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_13"/></StgValue>
</operation>

<operation id="1744" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:313 %select_ln346_14 = select i1 %or_ln346_3, i8 %select_ln346_13, i8 %p_Val2_29

]]></Node>
<StgValue><ssdm name="select_ln346_14"/></StgValue>
</operation>

<operation id="1745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:317 %trunc_ln1347_4 = trunc i14 %r_V_199

]]></Node>
<StgValue><ssdm name="trunc_ln1347_4"/></StgValue>
</operation>

<operation id="1746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:325 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_199, i32 4

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:314 %lhs_V_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_14, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="1748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:315 %sext_ln1347_8 = sext i13 %lhs_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1347_8"/></StgValue>
</operation>

<operation id="1749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:316 %zext_ln1347_4 = zext i14 %r_V_199

]]></Node>
<StgValue><ssdm name="zext_ln1347_4"/></StgValue>
</operation>

<operation id="1750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:318 %sext_ln1347_9 = sext i13 %lhs_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1347_9"/></StgValue>
</operation>

<operation id="1751" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:319 %ret_V_10 = add i16 %sext_ln1347_8, i16 %zext_ln1347_4

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="1752" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:320 %add_ln1347_9 = add i14 %sext_ln1347_9, i14 %r_V_199

]]></Node>
<StgValue><ssdm name="add_ln1347_9"/></StgValue>
</operation>

<operation id="1753" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:321 %add_ln1347_10 = add i13 %lhs_V_10, i13 %trunc_ln1347_4

]]></Node>
<StgValue><ssdm name="add_ln1347_10"/></StgValue>
</operation>

<operation id="1754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:322 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_10, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="1755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:323 %p_Val2_34 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_10, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="1756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:324 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_10, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="1757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:326 %zext_ln377_5 = zext i1 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln377_5"/></StgValue>
</operation>

<operation id="1758" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:327 %p_Val2_35 = add i8 %zext_ln377_5, i8 %p_Val2_34

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="1759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:328 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_35, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="1760" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:329 %xor_ln896_10 = xor i1 %p_Result_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_10"/></StgValue>
</operation>

<operation id="1761" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:330 %carry_11 = and i1 %p_Result_33, i1 %xor_ln896_10

]]></Node>
<StgValue><ssdm name="carry_11"/></StgValue>
</operation>

<operation id="1762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:331 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_10, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1763" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:332 %Range2_all_ones_4 = icmp_eq  i2 %tmp_10, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="1764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:333 %tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_10, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1765" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:334 %Range1_all_ones_10 = icmp_eq  i3 %tmp_11, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="1766" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:335 %Range1_all_zeros_4 = icmp_eq  i3 %tmp_11, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="1767" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:336 %deleted_zeros_4 = select i1 %carry_11, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:337 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_9, i32 13

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1769" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:338 %xor_ln890_4 = xor i1 %tmp_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_4"/></StgValue>
</operation>

<operation id="1770" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:339 %and_ln890_4 = and i1 %Range2_all_ones_4, i1 %xor_ln890_4

]]></Node>
<StgValue><ssdm name="and_ln890_4"/></StgValue>
</operation>

<operation id="1771" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:340 %deleted_ones_10 = select i1 %carry_11, i1 %and_ln890_4, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1772" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:341 %and_ln891_4 = and i1 %carry_11, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="and_ln891_4"/></StgValue>
</operation>

<operation id="1773" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:342 %xor_ln895_14 = xor i1 %deleted_zeros_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_14"/></StgValue>
</operation>

<operation id="1774" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:343 %or_ln895_9 = or i1 %p_Result_34, i1 %xor_ln895_14

]]></Node>
<StgValue><ssdm name="or_ln895_9"/></StgValue>
</operation>

<operation id="1775" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:344 %xor_ln895_15 = xor i1 %p_Result_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_15"/></StgValue>
</operation>

<operation id="1776" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:345 %overflow_17 = and i1 %or_ln895_9, i1 %xor_ln895_15

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="1777" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:346 %xor_ln896_11 = xor i1 %deleted_ones_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_11"/></StgValue>
</operation>

<operation id="1778" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:347 %or_ln896_4 = or i1 %xor_ln896_10, i1 %xor_ln896_11

]]></Node>
<StgValue><ssdm name="or_ln896_4"/></StgValue>
</operation>

<operation id="1779" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:348 %xor_ln896_131 = xor i1 %and_ln891_4, i1 %or_ln896_4

]]></Node>
<StgValue><ssdm name="xor_ln896_131"/></StgValue>
</operation>

<operation id="1780" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:349 %underflow_4 = and i1 %xor_ln896_131, i1 %p_Result_32

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="1781" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:350 %or_ln346_4 = or i1 %overflow_17, i1 %underflow_4

]]></Node>
<StgValue><ssdm name="or_ln346_4"/></StgValue>
</operation>

<operation id="1782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:372 %zext_ln1270_6 = zext i7 %delta_V_6

]]></Node>
<StgValue><ssdm name="zext_ln1270_6"/></StgValue>
</operation>

<operation id="1783" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:373 %r_V_201 = mul i14 %zext_ln1270_6, i14 %zext_ln1270_6

]]></Node>
<StgValue><ssdm name="r_V_201"/></StgValue>
</operation>

<operation id="1784" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:374 %select_ln346_16 = select i1 %overflow_17, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_16"/></StgValue>
</operation>

<operation id="1785" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:375 %select_ln346_17 = select i1 %or_ln346_4, i8 %select_ln346_16, i8 %p_Val2_35

]]></Node>
<StgValue><ssdm name="select_ln346_17"/></StgValue>
</operation>

<operation id="1786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:379 %trunc_ln1347_5 = trunc i14 %r_V_201

]]></Node>
<StgValue><ssdm name="trunc_ln1347_5"/></StgValue>
</operation>

<operation id="1787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:387 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_201, i32 4

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1788" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:376 %lhs_V_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_17, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="1789" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:377 %sext_ln1347_10 = sext i13 %lhs_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1347_10"/></StgValue>
</operation>

<operation id="1790" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:378 %zext_ln1347_5 = zext i14 %r_V_201

]]></Node>
<StgValue><ssdm name="zext_ln1347_5"/></StgValue>
</operation>

<operation id="1791" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:380 %sext_ln1347_11 = sext i13 %lhs_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1347_11"/></StgValue>
</operation>

<operation id="1792" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:381 %ret_V_12 = add i16 %sext_ln1347_10, i16 %zext_ln1347_5

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="1793" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:382 %add_ln1347_11 = add i14 %sext_ln1347_11, i14 %r_V_201

]]></Node>
<StgValue><ssdm name="add_ln1347_11"/></StgValue>
</operation>

<operation id="1794" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:383 %add_ln1347_12 = add i13 %lhs_V_12, i13 %trunc_ln1347_5

]]></Node>
<StgValue><ssdm name="add_ln1347_12"/></StgValue>
</operation>

<operation id="1795" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:384 %p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_12, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="1796" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:385 %p_Val2_40 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_12, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="1797" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:386 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_12, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="1798" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:388 %zext_ln377_6 = zext i1 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln377_6"/></StgValue>
</operation>

<operation id="1799" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:389 %p_Val2_41 = add i8 %zext_ln377_6, i8 %p_Val2_40

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="1800" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:390 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_41, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="1801" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:391 %xor_ln896_12 = xor i1 %p_Result_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_12"/></StgValue>
</operation>

<operation id="1802" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:392 %carry_13 = and i1 %p_Result_39, i1 %xor_ln896_12

]]></Node>
<StgValue><ssdm name="carry_13"/></StgValue>
</operation>

<operation id="1803" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:393 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_12, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1804" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:394 %Range2_all_ones_5 = icmp_eq  i2 %tmp_12, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="1805" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:395 %tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_12, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1806" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:396 %Range1_all_ones_12 = icmp_eq  i3 %tmp_13, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="1807" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:397 %Range1_all_zeros_5 = icmp_eq  i3 %tmp_13, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="1808" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:398 %deleted_zeros_5 = select i1 %carry_13, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="1809" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:399 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_11, i32 13

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1810" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:400 %xor_ln890_5 = xor i1 %tmp_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_5"/></StgValue>
</operation>

<operation id="1811" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:401 %and_ln890_5 = and i1 %Range2_all_ones_5, i1 %xor_ln890_5

]]></Node>
<StgValue><ssdm name="and_ln890_5"/></StgValue>
</operation>

<operation id="1812" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:402 %deleted_ones_12 = select i1 %carry_13, i1 %and_ln890_5, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="1813" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:403 %and_ln891_5 = and i1 %carry_13, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="and_ln891_5"/></StgValue>
</operation>

<operation id="1814" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:404 %xor_ln895_17 = xor i1 %deleted_zeros_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_17"/></StgValue>
</operation>

<operation id="1815" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:405 %or_ln895_11 = or i1 %p_Result_40, i1 %xor_ln895_17

]]></Node>
<StgValue><ssdm name="or_ln895_11"/></StgValue>
</operation>

<operation id="1816" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:406 %xor_ln895_18 = xor i1 %p_Result_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_18"/></StgValue>
</operation>

<operation id="1817" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:407 %overflow_20 = and i1 %or_ln895_11, i1 %xor_ln895_18

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="1818" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:408 %xor_ln896_13 = xor i1 %deleted_ones_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_13"/></StgValue>
</operation>

<operation id="1819" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:409 %or_ln896_5 = or i1 %xor_ln896_12, i1 %xor_ln896_13

]]></Node>
<StgValue><ssdm name="or_ln896_5"/></StgValue>
</operation>

<operation id="1820" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:410 %xor_ln896_132 = xor i1 %and_ln891_5, i1 %or_ln896_5

]]></Node>
<StgValue><ssdm name="xor_ln896_132"/></StgValue>
</operation>

<operation id="1821" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:411 %underflow_5 = and i1 %xor_ln896_132, i1 %p_Result_38

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="1822" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:412 %or_ln346_5 = or i1 %overflow_20, i1 %underflow_5

]]></Node>
<StgValue><ssdm name="or_ln346_5"/></StgValue>
</operation>

<operation id="1823" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:434 %zext_ln1270_7 = zext i7 %delta_V_7

]]></Node>
<StgValue><ssdm name="zext_ln1270_7"/></StgValue>
</operation>

<operation id="1824" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:435 %r_V_203 = mul i14 %zext_ln1270_7, i14 %zext_ln1270_7

]]></Node>
<StgValue><ssdm name="r_V_203"/></StgValue>
</operation>

<operation id="1825" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:436 %select_ln346_19 = select i1 %overflow_20, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_19"/></StgValue>
</operation>

<operation id="1826" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:437 %select_ln346_20 = select i1 %or_ln346_5, i8 %select_ln346_19, i8 %p_Val2_41

]]></Node>
<StgValue><ssdm name="select_ln346_20"/></StgValue>
</operation>

<operation id="1827" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:441 %trunc_ln1347_6 = trunc i14 %r_V_203

]]></Node>
<StgValue><ssdm name="trunc_ln1347_6"/></StgValue>
</operation>

<operation id="1828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:449 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_203, i32 4

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:438 %lhs_V_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_20, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="1830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:439 %sext_ln1347_12 = sext i13 %lhs_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1347_12"/></StgValue>
</operation>

<operation id="1831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:440 %zext_ln1347_6 = zext i14 %r_V_203

]]></Node>
<StgValue><ssdm name="zext_ln1347_6"/></StgValue>
</operation>

<operation id="1832" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:442 %sext_ln1347_13 = sext i13 %lhs_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1347_13"/></StgValue>
</operation>

<operation id="1833" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:443 %ret_V_14 = add i16 %sext_ln1347_12, i16 %zext_ln1347_6

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="1834" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:444 %add_ln1347_13 = add i14 %sext_ln1347_13, i14 %r_V_203

]]></Node>
<StgValue><ssdm name="add_ln1347_13"/></StgValue>
</operation>

<operation id="1835" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:445 %add_ln1347_14 = add i13 %lhs_V_14, i13 %trunc_ln1347_6

]]></Node>
<StgValue><ssdm name="add_ln1347_14"/></StgValue>
</operation>

<operation id="1836" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:446 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_14, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="1837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:447 %p_Val2_46 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_14, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="1838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:448 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_14, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="1839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:450 %zext_ln377_7 = zext i1 %tmp_191

]]></Node>
<StgValue><ssdm name="zext_ln377_7"/></StgValue>
</operation>

<operation id="1840" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:451 %p_Val2_47 = add i8 %zext_ln377_7, i8 %p_Val2_46

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="1841" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:452 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_47, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="1842" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:453 %xor_ln896_14 = xor i1 %p_Result_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_14"/></StgValue>
</operation>

<operation id="1843" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:454 %carry_15 = and i1 %p_Result_45, i1 %xor_ln896_14

]]></Node>
<StgValue><ssdm name="carry_15"/></StgValue>
</operation>

<operation id="1844" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:455 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_14, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1845" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:456 %Range2_all_ones_6 = icmp_eq  i2 %tmp_14, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="1846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:457 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_14, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1847" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:458 %Range1_all_ones_14 = icmp_eq  i3 %tmp_15, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="1848" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:459 %Range1_all_zeros_6 = icmp_eq  i3 %tmp_15, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="1849" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:460 %deleted_zeros_6 = select i1 %carry_15, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1850" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:461 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_13, i32 13

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1851" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:462 %xor_ln890_6 = xor i1 %tmp_193, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_6"/></StgValue>
</operation>

<operation id="1852" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:463 %and_ln890_6 = and i1 %Range2_all_ones_6, i1 %xor_ln890_6

]]></Node>
<StgValue><ssdm name="and_ln890_6"/></StgValue>
</operation>

<operation id="1853" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:464 %deleted_ones_14 = select i1 %carry_15, i1 %and_ln890_6, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="1854" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:465 %and_ln891_6 = and i1 %carry_15, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="and_ln891_6"/></StgValue>
</operation>

<operation id="1855" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:466 %xor_ln895_20 = xor i1 %deleted_zeros_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_20"/></StgValue>
</operation>

<operation id="1856" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:467 %or_ln895_13 = or i1 %p_Result_46, i1 %xor_ln895_20

]]></Node>
<StgValue><ssdm name="or_ln895_13"/></StgValue>
</operation>

<operation id="1857" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:468 %xor_ln895_21 = xor i1 %p_Result_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_21"/></StgValue>
</operation>

<operation id="1858" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:469 %overflow_23 = and i1 %or_ln895_13, i1 %xor_ln895_21

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="1859" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:470 %xor_ln896_15 = xor i1 %deleted_ones_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_15"/></StgValue>
</operation>

<operation id="1860" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:471 %or_ln896_6 = or i1 %xor_ln896_14, i1 %xor_ln896_15

]]></Node>
<StgValue><ssdm name="or_ln896_6"/></StgValue>
</operation>

<operation id="1861" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:472 %xor_ln896_133 = xor i1 %and_ln891_6, i1 %or_ln896_6

]]></Node>
<StgValue><ssdm name="xor_ln896_133"/></StgValue>
</operation>

<operation id="1862" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:473 %underflow_6 = and i1 %xor_ln896_133, i1 %p_Result_44

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1863" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:474 %or_ln346_6 = or i1 %overflow_23, i1 %underflow_6

]]></Node>
<StgValue><ssdm name="or_ln346_6"/></StgValue>
</operation>

<operation id="1864" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:496 %zext_ln1270_8 = zext i7 %delta_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1270_8"/></StgValue>
</operation>

<operation id="1865" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:497 %r_V_205 = mul i14 %zext_ln1270_8, i14 %zext_ln1270_8

]]></Node>
<StgValue><ssdm name="r_V_205"/></StgValue>
</operation>

<operation id="1866" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:498 %select_ln346_22 = select i1 %overflow_23, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_22"/></StgValue>
</operation>

<operation id="1867" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:499 %select_ln346_23 = select i1 %or_ln346_6, i8 %select_ln346_22, i8 %p_Val2_47

]]></Node>
<StgValue><ssdm name="select_ln346_23"/></StgValue>
</operation>

<operation id="1868" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:503 %trunc_ln1347_7 = trunc i14 %r_V_205

]]></Node>
<StgValue><ssdm name="trunc_ln1347_7"/></StgValue>
</operation>

<operation id="1869" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:511 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_205, i32 4

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:500 %lhs_V_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_23, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="1871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:501 %sext_ln1347_14 = sext i13 %lhs_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1347_14"/></StgValue>
</operation>

<operation id="1872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:502 %zext_ln1347_7 = zext i14 %r_V_205

]]></Node>
<StgValue><ssdm name="zext_ln1347_7"/></StgValue>
</operation>

<operation id="1873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:504 %sext_ln1347_15 = sext i13 %lhs_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1347_15"/></StgValue>
</operation>

<operation id="1874" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:505 %ret_V_16 = add i16 %sext_ln1347_14, i16 %zext_ln1347_7

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="1875" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:506 %add_ln1347_15 = add i14 %sext_ln1347_15, i14 %r_V_205

]]></Node>
<StgValue><ssdm name="add_ln1347_15"/></StgValue>
</operation>

<operation id="1876" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:507 %add_ln1347_16 = add i13 %lhs_V_16, i13 %trunc_ln1347_7

]]></Node>
<StgValue><ssdm name="add_ln1347_16"/></StgValue>
</operation>

<operation id="1877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:508 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_16, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="1878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:509 %p_Val2_52 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_16, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="1879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:510 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_16, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="1880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:512 %zext_ln377_8 = zext i1 %tmp_200

]]></Node>
<StgValue><ssdm name="zext_ln377_8"/></StgValue>
</operation>

<operation id="1881" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:513 %p_Val2_53 = add i8 %zext_ln377_8, i8 %p_Val2_52

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="1882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:514 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_53, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="1883" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:515 %xor_ln896_16 = xor i1 %p_Result_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_16"/></StgValue>
</operation>

<operation id="1884" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:516 %carry_17 = and i1 %p_Result_51, i1 %xor_ln896_16

]]></Node>
<StgValue><ssdm name="carry_17"/></StgValue>
</operation>

<operation id="1885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:517 %tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_16, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1886" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:518 %Range2_all_ones_7 = icmp_eq  i2 %tmp_16, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="1887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:519 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_16, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1888" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:520 %Range1_all_ones_16 = icmp_eq  i3 %tmp_17, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="1889" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:521 %Range1_all_zeros_7 = icmp_eq  i3 %tmp_17, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="1890" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:522 %deleted_zeros_7 = select i1 %carry_17, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:523 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_15, i32 13

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1892" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:524 %xor_ln890_7 = xor i1 %tmp_202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_7"/></StgValue>
</operation>

<operation id="1893" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:525 %and_ln890_7 = and i1 %Range2_all_ones_7, i1 %xor_ln890_7

]]></Node>
<StgValue><ssdm name="and_ln890_7"/></StgValue>
</operation>

<operation id="1894" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:526 %deleted_ones_16 = select i1 %carry_17, i1 %and_ln890_7, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="1895" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:527 %and_ln891_7 = and i1 %carry_17, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="and_ln891_7"/></StgValue>
</operation>

<operation id="1896" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:528 %xor_ln895_23 = xor i1 %deleted_zeros_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_23"/></StgValue>
</operation>

<operation id="1897" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:529 %or_ln895_15 = or i1 %p_Result_52, i1 %xor_ln895_23

]]></Node>
<StgValue><ssdm name="or_ln895_15"/></StgValue>
</operation>

<operation id="1898" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:530 %xor_ln895_24 = xor i1 %p_Result_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_24"/></StgValue>
</operation>

<operation id="1899" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:531 %overflow_26 = and i1 %or_ln895_15, i1 %xor_ln895_24

]]></Node>
<StgValue><ssdm name="overflow_26"/></StgValue>
</operation>

<operation id="1900" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:532 %xor_ln896_17 = xor i1 %deleted_ones_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_17"/></StgValue>
</operation>

<operation id="1901" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:533 %or_ln896_7 = or i1 %xor_ln896_16, i1 %xor_ln896_17

]]></Node>
<StgValue><ssdm name="or_ln896_7"/></StgValue>
</operation>

<operation id="1902" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:534 %xor_ln896_134 = xor i1 %and_ln891_7, i1 %or_ln896_7

]]></Node>
<StgValue><ssdm name="xor_ln896_134"/></StgValue>
</operation>

<operation id="1903" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:535 %underflow_7 = and i1 %xor_ln896_134, i1 %p_Result_50

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1904" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:536 %or_ln346_7 = or i1 %overflow_26, i1 %underflow_7

]]></Node>
<StgValue><ssdm name="or_ln346_7"/></StgValue>
</operation>

<operation id="1905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:558 %zext_ln1270_9 = zext i7 %delta_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1270_9"/></StgValue>
</operation>

<operation id="1906" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:559 %r_V_207 = mul i14 %zext_ln1270_9, i14 %zext_ln1270_9

]]></Node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="1907" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:560 %select_ln346_25 = select i1 %overflow_26, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_25"/></StgValue>
</operation>

<operation id="1908" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:561 %select_ln346_26 = select i1 %or_ln346_7, i8 %select_ln346_25, i8 %p_Val2_53

]]></Node>
<StgValue><ssdm name="select_ln346_26"/></StgValue>
</operation>

<operation id="1909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:565 %trunc_ln1347_8 = trunc i14 %r_V_207

]]></Node>
<StgValue><ssdm name="trunc_ln1347_8"/></StgValue>
</operation>

<operation id="1910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:573 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_207, i32 4

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:562 %lhs_V_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_26, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="1912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:563 %sext_ln1347_16 = sext i13 %lhs_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1347_16"/></StgValue>
</operation>

<operation id="1913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:564 %zext_ln1347_8 = zext i14 %r_V_207

]]></Node>
<StgValue><ssdm name="zext_ln1347_8"/></StgValue>
</operation>

<operation id="1914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:566 %sext_ln1347_17 = sext i13 %lhs_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1347_17"/></StgValue>
</operation>

<operation id="1915" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:567 %ret_V_18 = add i16 %sext_ln1347_16, i16 %zext_ln1347_8

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="1916" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:568 %add_ln1347_17 = add i14 %sext_ln1347_17, i14 %r_V_207

]]></Node>
<StgValue><ssdm name="add_ln1347_17"/></StgValue>
</operation>

<operation id="1917" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:569 %add_ln1347_18 = add i13 %lhs_V_18, i13 %trunc_ln1347_8

]]></Node>
<StgValue><ssdm name="add_ln1347_18"/></StgValue>
</operation>

<operation id="1918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:570 %p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_18, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="1919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:571 %p_Val2_58 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_18, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="1920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:572 %p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_18, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="1921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:574 %zext_ln377_9 = zext i1 %tmp_209

]]></Node>
<StgValue><ssdm name="zext_ln377_9"/></StgValue>
</operation>

<operation id="1922" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:575 %p_Val2_59 = add i8 %zext_ln377_9, i8 %p_Val2_58

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="1923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:576 %p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_59, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="1924" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:577 %xor_ln896_18 = xor i1 %p_Result_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_18"/></StgValue>
</operation>

<operation id="1925" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:578 %carry_19 = and i1 %p_Result_57, i1 %xor_ln896_18

]]></Node>
<StgValue><ssdm name="carry_19"/></StgValue>
</operation>

<operation id="1926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:579 %tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_18, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1927" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:580 %Range2_all_ones_8 = icmp_eq  i2 %tmp_18, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="1928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:581 %tmp_19 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_18, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1929" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:582 %Range1_all_ones_18 = icmp_eq  i3 %tmp_19, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="1930" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:583 %Range1_all_zeros_8 = icmp_eq  i3 %tmp_19, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="1931" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:584 %deleted_zeros_8 = select i1 %carry_19, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="1932" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:585 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_17, i32 13

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1933" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:586 %xor_ln890_8 = xor i1 %tmp_211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_8"/></StgValue>
</operation>

<operation id="1934" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:587 %and_ln890_8 = and i1 %Range2_all_ones_8, i1 %xor_ln890_8

]]></Node>
<StgValue><ssdm name="and_ln890_8"/></StgValue>
</operation>

<operation id="1935" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:588 %deleted_ones_18 = select i1 %carry_19, i1 %and_ln890_8, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="1936" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:589 %and_ln891_8 = and i1 %carry_19, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="and_ln891_8"/></StgValue>
</operation>

<operation id="1937" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:590 %xor_ln895_26 = xor i1 %deleted_zeros_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_26"/></StgValue>
</operation>

<operation id="1938" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:591 %or_ln895_17 = or i1 %p_Result_58, i1 %xor_ln895_26

]]></Node>
<StgValue><ssdm name="or_ln895_17"/></StgValue>
</operation>

<operation id="1939" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:592 %xor_ln895_27 = xor i1 %p_Result_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_27"/></StgValue>
</operation>

<operation id="1940" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:593 %overflow_29 = and i1 %or_ln895_17, i1 %xor_ln895_27

]]></Node>
<StgValue><ssdm name="overflow_29"/></StgValue>
</operation>

<operation id="1941" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:594 %xor_ln896_19 = xor i1 %deleted_ones_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_19"/></StgValue>
</operation>

<operation id="1942" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:595 %or_ln896_8 = or i1 %xor_ln896_18, i1 %xor_ln896_19

]]></Node>
<StgValue><ssdm name="or_ln896_8"/></StgValue>
</operation>

<operation id="1943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:596 %xor_ln896_135 = xor i1 %and_ln891_8, i1 %or_ln896_8

]]></Node>
<StgValue><ssdm name="xor_ln896_135"/></StgValue>
</operation>

<operation id="1944" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:597 %underflow_8 = and i1 %xor_ln896_135, i1 %p_Result_56

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1945" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:598 %or_ln346_8 = or i1 %overflow_29, i1 %underflow_8

]]></Node>
<StgValue><ssdm name="or_ln346_8"/></StgValue>
</operation>

<operation id="1946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:620 %zext_ln1270_10 = zext i7 %delta_V_10

]]></Node>
<StgValue><ssdm name="zext_ln1270_10"/></StgValue>
</operation>

<operation id="1947" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:621 %r_V_209 = mul i14 %zext_ln1270_10, i14 %zext_ln1270_10

]]></Node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>

<operation id="1948" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:622 %select_ln346_28 = select i1 %overflow_29, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_28"/></StgValue>
</operation>

<operation id="1949" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:623 %select_ln346_29 = select i1 %or_ln346_8, i8 %select_ln346_28, i8 %p_Val2_59

]]></Node>
<StgValue><ssdm name="select_ln346_29"/></StgValue>
</operation>

<operation id="1950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:627 %trunc_ln1347_9 = trunc i14 %r_V_209

]]></Node>
<StgValue><ssdm name="trunc_ln1347_9"/></StgValue>
</operation>

<operation id="1951" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:635 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_209, i32 4

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1952" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:624 %lhs_V_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_29, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="1953" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:625 %sext_ln1347_18 = sext i13 %lhs_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1347_18"/></StgValue>
</operation>

<operation id="1954" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:626 %zext_ln1347_9 = zext i14 %r_V_209

]]></Node>
<StgValue><ssdm name="zext_ln1347_9"/></StgValue>
</operation>

<operation id="1955" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:628 %sext_ln1347_19 = sext i13 %lhs_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1347_19"/></StgValue>
</operation>

<operation id="1956" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:629 %ret_V_20 = add i16 %sext_ln1347_18, i16 %zext_ln1347_9

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="1957" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:630 %add_ln1347_19 = add i14 %sext_ln1347_19, i14 %r_V_209

]]></Node>
<StgValue><ssdm name="add_ln1347_19"/></StgValue>
</operation>

<operation id="1958" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:631 %add_ln1347_20 = add i13 %lhs_V_20, i13 %trunc_ln1347_9

]]></Node>
<StgValue><ssdm name="add_ln1347_20"/></StgValue>
</operation>

<operation id="1959" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:632 %p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_20, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="1960" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:633 %p_Val2_64 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_20, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="1961" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:634 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_20, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="1962" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:636 %zext_ln377_10 = zext i1 %tmp_218

]]></Node>
<StgValue><ssdm name="zext_ln377_10"/></StgValue>
</operation>

<operation id="1963" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:637 %p_Val2_65 = add i8 %zext_ln377_10, i8 %p_Val2_64

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="1964" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:638 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_65, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="1965" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:639 %xor_ln896_20 = xor i1 %p_Result_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_20"/></StgValue>
</operation>

<operation id="1966" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:640 %carry_21 = and i1 %p_Result_63, i1 %xor_ln896_20

]]></Node>
<StgValue><ssdm name="carry_21"/></StgValue>
</operation>

<operation id="1967" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:641 %tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_20, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1968" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:642 %Range2_all_ones_9 = icmp_eq  i2 %tmp_21, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="1969" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:643 %tmp_22 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_20, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1970" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:644 %Range1_all_ones_20 = icmp_eq  i3 %tmp_22, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_20"/></StgValue>
</operation>

<operation id="1971" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:645 %Range1_all_zeros_9 = icmp_eq  i3 %tmp_22, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="1972" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:646 %deleted_zeros_9 = select i1 %carry_21, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="1973" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:647 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_19, i32 13

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1974" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:648 %xor_ln890_9 = xor i1 %tmp_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_9"/></StgValue>
</operation>

<operation id="1975" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:649 %and_ln890_9 = and i1 %Range2_all_ones_9, i1 %xor_ln890_9

]]></Node>
<StgValue><ssdm name="and_ln890_9"/></StgValue>
</operation>

<operation id="1976" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:650 %deleted_ones_20 = select i1 %carry_21, i1 %and_ln890_9, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="1977" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:651 %and_ln891_9 = and i1 %carry_21, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="and_ln891_9"/></StgValue>
</operation>

<operation id="1978" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:652 %xor_ln895_29 = xor i1 %deleted_zeros_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_29"/></StgValue>
</operation>

<operation id="1979" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:653 %or_ln895_19 = or i1 %p_Result_64, i1 %xor_ln895_29

]]></Node>
<StgValue><ssdm name="or_ln895_19"/></StgValue>
</operation>

<operation id="1980" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:654 %xor_ln895_30 = xor i1 %p_Result_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_30"/></StgValue>
</operation>

<operation id="1981" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:655 %overflow_32 = and i1 %or_ln895_19, i1 %xor_ln895_30

]]></Node>
<StgValue><ssdm name="overflow_32"/></StgValue>
</operation>

<operation id="1982" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:656 %xor_ln896_21 = xor i1 %deleted_ones_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_21"/></StgValue>
</operation>

<operation id="1983" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:657 %or_ln896_9 = or i1 %xor_ln896_20, i1 %xor_ln896_21

]]></Node>
<StgValue><ssdm name="or_ln896_9"/></StgValue>
</operation>

<operation id="1984" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:658 %xor_ln896_136 = xor i1 %and_ln891_9, i1 %or_ln896_9

]]></Node>
<StgValue><ssdm name="xor_ln896_136"/></StgValue>
</operation>

<operation id="1985" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:659 %underflow_9 = and i1 %xor_ln896_136, i1 %p_Result_62

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1986" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:660 %or_ln346_9 = or i1 %overflow_32, i1 %underflow_9

]]></Node>
<StgValue><ssdm name="or_ln346_9"/></StgValue>
</operation>

<operation id="1987" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:682 %zext_ln1270_11 = zext i7 %delta_V_11

]]></Node>
<StgValue><ssdm name="zext_ln1270_11"/></StgValue>
</operation>

<operation id="1988" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:683 %r_V_211 = mul i14 %zext_ln1270_11, i14 %zext_ln1270_11

]]></Node>
<StgValue><ssdm name="r_V_211"/></StgValue>
</operation>

<operation id="1989" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:684 %select_ln346_31 = select i1 %overflow_32, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_31"/></StgValue>
</operation>

<operation id="1990" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:685 %select_ln346_32 = select i1 %or_ln346_9, i8 %select_ln346_31, i8 %p_Val2_65

]]></Node>
<StgValue><ssdm name="select_ln346_32"/></StgValue>
</operation>

<operation id="1991" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:689 %trunc_ln1347_10 = trunc i14 %r_V_211

]]></Node>
<StgValue><ssdm name="trunc_ln1347_10"/></StgValue>
</operation>

<operation id="1992" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:697 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_211, i32 4

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1993" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:686 %lhs_V_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_32, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="1994" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:687 %sext_ln1347_20 = sext i13 %lhs_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1347_20"/></StgValue>
</operation>

<operation id="1995" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:688 %zext_ln1347_10 = zext i14 %r_V_211

]]></Node>
<StgValue><ssdm name="zext_ln1347_10"/></StgValue>
</operation>

<operation id="1996" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:690 %sext_ln1347_21 = sext i13 %lhs_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1347_21"/></StgValue>
</operation>

<operation id="1997" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:691 %ret_V_22 = add i16 %sext_ln1347_20, i16 %zext_ln1347_10

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="1998" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:692 %add_ln1347_21 = add i14 %sext_ln1347_21, i14 %r_V_211

]]></Node>
<StgValue><ssdm name="add_ln1347_21"/></StgValue>
</operation>

<operation id="1999" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:693 %add_ln1347_22 = add i13 %lhs_V_22, i13 %trunc_ln1347_10

]]></Node>
<StgValue><ssdm name="add_ln1347_22"/></StgValue>
</operation>

<operation id="2000" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:694 %p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_22, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="2001" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:695 %p_Val2_70 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_22, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="2002" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:696 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_22, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="2003" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:698 %zext_ln377_11 = zext i1 %tmp_227

]]></Node>
<StgValue><ssdm name="zext_ln377_11"/></StgValue>
</operation>

<operation id="2004" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:699 %p_Val2_71 = add i8 %zext_ln377_11, i8 %p_Val2_70

]]></Node>
<StgValue><ssdm name="p_Val2_71"/></StgValue>
</operation>

<operation id="2005" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:700 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_71, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="2006" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:701 %xor_ln896_22 = xor i1 %p_Result_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_22"/></StgValue>
</operation>

<operation id="2007" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:702 %carry_23 = and i1 %p_Result_69, i1 %xor_ln896_22

]]></Node>
<StgValue><ssdm name="carry_23"/></StgValue>
</operation>

<operation id="2008" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:703 %tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_22, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2009" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:704 %Range2_all_ones_10 = icmp_eq  i2 %tmp_23, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="2010" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:705 %tmp_24 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_22, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2011" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:706 %Range1_all_ones_22 = icmp_eq  i3 %tmp_24, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="2012" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:707 %Range1_all_zeros_10 = icmp_eq  i3 %tmp_24, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="2013" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:708 %deleted_zeros_10 = select i1 %carry_23, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="2014" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:709 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_21, i32 13

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2015" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:710 %xor_ln890_10 = xor i1 %tmp_229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_10"/></StgValue>
</operation>

<operation id="2016" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:711 %and_ln890_10 = and i1 %Range2_all_ones_10, i1 %xor_ln890_10

]]></Node>
<StgValue><ssdm name="and_ln890_10"/></StgValue>
</operation>

<operation id="2017" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:712 %deleted_ones_22 = select i1 %carry_23, i1 %and_ln890_10, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="2018" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:713 %and_ln891_10 = and i1 %carry_23, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="and_ln891_10"/></StgValue>
</operation>

<operation id="2019" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:714 %xor_ln895_32 = xor i1 %deleted_zeros_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_32"/></StgValue>
</operation>

<operation id="2020" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:715 %or_ln895_21 = or i1 %p_Result_70, i1 %xor_ln895_32

]]></Node>
<StgValue><ssdm name="or_ln895_21"/></StgValue>
</operation>

<operation id="2021" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:716 %xor_ln895_33 = xor i1 %p_Result_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_33"/></StgValue>
</operation>

<operation id="2022" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:717 %overflow_35 = and i1 %or_ln895_21, i1 %xor_ln895_33

]]></Node>
<StgValue><ssdm name="overflow_35"/></StgValue>
</operation>

<operation id="2023" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:718 %xor_ln896_23 = xor i1 %deleted_ones_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_23"/></StgValue>
</operation>

<operation id="2024" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:719 %or_ln896_10 = or i1 %xor_ln896_22, i1 %xor_ln896_23

]]></Node>
<StgValue><ssdm name="or_ln896_10"/></StgValue>
</operation>

<operation id="2025" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:720 %xor_ln896_137 = xor i1 %and_ln891_10, i1 %or_ln896_10

]]></Node>
<StgValue><ssdm name="xor_ln896_137"/></StgValue>
</operation>

<operation id="2026" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:721 %underflow_10 = and i1 %xor_ln896_137, i1 %p_Result_68

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="2027" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:722 %or_ln346_10 = or i1 %overflow_35, i1 %underflow_10

]]></Node>
<StgValue><ssdm name="or_ln346_10"/></StgValue>
</operation>

<operation id="2028" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:744 %zext_ln1270_12 = zext i7 %delta_V_12

]]></Node>
<StgValue><ssdm name="zext_ln1270_12"/></StgValue>
</operation>

<operation id="2029" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:745 %r_V_213 = mul i14 %zext_ln1270_12, i14 %zext_ln1270_12

]]></Node>
<StgValue><ssdm name="r_V_213"/></StgValue>
</operation>

<operation id="2030" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:746 %select_ln346_34 = select i1 %overflow_35, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_34"/></StgValue>
</operation>

<operation id="2031" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:747 %select_ln346_35 = select i1 %or_ln346_10, i8 %select_ln346_34, i8 %p_Val2_71

]]></Node>
<StgValue><ssdm name="select_ln346_35"/></StgValue>
</operation>

<operation id="2032" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:751 %trunc_ln1347_11 = trunc i14 %r_V_213

]]></Node>
<StgValue><ssdm name="trunc_ln1347_11"/></StgValue>
</operation>

<operation id="2033" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:759 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_213, i32 4

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="2034" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:748 %lhs_V_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_35, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_24"/></StgValue>
</operation>

<operation id="2035" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:749 %sext_ln1347_22 = sext i13 %lhs_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1347_22"/></StgValue>
</operation>

<operation id="2036" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:750 %zext_ln1347_11 = zext i14 %r_V_213

]]></Node>
<StgValue><ssdm name="zext_ln1347_11"/></StgValue>
</operation>

<operation id="2037" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:752 %sext_ln1347_23 = sext i13 %lhs_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1347_23"/></StgValue>
</operation>

<operation id="2038" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:753 %ret_V_24 = add i16 %sext_ln1347_22, i16 %zext_ln1347_11

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="2039" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:754 %add_ln1347_23 = add i14 %sext_ln1347_23, i14 %r_V_213

]]></Node>
<StgValue><ssdm name="add_ln1347_23"/></StgValue>
</operation>

<operation id="2040" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:755 %add_ln1347_24 = add i13 %lhs_V_24, i13 %trunc_ln1347_11

]]></Node>
<StgValue><ssdm name="add_ln1347_24"/></StgValue>
</operation>

<operation id="2041" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:756 %p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_24, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="2042" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:757 %p_Val2_76 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_24, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>

<operation id="2043" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:758 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_24, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="2044" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:760 %zext_ln377_12 = zext i1 %tmp_236

]]></Node>
<StgValue><ssdm name="zext_ln377_12"/></StgValue>
</operation>

<operation id="2045" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:761 %p_Val2_77 = add i8 %zext_ln377_12, i8 %p_Val2_76

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="2046" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:762 %p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_77, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="2047" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:763 %xor_ln896_24 = xor i1 %p_Result_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_24"/></StgValue>
</operation>

<operation id="2048" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:764 %carry_25 = and i1 %p_Result_75, i1 %xor_ln896_24

]]></Node>
<StgValue><ssdm name="carry_25"/></StgValue>
</operation>

<operation id="2049" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:765 %tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_24, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2050" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:766 %Range2_all_ones_11 = icmp_eq  i2 %tmp_25, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="2051" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:767 %tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_24, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2052" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:768 %Range1_all_ones_24 = icmp_eq  i3 %tmp_26, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="2053" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:769 %Range1_all_zeros_11 = icmp_eq  i3 %tmp_26, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="2054" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:770 %deleted_zeros_11 = select i1 %carry_25, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="2055" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:771 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_23, i32 13

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2056" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:772 %xor_ln890_11 = xor i1 %tmp_238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_11"/></StgValue>
</operation>

<operation id="2057" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:773 %and_ln890_11 = and i1 %Range2_all_ones_11, i1 %xor_ln890_11

]]></Node>
<StgValue><ssdm name="and_ln890_11"/></StgValue>
</operation>

<operation id="2058" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:774 %deleted_ones_24 = select i1 %carry_25, i1 %and_ln890_11, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="2059" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:775 %and_ln891_11 = and i1 %carry_25, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="and_ln891_11"/></StgValue>
</operation>

<operation id="2060" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:776 %xor_ln895_35 = xor i1 %deleted_zeros_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_35"/></StgValue>
</operation>

<operation id="2061" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:777 %or_ln895_23 = or i1 %p_Result_76, i1 %xor_ln895_35

]]></Node>
<StgValue><ssdm name="or_ln895_23"/></StgValue>
</operation>

<operation id="2062" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:778 %xor_ln895_36 = xor i1 %p_Result_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_36"/></StgValue>
</operation>

<operation id="2063" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:779 %overflow_38 = and i1 %or_ln895_23, i1 %xor_ln895_36

]]></Node>
<StgValue><ssdm name="overflow_38"/></StgValue>
</operation>

<operation id="2064" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:780 %xor_ln896_25 = xor i1 %deleted_ones_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_25"/></StgValue>
</operation>

<operation id="2065" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:781 %or_ln896_11 = or i1 %xor_ln896_24, i1 %xor_ln896_25

]]></Node>
<StgValue><ssdm name="or_ln896_11"/></StgValue>
</operation>

<operation id="2066" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:782 %xor_ln896_138 = xor i1 %and_ln891_11, i1 %or_ln896_11

]]></Node>
<StgValue><ssdm name="xor_ln896_138"/></StgValue>
</operation>

<operation id="2067" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:783 %underflow_11 = and i1 %xor_ln896_138, i1 %p_Result_74

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="2068" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:784 %or_ln346_11 = or i1 %overflow_38, i1 %underflow_11

]]></Node>
<StgValue><ssdm name="or_ln346_11"/></StgValue>
</operation>

<operation id="2069" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:806 %zext_ln1270_13 = zext i7 %delta_V_13

]]></Node>
<StgValue><ssdm name="zext_ln1270_13"/></StgValue>
</operation>

<operation id="2070" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:807 %r_V_215 = mul i14 %zext_ln1270_13, i14 %zext_ln1270_13

]]></Node>
<StgValue><ssdm name="r_V_215"/></StgValue>
</operation>

<operation id="2071" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:808 %select_ln346_37 = select i1 %overflow_38, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_37"/></StgValue>
</operation>

<operation id="2072" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:809 %select_ln346_38 = select i1 %or_ln346_11, i8 %select_ln346_37, i8 %p_Val2_77

]]></Node>
<StgValue><ssdm name="select_ln346_38"/></StgValue>
</operation>

<operation id="2073" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:813 %trunc_ln1347_12 = trunc i14 %r_V_215

]]></Node>
<StgValue><ssdm name="trunc_ln1347_12"/></StgValue>
</operation>

<operation id="2074" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:821 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_215, i32 4

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="2075" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:810 %lhs_V_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_38, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_26"/></StgValue>
</operation>

<operation id="2076" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:811 %sext_ln1347_24 = sext i13 %lhs_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1347_24"/></StgValue>
</operation>

<operation id="2077" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:812 %zext_ln1347_12 = zext i14 %r_V_215

]]></Node>
<StgValue><ssdm name="zext_ln1347_12"/></StgValue>
</operation>

<operation id="2078" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:814 %sext_ln1347_25 = sext i13 %lhs_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1347_25"/></StgValue>
</operation>

<operation id="2079" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:815 %ret_V_26 = add i16 %sext_ln1347_24, i16 %zext_ln1347_12

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="2080" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:816 %add_ln1347_25 = add i14 %sext_ln1347_25, i14 %r_V_215

]]></Node>
<StgValue><ssdm name="add_ln1347_25"/></StgValue>
</operation>

<operation id="2081" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:817 %add_ln1347_26 = add i13 %lhs_V_26, i13 %trunc_ln1347_12

]]></Node>
<StgValue><ssdm name="add_ln1347_26"/></StgValue>
</operation>

<operation id="2082" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:818 %p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_26, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="2083" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:819 %p_Val2_82 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_26, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_82"/></StgValue>
</operation>

<operation id="2084" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:820 %p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_26, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="2085" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:822 %zext_ln377_13 = zext i1 %tmp_245

]]></Node>
<StgValue><ssdm name="zext_ln377_13"/></StgValue>
</operation>

<operation id="2086" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:823 %p_Val2_83 = add i8 %zext_ln377_13, i8 %p_Val2_82

]]></Node>
<StgValue><ssdm name="p_Val2_83"/></StgValue>
</operation>

<operation id="2087" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:824 %p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_83, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="2088" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:825 %xor_ln896_26 = xor i1 %p_Result_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_26"/></StgValue>
</operation>

<operation id="2089" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:826 %carry_27 = and i1 %p_Result_81, i1 %xor_ln896_26

]]></Node>
<StgValue><ssdm name="carry_27"/></StgValue>
</operation>

<operation id="2090" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:827 %tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_26, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2091" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:828 %Range2_all_ones_12 = icmp_eq  i2 %tmp_27, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="2092" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:829 %tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_26, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2093" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:830 %Range1_all_ones_26 = icmp_eq  i3 %tmp_28, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_26"/></StgValue>
</operation>

<operation id="2094" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:831 %Range1_all_zeros_12 = icmp_eq  i3 %tmp_28, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="2095" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:832 %deleted_zeros_12 = select i1 %carry_27, i1 %Range1_all_ones_26, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="2096" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:833 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_25, i32 13

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2097" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:834 %xor_ln890_12 = xor i1 %tmp_247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_12"/></StgValue>
</operation>

<operation id="2098" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:835 %and_ln890_12 = and i1 %Range2_all_ones_12, i1 %xor_ln890_12

]]></Node>
<StgValue><ssdm name="and_ln890_12"/></StgValue>
</operation>

<operation id="2099" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:836 %deleted_ones_26 = select i1 %carry_27, i1 %and_ln890_12, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="deleted_ones_26"/></StgValue>
</operation>

<operation id="2100" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:837 %and_ln891_12 = and i1 %carry_27, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="and_ln891_12"/></StgValue>
</operation>

<operation id="2101" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:838 %xor_ln895_38 = xor i1 %deleted_zeros_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_38"/></StgValue>
</operation>

<operation id="2102" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:839 %or_ln895_25 = or i1 %p_Result_82, i1 %xor_ln895_38

]]></Node>
<StgValue><ssdm name="or_ln895_25"/></StgValue>
</operation>

<operation id="2103" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:840 %xor_ln895_39 = xor i1 %p_Result_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_39"/></StgValue>
</operation>

<operation id="2104" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:841 %overflow_41 = and i1 %or_ln895_25, i1 %xor_ln895_39

]]></Node>
<StgValue><ssdm name="overflow_41"/></StgValue>
</operation>

<operation id="2105" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:842 %xor_ln896_27 = xor i1 %deleted_ones_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_27"/></StgValue>
</operation>

<operation id="2106" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:843 %or_ln896_12 = or i1 %xor_ln896_26, i1 %xor_ln896_27

]]></Node>
<StgValue><ssdm name="or_ln896_12"/></StgValue>
</operation>

<operation id="2107" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:844 %xor_ln896_139 = xor i1 %and_ln891_12, i1 %or_ln896_12

]]></Node>
<StgValue><ssdm name="xor_ln896_139"/></StgValue>
</operation>

<operation id="2108" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:845 %underflow_12 = and i1 %xor_ln896_139, i1 %p_Result_80

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="2109" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:846 %or_ln346_12 = or i1 %overflow_41, i1 %underflow_12

]]></Node>
<StgValue><ssdm name="or_ln346_12"/></StgValue>
</operation>

<operation id="2110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:868 %zext_ln1270_14 = zext i7 %delta_V_14

]]></Node>
<StgValue><ssdm name="zext_ln1270_14"/></StgValue>
</operation>

<operation id="2111" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:869 %r_V_217 = mul i14 %zext_ln1270_14, i14 %zext_ln1270_14

]]></Node>
<StgValue><ssdm name="r_V_217"/></StgValue>
</operation>

<operation id="2112" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:870 %select_ln346_40 = select i1 %overflow_41, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_40"/></StgValue>
</operation>

<operation id="2113" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:871 %select_ln346_41 = select i1 %or_ln346_12, i8 %select_ln346_40, i8 %p_Val2_83

]]></Node>
<StgValue><ssdm name="select_ln346_41"/></StgValue>
</operation>

<operation id="2114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:875 %trunc_ln1347_13 = trunc i14 %r_V_217

]]></Node>
<StgValue><ssdm name="trunc_ln1347_13"/></StgValue>
</operation>

<operation id="2115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:883 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_217, i32 4

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="2116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:872 %lhs_V_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_41, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_28"/></StgValue>
</operation>

<operation id="2117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:873 %sext_ln1347_26 = sext i13 %lhs_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1347_26"/></StgValue>
</operation>

<operation id="2118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:874 %zext_ln1347_13 = zext i14 %r_V_217

]]></Node>
<StgValue><ssdm name="zext_ln1347_13"/></StgValue>
</operation>

<operation id="2119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:876 %sext_ln1347_27 = sext i13 %lhs_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1347_27"/></StgValue>
</operation>

<operation id="2120" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:877 %ret_V_28 = add i16 %sext_ln1347_26, i16 %zext_ln1347_13

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="2121" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:878 %add_ln1347_27 = add i14 %sext_ln1347_27, i14 %r_V_217

]]></Node>
<StgValue><ssdm name="add_ln1347_27"/></StgValue>
</operation>

<operation id="2122" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:879 %add_ln1347_28 = add i13 %lhs_V_28, i13 %trunc_ln1347_13

]]></Node>
<StgValue><ssdm name="add_ln1347_28"/></StgValue>
</operation>

<operation id="2123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:880 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_28, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="2124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:881 %p_Val2_88 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_28, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="2125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:882 %p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_28, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="2126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:884 %zext_ln377_14 = zext i1 %tmp_254

]]></Node>
<StgValue><ssdm name="zext_ln377_14"/></StgValue>
</operation>

<operation id="2127" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:885 %p_Val2_89 = add i8 %zext_ln377_14, i8 %p_Val2_88

]]></Node>
<StgValue><ssdm name="p_Val2_89"/></StgValue>
</operation>

<operation id="2128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:886 %p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_89, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="2129" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:887 %xor_ln896_28 = xor i1 %p_Result_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_28"/></StgValue>
</operation>

<operation id="2130" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:888 %carry_29 = and i1 %p_Result_87, i1 %xor_ln896_28

]]></Node>
<StgValue><ssdm name="carry_29"/></StgValue>
</operation>

<operation id="2131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:889 %tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_28, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2132" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:890 %Range2_all_ones_13 = icmp_eq  i2 %tmp_30, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="2133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:891 %tmp_31 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_28, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2134" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:892 %Range1_all_ones_28 = icmp_eq  i3 %tmp_31, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_28"/></StgValue>
</operation>

<operation id="2135" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:893 %Range1_all_zeros_13 = icmp_eq  i3 %tmp_31, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="2136" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:894 %deleted_zeros_13 = select i1 %carry_29, i1 %Range1_all_ones_28, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="2137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:895 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_27, i32 13

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2138" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:896 %xor_ln890_13 = xor i1 %tmp_256, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_13"/></StgValue>
</operation>

<operation id="2139" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:897 %and_ln890_13 = and i1 %Range2_all_ones_13, i1 %xor_ln890_13

]]></Node>
<StgValue><ssdm name="and_ln890_13"/></StgValue>
</operation>

<operation id="2140" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:898 %deleted_ones_28 = select i1 %carry_29, i1 %and_ln890_13, i1 %Range1_all_ones_28

]]></Node>
<StgValue><ssdm name="deleted_ones_28"/></StgValue>
</operation>

<operation id="2141" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:899 %and_ln891_13 = and i1 %carry_29, i1 %Range1_all_ones_28

]]></Node>
<StgValue><ssdm name="and_ln891_13"/></StgValue>
</operation>

<operation id="2142" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:900 %xor_ln895_41 = xor i1 %deleted_zeros_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_41"/></StgValue>
</operation>

<operation id="2143" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:901 %or_ln895_27 = or i1 %p_Result_88, i1 %xor_ln895_41

]]></Node>
<StgValue><ssdm name="or_ln895_27"/></StgValue>
</operation>

<operation id="2144" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:902 %xor_ln895_42 = xor i1 %p_Result_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_42"/></StgValue>
</operation>

<operation id="2145" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:903 %overflow_44 = and i1 %or_ln895_27, i1 %xor_ln895_42

]]></Node>
<StgValue><ssdm name="overflow_44"/></StgValue>
</operation>

<operation id="2146" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:904 %xor_ln896_29 = xor i1 %deleted_ones_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_29"/></StgValue>
</operation>

<operation id="2147" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:905 %or_ln896_13 = or i1 %xor_ln896_28, i1 %xor_ln896_29

]]></Node>
<StgValue><ssdm name="or_ln896_13"/></StgValue>
</operation>

<operation id="2148" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:906 %xor_ln896_140 = xor i1 %and_ln891_13, i1 %or_ln896_13

]]></Node>
<StgValue><ssdm name="xor_ln896_140"/></StgValue>
</operation>

<operation id="2149" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:907 %underflow_13 = and i1 %xor_ln896_140, i1 %p_Result_86

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="2150" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:908 %or_ln346_13 = or i1 %overflow_44, i1 %underflow_13

]]></Node>
<StgValue><ssdm name="or_ln346_13"/></StgValue>
</operation>

<operation id="2151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:930 %zext_ln1270_15 = zext i7 %delta_V_15

]]></Node>
<StgValue><ssdm name="zext_ln1270_15"/></StgValue>
</operation>

<operation id="2152" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:931 %r_V_219 = mul i14 %zext_ln1270_15, i14 %zext_ln1270_15

]]></Node>
<StgValue><ssdm name="r_V_219"/></StgValue>
</operation>

<operation id="2153" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:932 %select_ln346_43 = select i1 %overflow_44, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_43"/></StgValue>
</operation>

<operation id="2154" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:933 %select_ln346_44 = select i1 %or_ln346_13, i8 %select_ln346_43, i8 %p_Val2_89

]]></Node>
<StgValue><ssdm name="select_ln346_44"/></StgValue>
</operation>

<operation id="2155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:937 %trunc_ln1347_14 = trunc i14 %r_V_219

]]></Node>
<StgValue><ssdm name="trunc_ln1347_14"/></StgValue>
</operation>

<operation id="2156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:945 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_219, i32 4

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="2157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:934 %lhs_V_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_44, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_30"/></StgValue>
</operation>

<operation id="2158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:935 %sext_ln1347_28 = sext i13 %lhs_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1347_28"/></StgValue>
</operation>

<operation id="2159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:936 %zext_ln1347_14 = zext i14 %r_V_219

]]></Node>
<StgValue><ssdm name="zext_ln1347_14"/></StgValue>
</operation>

<operation id="2160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:938 %sext_ln1347_29 = sext i13 %lhs_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1347_29"/></StgValue>
</operation>

<operation id="2161" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:939 %ret_V_30 = add i16 %sext_ln1347_28, i16 %zext_ln1347_14

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="2162" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:940 %add_ln1347_29 = add i14 %sext_ln1347_29, i14 %r_V_219

]]></Node>
<StgValue><ssdm name="add_ln1347_29"/></StgValue>
</operation>

<operation id="2163" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:941 %add_ln1347_30 = add i13 %lhs_V_30, i13 %trunc_ln1347_14

]]></Node>
<StgValue><ssdm name="add_ln1347_30"/></StgValue>
</operation>

<operation id="2164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:942 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_30, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="2165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:943 %p_Val2_94 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_30, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_94"/></StgValue>
</operation>

<operation id="2166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:944 %p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_30, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="2167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:946 %zext_ln377_15 = zext i1 %tmp_263

]]></Node>
<StgValue><ssdm name="zext_ln377_15"/></StgValue>
</operation>

<operation id="2168" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:947 %p_Val2_95 = add i8 %zext_ln377_15, i8 %p_Val2_94

]]></Node>
<StgValue><ssdm name="p_Val2_95"/></StgValue>
</operation>

<operation id="2169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:948 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_95, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="2170" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:949 %xor_ln896_30 = xor i1 %p_Result_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_30"/></StgValue>
</operation>

<operation id="2171" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:950 %carry_31 = and i1 %p_Result_93, i1 %xor_ln896_30

]]></Node>
<StgValue><ssdm name="carry_31"/></StgValue>
</operation>

<operation id="2172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:951 %tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_30, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2173" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:952 %Range2_all_ones_14 = icmp_eq  i2 %tmp_32, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="2174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:953 %tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_30, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2175" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:954 %Range1_all_ones_30 = icmp_eq  i3 %tmp_33, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_30"/></StgValue>
</operation>

<operation id="2176" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:955 %Range1_all_zeros_14 = icmp_eq  i3 %tmp_33, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="2177" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:956 %deleted_zeros_14 = select i1 %carry_31, i1 %Range1_all_ones_30, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="2178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:957 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_29, i32 13

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2179" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:958 %xor_ln890_14 = xor i1 %tmp_265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_14"/></StgValue>
</operation>

<operation id="2180" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:959 %and_ln890_14 = and i1 %Range2_all_ones_14, i1 %xor_ln890_14

]]></Node>
<StgValue><ssdm name="and_ln890_14"/></StgValue>
</operation>

<operation id="2181" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:960 %deleted_ones_30 = select i1 %carry_31, i1 %and_ln890_14, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="deleted_ones_30"/></StgValue>
</operation>

<operation id="2182" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:961 %and_ln891_14 = and i1 %carry_31, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="and_ln891_14"/></StgValue>
</operation>

<operation id="2183" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:962 %xor_ln895_44 = xor i1 %deleted_zeros_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_44"/></StgValue>
</operation>

<operation id="2184" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:963 %or_ln895_29 = or i1 %p_Result_94, i1 %xor_ln895_44

]]></Node>
<StgValue><ssdm name="or_ln895_29"/></StgValue>
</operation>

<operation id="2185" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:964 %xor_ln895_45 = xor i1 %p_Result_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_45"/></StgValue>
</operation>

<operation id="2186" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:965 %overflow_47 = and i1 %or_ln895_29, i1 %xor_ln895_45

]]></Node>
<StgValue><ssdm name="overflow_47"/></StgValue>
</operation>

<operation id="2187" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:966 %xor_ln896_31 = xor i1 %deleted_ones_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_31"/></StgValue>
</operation>

<operation id="2188" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:967 %or_ln896_14 = or i1 %xor_ln896_30, i1 %xor_ln896_31

]]></Node>
<StgValue><ssdm name="or_ln896_14"/></StgValue>
</operation>

<operation id="2189" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:968 %xor_ln896_141 = xor i1 %and_ln891_14, i1 %or_ln896_14

]]></Node>
<StgValue><ssdm name="xor_ln896_141"/></StgValue>
</operation>

<operation id="2190" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:969 %underflow_14 = and i1 %xor_ln896_141, i1 %p_Result_92

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="2191" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:970 %or_ln346_14 = or i1 %overflow_47, i1 %underflow_14

]]></Node>
<StgValue><ssdm name="or_ln346_14"/></StgValue>
</operation>

<operation id="2192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:992 %zext_ln1270_16 = zext i7 %delta_V_16

]]></Node>
<StgValue><ssdm name="zext_ln1270_16"/></StgValue>
</operation>

<operation id="2193" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:993 %r_V_221 = mul i14 %zext_ln1270_16, i14 %zext_ln1270_16

]]></Node>
<StgValue><ssdm name="r_V_221"/></StgValue>
</operation>

<operation id="2194" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:994 %select_ln346_46 = select i1 %overflow_47, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_46"/></StgValue>
</operation>

<operation id="2195" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:995 %select_ln346_47 = select i1 %or_ln346_14, i8 %select_ln346_46, i8 %p_Val2_95

]]></Node>
<StgValue><ssdm name="select_ln346_47"/></StgValue>
</operation>

<operation id="2196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:999 %trunc_ln1347_15 = trunc i14 %r_V_221

]]></Node>
<StgValue><ssdm name="trunc_ln1347_15"/></StgValue>
</operation>

<operation id="2197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1007 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_221, i32 4

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="2198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:996 %lhs_V_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_47, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_32"/></StgValue>
</operation>

<operation id="2199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:997 %sext_ln1347_30 = sext i13 %lhs_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1347_30"/></StgValue>
</operation>

<operation id="2200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:998 %zext_ln1347_15 = zext i14 %r_V_221

]]></Node>
<StgValue><ssdm name="zext_ln1347_15"/></StgValue>
</operation>

<operation id="2201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1000 %sext_ln1347_31 = sext i13 %lhs_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1347_31"/></StgValue>
</operation>

<operation id="2202" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1001 %ret_V_32 = add i16 %sext_ln1347_30, i16 %zext_ln1347_15

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="2203" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1002 %add_ln1347_31 = add i14 %sext_ln1347_31, i14 %r_V_221

]]></Node>
<StgValue><ssdm name="add_ln1347_31"/></StgValue>
</operation>

<operation id="2204" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1003 %add_ln1347_32 = add i13 %lhs_V_32, i13 %trunc_ln1347_15

]]></Node>
<StgValue><ssdm name="add_ln1347_32"/></StgValue>
</operation>

<operation id="2205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1004 %p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_32, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_98"/></StgValue>
</operation>

<operation id="2206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1005 %p_Val2_100 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_32, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_100"/></StgValue>
</operation>

<operation id="2207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1006 %p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_32, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="2208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1008 %zext_ln377_16 = zext i1 %tmp_272

]]></Node>
<StgValue><ssdm name="zext_ln377_16"/></StgValue>
</operation>

<operation id="2209" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1009 %p_Val2_101 = add i8 %zext_ln377_16, i8 %p_Val2_100

]]></Node>
<StgValue><ssdm name="p_Val2_101"/></StgValue>
</operation>

<operation id="2210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1010 %p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_101, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="2211" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1011 %xor_ln896_32 = xor i1 %p_Result_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_32"/></StgValue>
</operation>

<operation id="2212" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1012 %carry_33 = and i1 %p_Result_99, i1 %xor_ln896_32

]]></Node>
<StgValue><ssdm name="carry_33"/></StgValue>
</operation>

<operation id="2213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1013 %tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_32, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2214" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1014 %Range2_all_ones_15 = icmp_eq  i2 %tmp_34, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="2215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1015 %tmp_36 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_32, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2216" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1016 %Range1_all_ones_32 = icmp_eq  i3 %tmp_36, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_32"/></StgValue>
</operation>

<operation id="2217" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1017 %Range1_all_zeros_15 = icmp_eq  i3 %tmp_36, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="2218" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1018 %deleted_zeros_15 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="2219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1019 %tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_31, i32 13

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2220" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1020 %xor_ln890_15 = xor i1 %tmp_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_15"/></StgValue>
</operation>

<operation id="2221" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1021 %and_ln890_15 = and i1 %Range2_all_ones_15, i1 %xor_ln890_15

]]></Node>
<StgValue><ssdm name="and_ln890_15"/></StgValue>
</operation>

<operation id="2222" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1022 %deleted_ones_32 = select i1 %carry_33, i1 %and_ln890_15, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="deleted_ones_32"/></StgValue>
</operation>

<operation id="2223" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1023 %and_ln891_15 = and i1 %carry_33, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="and_ln891_15"/></StgValue>
</operation>

<operation id="2224" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1024 %xor_ln895_47 = xor i1 %deleted_zeros_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_47"/></StgValue>
</operation>

<operation id="2225" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1025 %or_ln895_31 = or i1 %p_Result_100, i1 %xor_ln895_47

]]></Node>
<StgValue><ssdm name="or_ln895_31"/></StgValue>
</operation>

<operation id="2226" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1026 %xor_ln895_48 = xor i1 %p_Result_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_48"/></StgValue>
</operation>

<operation id="2227" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1027 %overflow_50 = and i1 %or_ln895_31, i1 %xor_ln895_48

]]></Node>
<StgValue><ssdm name="overflow_50"/></StgValue>
</operation>

<operation id="2228" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1028 %xor_ln896_33 = xor i1 %deleted_ones_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_33"/></StgValue>
</operation>

<operation id="2229" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1029 %or_ln896_15 = or i1 %xor_ln896_32, i1 %xor_ln896_33

]]></Node>
<StgValue><ssdm name="or_ln896_15"/></StgValue>
</operation>

<operation id="2230" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1030 %xor_ln896_142 = xor i1 %and_ln891_15, i1 %or_ln896_15

]]></Node>
<StgValue><ssdm name="xor_ln896_142"/></StgValue>
</operation>

<operation id="2231" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1031 %underflow_15 = and i1 %xor_ln896_142, i1 %p_Result_98

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="2232" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1032 %or_ln346_15 = or i1 %overflow_50, i1 %underflow_15

]]></Node>
<StgValue><ssdm name="or_ln346_15"/></StgValue>
</operation>

<operation id="2233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1054 %zext_ln1270_17 = zext i7 %delta_V_17

]]></Node>
<StgValue><ssdm name="zext_ln1270_17"/></StgValue>
</operation>

<operation id="2234" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1055 %r_V_223 = mul i14 %zext_ln1270_17, i14 %zext_ln1270_17

]]></Node>
<StgValue><ssdm name="r_V_223"/></StgValue>
</operation>

<operation id="2235" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1056 %select_ln346_49 = select i1 %overflow_50, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_49"/></StgValue>
</operation>

<operation id="2236" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1057 %select_ln346_50 = select i1 %or_ln346_15, i8 %select_ln346_49, i8 %p_Val2_101

]]></Node>
<StgValue><ssdm name="select_ln346_50"/></StgValue>
</operation>

<operation id="2237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1061 %trunc_ln1347_16 = trunc i14 %r_V_223

]]></Node>
<StgValue><ssdm name="trunc_ln1347_16"/></StgValue>
</operation>

<operation id="2238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1069 %tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_223, i32 4

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="2239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1058 %lhs_V_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_50, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_34"/></StgValue>
</operation>

<operation id="2240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1059 %sext_ln1347_32 = sext i13 %lhs_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1347_32"/></StgValue>
</operation>

<operation id="2241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1060 %zext_ln1347_16 = zext i14 %r_V_223

]]></Node>
<StgValue><ssdm name="zext_ln1347_16"/></StgValue>
</operation>

<operation id="2242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1062 %sext_ln1347_33 = sext i13 %lhs_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1347_33"/></StgValue>
</operation>

<operation id="2243" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1063 %ret_V_34 = add i16 %sext_ln1347_32, i16 %zext_ln1347_16

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="2244" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1064 %add_ln1347_33 = add i14 %sext_ln1347_33, i14 %r_V_223

]]></Node>
<StgValue><ssdm name="add_ln1347_33"/></StgValue>
</operation>

<operation id="2245" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1065 %add_ln1347_34 = add i13 %lhs_V_34, i13 %trunc_ln1347_16

]]></Node>
<StgValue><ssdm name="add_ln1347_34"/></StgValue>
</operation>

<operation id="2246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1066 %p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_34, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="2247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1067 %p_Val2_106 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_34, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="2248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1068 %p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_34, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="2249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1070 %zext_ln377_17 = zext i1 %tmp_281

]]></Node>
<StgValue><ssdm name="zext_ln377_17"/></StgValue>
</operation>

<operation id="2250" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1071 %p_Val2_107 = add i8 %zext_ln377_17, i8 %p_Val2_106

]]></Node>
<StgValue><ssdm name="p_Val2_107"/></StgValue>
</operation>

<operation id="2251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1072 %p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_107, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="2252" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1073 %xor_ln896_34 = xor i1 %p_Result_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_34"/></StgValue>
</operation>

<operation id="2253" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1074 %carry_35 = and i1 %p_Result_105, i1 %xor_ln896_34

]]></Node>
<StgValue><ssdm name="carry_35"/></StgValue>
</operation>

<operation id="2254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1075 %tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_34, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2255" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1076 %Range2_all_ones_16 = icmp_eq  i2 %tmp_37, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="2256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1077 %tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_34, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2257" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1078 %Range1_all_ones_34 = icmp_eq  i3 %tmp_38, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_34"/></StgValue>
</operation>

<operation id="2258" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1079 %Range1_all_zeros_16 = icmp_eq  i3 %tmp_38, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="2259" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1080 %deleted_zeros_16 = select i1 %carry_35, i1 %Range1_all_ones_34, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="2260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1081 %tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_33, i32 13

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2261" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1082 %xor_ln890_16 = xor i1 %tmp_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_16"/></StgValue>
</operation>

<operation id="2262" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1083 %and_ln890_16 = and i1 %Range2_all_ones_16, i1 %xor_ln890_16

]]></Node>
<StgValue><ssdm name="and_ln890_16"/></StgValue>
</operation>

<operation id="2263" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1084 %deleted_ones_34 = select i1 %carry_35, i1 %and_ln890_16, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="deleted_ones_34"/></StgValue>
</operation>

<operation id="2264" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1085 %and_ln891_16 = and i1 %carry_35, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="and_ln891_16"/></StgValue>
</operation>

<operation id="2265" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1086 %xor_ln895_50 = xor i1 %deleted_zeros_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_50"/></StgValue>
</operation>

<operation id="2266" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1087 %or_ln895_33 = or i1 %p_Result_106, i1 %xor_ln895_50

]]></Node>
<StgValue><ssdm name="or_ln895_33"/></StgValue>
</operation>

<operation id="2267" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1088 %xor_ln895_51 = xor i1 %p_Result_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_51"/></StgValue>
</operation>

<operation id="2268" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1089 %overflow_53 = and i1 %or_ln895_33, i1 %xor_ln895_51

]]></Node>
<StgValue><ssdm name="overflow_53"/></StgValue>
</operation>

<operation id="2269" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1090 %xor_ln896_35 = xor i1 %deleted_ones_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_35"/></StgValue>
</operation>

<operation id="2270" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1091 %or_ln896_16 = or i1 %xor_ln896_34, i1 %xor_ln896_35

]]></Node>
<StgValue><ssdm name="or_ln896_16"/></StgValue>
</operation>

<operation id="2271" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1092 %xor_ln896_143 = xor i1 %and_ln891_16, i1 %or_ln896_16

]]></Node>
<StgValue><ssdm name="xor_ln896_143"/></StgValue>
</operation>

<operation id="2272" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1093 %underflow_16 = and i1 %xor_ln896_143, i1 %p_Result_104

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="2273" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1094 %or_ln346_16 = or i1 %overflow_53, i1 %underflow_16

]]></Node>
<StgValue><ssdm name="or_ln346_16"/></StgValue>
</operation>

<operation id="2274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1116 %zext_ln1270_18 = zext i7 %delta_V_18

]]></Node>
<StgValue><ssdm name="zext_ln1270_18"/></StgValue>
</operation>

<operation id="2275" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1117 %r_V_225 = mul i14 %zext_ln1270_18, i14 %zext_ln1270_18

]]></Node>
<StgValue><ssdm name="r_V_225"/></StgValue>
</operation>

<operation id="2276" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1118 %select_ln346_52 = select i1 %overflow_53, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_52"/></StgValue>
</operation>

<operation id="2277" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1119 %select_ln346_53 = select i1 %or_ln346_16, i8 %select_ln346_52, i8 %p_Val2_107

]]></Node>
<StgValue><ssdm name="select_ln346_53"/></StgValue>
</operation>

<operation id="2278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1123 %trunc_ln1347_17 = trunc i14 %r_V_225

]]></Node>
<StgValue><ssdm name="trunc_ln1347_17"/></StgValue>
</operation>

<operation id="2279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1131 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_225, i32 4

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="2280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1120 %lhs_V_36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_53, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_36"/></StgValue>
</operation>

<operation id="2281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1121 %sext_ln1347_34 = sext i13 %lhs_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1347_34"/></StgValue>
</operation>

<operation id="2282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1122 %zext_ln1347_17 = zext i14 %r_V_225

]]></Node>
<StgValue><ssdm name="zext_ln1347_17"/></StgValue>
</operation>

<operation id="2283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1124 %sext_ln1347_35 = sext i13 %lhs_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1347_35"/></StgValue>
</operation>

<operation id="2284" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1125 %ret_V_36 = add i16 %sext_ln1347_34, i16 %zext_ln1347_17

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="2285" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1126 %add_ln1347_35 = add i14 %sext_ln1347_35, i14 %r_V_225

]]></Node>
<StgValue><ssdm name="add_ln1347_35"/></StgValue>
</operation>

<operation id="2286" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1127 %add_ln1347_36 = add i13 %lhs_V_36, i13 %trunc_ln1347_17

]]></Node>
<StgValue><ssdm name="add_ln1347_36"/></StgValue>
</operation>

<operation id="2287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1128 %p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_36, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="2288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1129 %p_Val2_112 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_36, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_112"/></StgValue>
</operation>

<operation id="2289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1130 %p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_36, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="2290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1132 %zext_ln377_18 = zext i1 %tmp_290

]]></Node>
<StgValue><ssdm name="zext_ln377_18"/></StgValue>
</operation>

<operation id="2291" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1133 %p_Val2_113 = add i8 %zext_ln377_18, i8 %p_Val2_112

]]></Node>
<StgValue><ssdm name="p_Val2_113"/></StgValue>
</operation>

<operation id="2292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1134 %p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_113, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="2293" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1135 %xor_ln896_36 = xor i1 %p_Result_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_36"/></StgValue>
</operation>

<operation id="2294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1136 %carry_37 = and i1 %p_Result_111, i1 %xor_ln896_36

]]></Node>
<StgValue><ssdm name="carry_37"/></StgValue>
</operation>

<operation id="2295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1137 %tmp_39 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_36, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2296" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1138 %Range2_all_ones_17 = icmp_eq  i2 %tmp_39, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="2297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1139 %tmp_40 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_36, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2298" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1140 %Range1_all_ones_36 = icmp_eq  i3 %tmp_40, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_36"/></StgValue>
</operation>

<operation id="2299" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1141 %Range1_all_zeros_17 = icmp_eq  i3 %tmp_40, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="2300" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1142 %deleted_zeros_17 = select i1 %carry_37, i1 %Range1_all_ones_36, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="2301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1143 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_35, i32 13

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2302" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1144 %xor_ln890_17 = xor i1 %tmp_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_17"/></StgValue>
</operation>

<operation id="2303" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1145 %and_ln890_17 = and i1 %Range2_all_ones_17, i1 %xor_ln890_17

]]></Node>
<StgValue><ssdm name="and_ln890_17"/></StgValue>
</operation>

<operation id="2304" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1146 %deleted_ones_36 = select i1 %carry_37, i1 %and_ln890_17, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="deleted_ones_36"/></StgValue>
</operation>

<operation id="2305" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1147 %and_ln891_17 = and i1 %carry_37, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="and_ln891_17"/></StgValue>
</operation>

<operation id="2306" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1148 %xor_ln895_53 = xor i1 %deleted_zeros_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_53"/></StgValue>
</operation>

<operation id="2307" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1149 %or_ln895_35 = or i1 %p_Result_112, i1 %xor_ln895_53

]]></Node>
<StgValue><ssdm name="or_ln895_35"/></StgValue>
</operation>

<operation id="2308" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1150 %xor_ln895_54 = xor i1 %p_Result_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_54"/></StgValue>
</operation>

<operation id="2309" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1151 %overflow_56 = and i1 %or_ln895_35, i1 %xor_ln895_54

]]></Node>
<StgValue><ssdm name="overflow_56"/></StgValue>
</operation>

<operation id="2310" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1152 %xor_ln896_37 = xor i1 %deleted_ones_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_37"/></StgValue>
</operation>

<operation id="2311" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1153 %or_ln896_17 = or i1 %xor_ln896_36, i1 %xor_ln896_37

]]></Node>
<StgValue><ssdm name="or_ln896_17"/></StgValue>
</operation>

<operation id="2312" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1154 %xor_ln896_144 = xor i1 %and_ln891_17, i1 %or_ln896_17

]]></Node>
<StgValue><ssdm name="xor_ln896_144"/></StgValue>
</operation>

<operation id="2313" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1155 %underflow_17 = and i1 %xor_ln896_144, i1 %p_Result_110

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="2314" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1156 %or_ln346_17 = or i1 %overflow_56, i1 %underflow_17

]]></Node>
<StgValue><ssdm name="or_ln346_17"/></StgValue>
</operation>

<operation id="2315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1178 %zext_ln1270_19 = zext i7 %delta_V_19

]]></Node>
<StgValue><ssdm name="zext_ln1270_19"/></StgValue>
</operation>

<operation id="2316" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1179 %r_V_227 = mul i14 %zext_ln1270_19, i14 %zext_ln1270_19

]]></Node>
<StgValue><ssdm name="r_V_227"/></StgValue>
</operation>

<operation id="2317" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1180 %select_ln346_55 = select i1 %overflow_56, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_55"/></StgValue>
</operation>

<operation id="2318" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1181 %select_ln346_56 = select i1 %or_ln346_17, i8 %select_ln346_55, i8 %p_Val2_113

]]></Node>
<StgValue><ssdm name="select_ln346_56"/></StgValue>
</operation>

<operation id="2319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1185 %trunc_ln1347_18 = trunc i14 %r_V_227

]]></Node>
<StgValue><ssdm name="trunc_ln1347_18"/></StgValue>
</operation>

<operation id="2320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1193 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_227, i32 4

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="2321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1182 %lhs_V_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_56, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_38"/></StgValue>
</operation>

<operation id="2322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1183 %sext_ln1347_36 = sext i13 %lhs_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1347_36"/></StgValue>
</operation>

<operation id="2323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1184 %zext_ln1347_18 = zext i14 %r_V_227

]]></Node>
<StgValue><ssdm name="zext_ln1347_18"/></StgValue>
</operation>

<operation id="2324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1186 %sext_ln1347_37 = sext i13 %lhs_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1347_37"/></StgValue>
</operation>

<operation id="2325" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1187 %ret_V_38 = add i16 %sext_ln1347_36, i16 %zext_ln1347_18

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="2326" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1188 %add_ln1347_37 = add i14 %sext_ln1347_37, i14 %r_V_227

]]></Node>
<StgValue><ssdm name="add_ln1347_37"/></StgValue>
</operation>

<operation id="2327" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1189 %add_ln1347_38 = add i13 %lhs_V_38, i13 %trunc_ln1347_18

]]></Node>
<StgValue><ssdm name="add_ln1347_38"/></StgValue>
</operation>

<operation id="2328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1190 %p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_38, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_116"/></StgValue>
</operation>

<operation id="2329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1191 %p_Val2_118 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_38, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_118"/></StgValue>
</operation>

<operation id="2330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1192 %p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_38, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_117"/></StgValue>
</operation>

<operation id="2331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1194 %zext_ln377_19 = zext i1 %tmp_299

]]></Node>
<StgValue><ssdm name="zext_ln377_19"/></StgValue>
</operation>

<operation id="2332" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1195 %p_Val2_119 = add i8 %zext_ln377_19, i8 %p_Val2_118

]]></Node>
<StgValue><ssdm name="p_Val2_119"/></StgValue>
</operation>

<operation id="2333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1196 %p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_119, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_118"/></StgValue>
</operation>

<operation id="2334" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1197 %xor_ln896_38 = xor i1 %p_Result_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_38"/></StgValue>
</operation>

<operation id="2335" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1198 %carry_39 = and i1 %p_Result_117, i1 %xor_ln896_38

]]></Node>
<StgValue><ssdm name="carry_39"/></StgValue>
</operation>

<operation id="2336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1199 %tmp_41 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_38, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2337" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1200 %Range2_all_ones_18 = icmp_eq  i2 %tmp_41, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18"/></StgValue>
</operation>

<operation id="2338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1201 %tmp_42 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_38, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2339" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1202 %Range1_all_ones_38 = icmp_eq  i3 %tmp_42, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_38"/></StgValue>
</operation>

<operation id="2340" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1203 %Range1_all_zeros_18 = icmp_eq  i3 %tmp_42, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="2341" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1204 %deleted_zeros_18 = select i1 %carry_39, i1 %Range1_all_ones_38, i1 %Range1_all_zeros_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_18"/></StgValue>
</operation>

<operation id="2342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1205 %tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_37, i32 13

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2343" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1206 %xor_ln890_18 = xor i1 %tmp_301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_18"/></StgValue>
</operation>

<operation id="2344" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1207 %and_ln890_18 = and i1 %Range2_all_ones_18, i1 %xor_ln890_18

]]></Node>
<StgValue><ssdm name="and_ln890_18"/></StgValue>
</operation>

<operation id="2345" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1208 %deleted_ones_38 = select i1 %carry_39, i1 %and_ln890_18, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="deleted_ones_38"/></StgValue>
</operation>

<operation id="2346" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1209 %and_ln891_18 = and i1 %carry_39, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="and_ln891_18"/></StgValue>
</operation>

<operation id="2347" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1210 %xor_ln895_56 = xor i1 %deleted_zeros_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_56"/></StgValue>
</operation>

<operation id="2348" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1211 %or_ln895_37 = or i1 %p_Result_118, i1 %xor_ln895_56

]]></Node>
<StgValue><ssdm name="or_ln895_37"/></StgValue>
</operation>

<operation id="2349" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1212 %xor_ln895_57 = xor i1 %p_Result_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_57"/></StgValue>
</operation>

<operation id="2350" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1213 %overflow_59 = and i1 %or_ln895_37, i1 %xor_ln895_57

]]></Node>
<StgValue><ssdm name="overflow_59"/></StgValue>
</operation>

<operation id="2351" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1214 %xor_ln896_39 = xor i1 %deleted_ones_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_39"/></StgValue>
</operation>

<operation id="2352" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1215 %or_ln896_18 = or i1 %xor_ln896_38, i1 %xor_ln896_39

]]></Node>
<StgValue><ssdm name="or_ln896_18"/></StgValue>
</operation>

<operation id="2353" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1216 %xor_ln896_145 = xor i1 %and_ln891_18, i1 %or_ln896_18

]]></Node>
<StgValue><ssdm name="xor_ln896_145"/></StgValue>
</operation>

<operation id="2354" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1217 %underflow_18 = and i1 %xor_ln896_145, i1 %p_Result_116

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="2355" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1218 %or_ln346_18 = or i1 %overflow_59, i1 %underflow_18

]]></Node>
<StgValue><ssdm name="or_ln346_18"/></StgValue>
</operation>

<operation id="2356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1240 %zext_ln1270_20 = zext i7 %delta_V_20

]]></Node>
<StgValue><ssdm name="zext_ln1270_20"/></StgValue>
</operation>

<operation id="2357" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1241 %r_V_229 = mul i14 %zext_ln1270_20, i14 %zext_ln1270_20

]]></Node>
<StgValue><ssdm name="r_V_229"/></StgValue>
</operation>

<operation id="2358" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1242 %select_ln346_58 = select i1 %overflow_59, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_58"/></StgValue>
</operation>

<operation id="2359" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1243 %select_ln346_59 = select i1 %or_ln346_18, i8 %select_ln346_58, i8 %p_Val2_119

]]></Node>
<StgValue><ssdm name="select_ln346_59"/></StgValue>
</operation>

<operation id="2360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1247 %trunc_ln1347_19 = trunc i14 %r_V_229

]]></Node>
<StgValue><ssdm name="trunc_ln1347_19"/></StgValue>
</operation>

<operation id="2361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1255 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_229, i32 4

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="2362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1244 %lhs_V_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_59, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_40"/></StgValue>
</operation>

<operation id="2363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1245 %sext_ln1347_38 = sext i13 %lhs_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1347_38"/></StgValue>
</operation>

<operation id="2364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1246 %zext_ln1347_19 = zext i14 %r_V_229

]]></Node>
<StgValue><ssdm name="zext_ln1347_19"/></StgValue>
</operation>

<operation id="2365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1248 %sext_ln1347_39 = sext i13 %lhs_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1347_39"/></StgValue>
</operation>

<operation id="2366" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1249 %ret_V_40 = add i16 %sext_ln1347_38, i16 %zext_ln1347_19

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="2367" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1250 %add_ln1347_39 = add i14 %sext_ln1347_39, i14 %r_V_229

]]></Node>
<StgValue><ssdm name="add_ln1347_39"/></StgValue>
</operation>

<operation id="2368" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1251 %add_ln1347_40 = add i13 %lhs_V_40, i13 %trunc_ln1347_19

]]></Node>
<StgValue><ssdm name="add_ln1347_40"/></StgValue>
</operation>

<operation id="2369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1252 %p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_40, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="2370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1253 %p_Val2_124 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_40, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_124"/></StgValue>
</operation>

<operation id="2371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1254 %p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_40, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="2372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1256 %zext_ln377_20 = zext i1 %tmp_308

]]></Node>
<StgValue><ssdm name="zext_ln377_20"/></StgValue>
</operation>

<operation id="2373" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1257 %p_Val2_125 = add i8 %zext_ln377_20, i8 %p_Val2_124

]]></Node>
<StgValue><ssdm name="p_Val2_125"/></StgValue>
</operation>

<operation id="2374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1258 %p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_125, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_124"/></StgValue>
</operation>

<operation id="2375" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1259 %xor_ln896_40 = xor i1 %p_Result_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_40"/></StgValue>
</operation>

<operation id="2376" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1260 %carry_41 = and i1 %p_Result_123, i1 %xor_ln896_40

]]></Node>
<StgValue><ssdm name="carry_41"/></StgValue>
</operation>

<operation id="2377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1261 %tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_40, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2378" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1262 %Range2_all_ones_19 = icmp_eq  i2 %tmp_43, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19"/></StgValue>
</operation>

<operation id="2379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1263 %tmp_44 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_40, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2380" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1264 %Range1_all_ones_40 = icmp_eq  i3 %tmp_44, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_40"/></StgValue>
</operation>

<operation id="2381" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1265 %Range1_all_zeros_19 = icmp_eq  i3 %tmp_44, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="2382" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1266 %deleted_zeros_19 = select i1 %carry_41, i1 %Range1_all_ones_40, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_19"/></StgValue>
</operation>

<operation id="2383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1267 %tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_39, i32 13

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2384" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1268 %xor_ln890_19 = xor i1 %tmp_310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_19"/></StgValue>
</operation>

<operation id="2385" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1269 %and_ln890_19 = and i1 %Range2_all_ones_19, i1 %xor_ln890_19

]]></Node>
<StgValue><ssdm name="and_ln890_19"/></StgValue>
</operation>

<operation id="2386" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1270 %deleted_ones_40 = select i1 %carry_41, i1 %and_ln890_19, i1 %Range1_all_ones_40

]]></Node>
<StgValue><ssdm name="deleted_ones_40"/></StgValue>
</operation>

<operation id="2387" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1271 %and_ln891_19 = and i1 %carry_41, i1 %Range1_all_ones_40

]]></Node>
<StgValue><ssdm name="and_ln891_19"/></StgValue>
</operation>

<operation id="2388" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1272 %xor_ln895_59 = xor i1 %deleted_zeros_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_59"/></StgValue>
</operation>

<operation id="2389" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1273 %or_ln895_39 = or i1 %p_Result_124, i1 %xor_ln895_59

]]></Node>
<StgValue><ssdm name="or_ln895_39"/></StgValue>
</operation>

<operation id="2390" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1274 %xor_ln895_60 = xor i1 %p_Result_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_60"/></StgValue>
</operation>

<operation id="2391" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1275 %overflow_62 = and i1 %or_ln895_39, i1 %xor_ln895_60

]]></Node>
<StgValue><ssdm name="overflow_62"/></StgValue>
</operation>

<operation id="2392" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1276 %xor_ln896_41 = xor i1 %deleted_ones_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_41"/></StgValue>
</operation>

<operation id="2393" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1277 %or_ln896_19 = or i1 %xor_ln896_40, i1 %xor_ln896_41

]]></Node>
<StgValue><ssdm name="or_ln896_19"/></StgValue>
</operation>

<operation id="2394" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1278 %xor_ln896_146 = xor i1 %and_ln891_19, i1 %or_ln896_19

]]></Node>
<StgValue><ssdm name="xor_ln896_146"/></StgValue>
</operation>

<operation id="2395" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1279 %underflow_19 = and i1 %xor_ln896_146, i1 %p_Result_122

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="2396" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1280 %or_ln346_19 = or i1 %overflow_62, i1 %underflow_19

]]></Node>
<StgValue><ssdm name="or_ln346_19"/></StgValue>
</operation>

<operation id="2397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1302 %zext_ln1270_21 = zext i7 %delta_V_21

]]></Node>
<StgValue><ssdm name="zext_ln1270_21"/></StgValue>
</operation>

<operation id="2398" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1303 %r_V_231 = mul i14 %zext_ln1270_21, i14 %zext_ln1270_21

]]></Node>
<StgValue><ssdm name="r_V_231"/></StgValue>
</operation>

<operation id="2399" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1304 %select_ln346_61 = select i1 %overflow_62, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_61"/></StgValue>
</operation>

<operation id="2400" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1305 %select_ln346_62 = select i1 %or_ln346_19, i8 %select_ln346_61, i8 %p_Val2_125

]]></Node>
<StgValue><ssdm name="select_ln346_62"/></StgValue>
</operation>

<operation id="2401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1309 %trunc_ln1347_20 = trunc i14 %r_V_231

]]></Node>
<StgValue><ssdm name="trunc_ln1347_20"/></StgValue>
</operation>

<operation id="2402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1317 %tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_231, i32 4

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="2403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1306 %lhs_V_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_62, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_42"/></StgValue>
</operation>

<operation id="2404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1307 %sext_ln1347_40 = sext i13 %lhs_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1347_40"/></StgValue>
</operation>

<operation id="2405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1308 %zext_ln1347_20 = zext i14 %r_V_231

]]></Node>
<StgValue><ssdm name="zext_ln1347_20"/></StgValue>
</operation>

<operation id="2406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1310 %sext_ln1347_41 = sext i13 %lhs_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1347_41"/></StgValue>
</operation>

<operation id="2407" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1311 %ret_V_42 = add i16 %sext_ln1347_40, i16 %zext_ln1347_20

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="2408" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1312 %add_ln1347_41 = add i14 %sext_ln1347_41, i14 %r_V_231

]]></Node>
<StgValue><ssdm name="add_ln1347_41"/></StgValue>
</operation>

<operation id="2409" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1313 %add_ln1347_42 = add i13 %lhs_V_42, i13 %trunc_ln1347_20

]]></Node>
<StgValue><ssdm name="add_ln1347_42"/></StgValue>
</operation>

<operation id="2410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1314 %p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_42, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_128"/></StgValue>
</operation>

<operation id="2411" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1315 %p_Val2_130 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_42, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_130"/></StgValue>
</operation>

<operation id="2412" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1316 %p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_42, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="2413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1318 %zext_ln377_21 = zext i1 %tmp_317

]]></Node>
<StgValue><ssdm name="zext_ln377_21"/></StgValue>
</operation>

<operation id="2414" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1319 %p_Val2_131 = add i8 %zext_ln377_21, i8 %p_Val2_130

]]></Node>
<StgValue><ssdm name="p_Val2_131"/></StgValue>
</operation>

<operation id="2415" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1320 %p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_131, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="2416" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1321 %xor_ln896_42 = xor i1 %p_Result_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_42"/></StgValue>
</operation>

<operation id="2417" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1322 %carry_43 = and i1 %p_Result_129, i1 %xor_ln896_42

]]></Node>
<StgValue><ssdm name="carry_43"/></StgValue>
</operation>

<operation id="2418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1323 %tmp_45 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_42, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2419" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1324 %Range2_all_ones_20 = icmp_eq  i2 %tmp_45, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_20"/></StgValue>
</operation>

<operation id="2420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1325 %tmp_46 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_42, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2421" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1326 %Range1_all_ones_42 = icmp_eq  i3 %tmp_46, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_42"/></StgValue>
</operation>

<operation id="2422" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1327 %Range1_all_zeros_20 = icmp_eq  i3 %tmp_46, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_20"/></StgValue>
</operation>

<operation id="2423" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1328 %deleted_zeros_20 = select i1 %carry_43, i1 %Range1_all_ones_42, i1 %Range1_all_zeros_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_20"/></StgValue>
</operation>

<operation id="2424" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1329 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_41, i32 13

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2425" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1330 %xor_ln890_20 = xor i1 %tmp_319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_20"/></StgValue>
</operation>

<operation id="2426" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1331 %and_ln890_20 = and i1 %Range2_all_ones_20, i1 %xor_ln890_20

]]></Node>
<StgValue><ssdm name="and_ln890_20"/></StgValue>
</operation>

<operation id="2427" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1332 %deleted_ones_42 = select i1 %carry_43, i1 %and_ln890_20, i1 %Range1_all_ones_42

]]></Node>
<StgValue><ssdm name="deleted_ones_42"/></StgValue>
</operation>

<operation id="2428" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1333 %and_ln891_20 = and i1 %carry_43, i1 %Range1_all_ones_42

]]></Node>
<StgValue><ssdm name="and_ln891_20"/></StgValue>
</operation>

<operation id="2429" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1334 %xor_ln895_62 = xor i1 %deleted_zeros_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_62"/></StgValue>
</operation>

<operation id="2430" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1335 %or_ln895_41 = or i1 %p_Result_130, i1 %xor_ln895_62

]]></Node>
<StgValue><ssdm name="or_ln895_41"/></StgValue>
</operation>

<operation id="2431" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1336 %xor_ln895_63 = xor i1 %p_Result_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_63"/></StgValue>
</operation>

<operation id="2432" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1337 %overflow_65 = and i1 %or_ln895_41, i1 %xor_ln895_63

]]></Node>
<StgValue><ssdm name="overflow_65"/></StgValue>
</operation>

<operation id="2433" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1338 %xor_ln896_43 = xor i1 %deleted_ones_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_43"/></StgValue>
</operation>

<operation id="2434" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1339 %or_ln896_20 = or i1 %xor_ln896_42, i1 %xor_ln896_43

]]></Node>
<StgValue><ssdm name="or_ln896_20"/></StgValue>
</operation>

<operation id="2435" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1340 %xor_ln896_147 = xor i1 %and_ln891_20, i1 %or_ln896_20

]]></Node>
<StgValue><ssdm name="xor_ln896_147"/></StgValue>
</operation>

<operation id="2436" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1341 %underflow_20 = and i1 %xor_ln896_147, i1 %p_Result_128

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="2437" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1342 %or_ln346_20 = or i1 %overflow_65, i1 %underflow_20

]]></Node>
<StgValue><ssdm name="or_ln346_20"/></StgValue>
</operation>

<operation id="2438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1364 %zext_ln1270_22 = zext i7 %delta_V_22

]]></Node>
<StgValue><ssdm name="zext_ln1270_22"/></StgValue>
</operation>

<operation id="2439" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1365 %r_V_233 = mul i14 %zext_ln1270_22, i14 %zext_ln1270_22

]]></Node>
<StgValue><ssdm name="r_V_233"/></StgValue>
</operation>

<operation id="2440" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1366 %select_ln346_64 = select i1 %overflow_65, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_64"/></StgValue>
</operation>

<operation id="2441" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1367 %select_ln346_65 = select i1 %or_ln346_20, i8 %select_ln346_64, i8 %p_Val2_131

]]></Node>
<StgValue><ssdm name="select_ln346_65"/></StgValue>
</operation>

<operation id="2442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1371 %trunc_ln1347_21 = trunc i14 %r_V_233

]]></Node>
<StgValue><ssdm name="trunc_ln1347_21"/></StgValue>
</operation>

<operation id="2443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1379 %tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_233, i32 4

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="2444" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1368 %lhs_V_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_65, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_44"/></StgValue>
</operation>

<operation id="2445" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1369 %sext_ln1347_42 = sext i13 %lhs_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1347_42"/></StgValue>
</operation>

<operation id="2446" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1370 %zext_ln1347_21 = zext i14 %r_V_233

]]></Node>
<StgValue><ssdm name="zext_ln1347_21"/></StgValue>
</operation>

<operation id="2447" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1372 %sext_ln1347_43 = sext i13 %lhs_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1347_43"/></StgValue>
</operation>

<operation id="2448" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1373 %ret_V_44 = add i16 %sext_ln1347_42, i16 %zext_ln1347_21

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="2449" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1374 %add_ln1347_43 = add i14 %sext_ln1347_43, i14 %r_V_233

]]></Node>
<StgValue><ssdm name="add_ln1347_43"/></StgValue>
</operation>

<operation id="2450" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1375 %add_ln1347_44 = add i13 %lhs_V_44, i13 %trunc_ln1347_21

]]></Node>
<StgValue><ssdm name="add_ln1347_44"/></StgValue>
</operation>

<operation id="2451" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1376 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_44, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="2452" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1377 %p_Val2_136 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_44, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_136"/></StgValue>
</operation>

<operation id="2453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1378 %p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_44, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="2454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1380 %zext_ln377_22 = zext i1 %tmp_326

]]></Node>
<StgValue><ssdm name="zext_ln377_22"/></StgValue>
</operation>

<operation id="2455" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1381 %p_Val2_137 = add i8 %zext_ln377_22, i8 %p_Val2_136

]]></Node>
<StgValue><ssdm name="p_Val2_137"/></StgValue>
</operation>

<operation id="2456" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1382 %p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_137, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="2457" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1383 %xor_ln896_44 = xor i1 %p_Result_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_44"/></StgValue>
</operation>

<operation id="2458" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1384 %carry_45 = and i1 %p_Result_135, i1 %xor_ln896_44

]]></Node>
<StgValue><ssdm name="carry_45"/></StgValue>
</operation>

<operation id="2459" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1385 %tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_44, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2460" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1386 %Range2_all_ones_21 = icmp_eq  i2 %tmp_48, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="2461" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1387 %tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_44, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2462" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1388 %Range1_all_ones_44 = icmp_eq  i3 %tmp_49, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_44"/></StgValue>
</operation>

<operation id="2463" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1389 %Range1_all_zeros_21 = icmp_eq  i3 %tmp_49, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="2464" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1390 %deleted_zeros_21 = select i1 %carry_45, i1 %Range1_all_ones_44, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_21"/></StgValue>
</operation>

<operation id="2465" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1391 %tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_43, i32 13

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2466" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1392 %xor_ln890_21 = xor i1 %tmp_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_21"/></StgValue>
</operation>

<operation id="2467" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1393 %and_ln890_21 = and i1 %Range2_all_ones_21, i1 %xor_ln890_21

]]></Node>
<StgValue><ssdm name="and_ln890_21"/></StgValue>
</operation>

<operation id="2468" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1394 %deleted_ones_44 = select i1 %carry_45, i1 %and_ln890_21, i1 %Range1_all_ones_44

]]></Node>
<StgValue><ssdm name="deleted_ones_44"/></StgValue>
</operation>

<operation id="2469" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1395 %and_ln891_21 = and i1 %carry_45, i1 %Range1_all_ones_44

]]></Node>
<StgValue><ssdm name="and_ln891_21"/></StgValue>
</operation>

<operation id="2470" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1396 %xor_ln895_65 = xor i1 %deleted_zeros_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_65"/></StgValue>
</operation>

<operation id="2471" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1397 %or_ln895_43 = or i1 %p_Result_136, i1 %xor_ln895_65

]]></Node>
<StgValue><ssdm name="or_ln895_43"/></StgValue>
</operation>

<operation id="2472" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1398 %xor_ln895_66 = xor i1 %p_Result_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_66"/></StgValue>
</operation>

<operation id="2473" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1399 %overflow_68 = and i1 %or_ln895_43, i1 %xor_ln895_66

]]></Node>
<StgValue><ssdm name="overflow_68"/></StgValue>
</operation>

<operation id="2474" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1400 %xor_ln896_45 = xor i1 %deleted_ones_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_45"/></StgValue>
</operation>

<operation id="2475" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1401 %or_ln896_21 = or i1 %xor_ln896_44, i1 %xor_ln896_45

]]></Node>
<StgValue><ssdm name="or_ln896_21"/></StgValue>
</operation>

<operation id="2476" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1402 %xor_ln896_148 = xor i1 %and_ln891_21, i1 %or_ln896_21

]]></Node>
<StgValue><ssdm name="xor_ln896_148"/></StgValue>
</operation>

<operation id="2477" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1403 %underflow_21 = and i1 %xor_ln896_148, i1 %p_Result_134

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="2478" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1404 %or_ln346_21 = or i1 %overflow_68, i1 %underflow_21

]]></Node>
<StgValue><ssdm name="or_ln346_21"/></StgValue>
</operation>

<operation id="2479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1426 %zext_ln1270_23 = zext i7 %delta_V_23

]]></Node>
<StgValue><ssdm name="zext_ln1270_23"/></StgValue>
</operation>

<operation id="2480" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1427 %r_V_235 = mul i14 %zext_ln1270_23, i14 %zext_ln1270_23

]]></Node>
<StgValue><ssdm name="r_V_235"/></StgValue>
</operation>

<operation id="2481" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1428 %select_ln346_67 = select i1 %overflow_68, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_67"/></StgValue>
</operation>

<operation id="2482" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1429 %select_ln346_68 = select i1 %or_ln346_21, i8 %select_ln346_67, i8 %p_Val2_137

]]></Node>
<StgValue><ssdm name="select_ln346_68"/></StgValue>
</operation>

<operation id="2483" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1433 %trunc_ln1347_22 = trunc i14 %r_V_235

]]></Node>
<StgValue><ssdm name="trunc_ln1347_22"/></StgValue>
</operation>

<operation id="2484" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1441 %tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_235, i32 4

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="2485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1430 %lhs_V_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_68, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_46"/></StgValue>
</operation>

<operation id="2486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1431 %sext_ln1347_44 = sext i13 %lhs_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1347_44"/></StgValue>
</operation>

<operation id="2487" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1432 %zext_ln1347_22 = zext i14 %r_V_235

]]></Node>
<StgValue><ssdm name="zext_ln1347_22"/></StgValue>
</operation>

<operation id="2488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1434 %sext_ln1347_45 = sext i13 %lhs_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1347_45"/></StgValue>
</operation>

<operation id="2489" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1435 %ret_V_46 = add i16 %sext_ln1347_44, i16 %zext_ln1347_22

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="2490" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1436 %add_ln1347_45 = add i14 %sext_ln1347_45, i14 %r_V_235

]]></Node>
<StgValue><ssdm name="add_ln1347_45"/></StgValue>
</operation>

<operation id="2491" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1437 %add_ln1347_46 = add i13 %lhs_V_46, i13 %trunc_ln1347_22

]]></Node>
<StgValue><ssdm name="add_ln1347_46"/></StgValue>
</operation>

<operation id="2492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1438 %p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_46, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="2493" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1439 %p_Val2_142 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_46, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_142"/></StgValue>
</operation>

<operation id="2494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1440 %p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_46, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="2495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1442 %zext_ln377_23 = zext i1 %tmp_335

]]></Node>
<StgValue><ssdm name="zext_ln377_23"/></StgValue>
</operation>

<operation id="2496" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1443 %p_Val2_143 = add i8 %zext_ln377_23, i8 %p_Val2_142

]]></Node>
<StgValue><ssdm name="p_Val2_143"/></StgValue>
</operation>

<operation id="2497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1444 %p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_143, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="2498" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1445 %xor_ln896_46 = xor i1 %p_Result_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_46"/></StgValue>
</operation>

<operation id="2499" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1446 %carry_47 = and i1 %p_Result_141, i1 %xor_ln896_46

]]></Node>
<StgValue><ssdm name="carry_47"/></StgValue>
</operation>

<operation id="2500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1447 %tmp_50 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_46, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2501" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1448 %Range2_all_ones_22 = icmp_eq  i2 %tmp_50, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_22"/></StgValue>
</operation>

<operation id="2502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1449 %tmp_51 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_46, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2503" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1450 %Range1_all_ones_46 = icmp_eq  i3 %tmp_51, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_46"/></StgValue>
</operation>

<operation id="2504" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1451 %Range1_all_zeros_22 = icmp_eq  i3 %tmp_51, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_22"/></StgValue>
</operation>

<operation id="2505" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1452 %deleted_zeros_22 = select i1 %carry_47, i1 %Range1_all_ones_46, i1 %Range1_all_zeros_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_22"/></StgValue>
</operation>

<operation id="2506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1453 %tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_45, i32 13

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2507" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1454 %xor_ln890_22 = xor i1 %tmp_337, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_22"/></StgValue>
</operation>

<operation id="2508" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1455 %and_ln890_22 = and i1 %Range2_all_ones_22, i1 %xor_ln890_22

]]></Node>
<StgValue><ssdm name="and_ln890_22"/></StgValue>
</operation>

<operation id="2509" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1456 %deleted_ones_46 = select i1 %carry_47, i1 %and_ln890_22, i1 %Range1_all_ones_46

]]></Node>
<StgValue><ssdm name="deleted_ones_46"/></StgValue>
</operation>

<operation id="2510" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1457 %and_ln891_22 = and i1 %carry_47, i1 %Range1_all_ones_46

]]></Node>
<StgValue><ssdm name="and_ln891_22"/></StgValue>
</operation>

<operation id="2511" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1458 %xor_ln895_68 = xor i1 %deleted_zeros_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_68"/></StgValue>
</operation>

<operation id="2512" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1459 %or_ln895_45 = or i1 %p_Result_142, i1 %xor_ln895_68

]]></Node>
<StgValue><ssdm name="or_ln895_45"/></StgValue>
</operation>

<operation id="2513" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1460 %xor_ln895_69 = xor i1 %p_Result_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_69"/></StgValue>
</operation>

<operation id="2514" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1461 %overflow_71 = and i1 %or_ln895_45, i1 %xor_ln895_69

]]></Node>
<StgValue><ssdm name="overflow_71"/></StgValue>
</operation>

<operation id="2515" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1462 %xor_ln896_47 = xor i1 %deleted_ones_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_47"/></StgValue>
</operation>

<operation id="2516" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1463 %or_ln896_22 = or i1 %xor_ln896_46, i1 %xor_ln896_47

]]></Node>
<StgValue><ssdm name="or_ln896_22"/></StgValue>
</operation>

<operation id="2517" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1464 %xor_ln896_149 = xor i1 %and_ln891_22, i1 %or_ln896_22

]]></Node>
<StgValue><ssdm name="xor_ln896_149"/></StgValue>
</operation>

<operation id="2518" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1465 %underflow_22 = and i1 %xor_ln896_149, i1 %p_Result_140

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="2519" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1466 %or_ln346_22 = or i1 %overflow_71, i1 %underflow_22

]]></Node>
<StgValue><ssdm name="or_ln346_22"/></StgValue>
</operation>

<operation id="2520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1488 %zext_ln1270_24 = zext i7 %delta_V_24

]]></Node>
<StgValue><ssdm name="zext_ln1270_24"/></StgValue>
</operation>

<operation id="2521" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1489 %r_V_237 = mul i14 %zext_ln1270_24, i14 %zext_ln1270_24

]]></Node>
<StgValue><ssdm name="r_V_237"/></StgValue>
</operation>

<operation id="2522" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1490 %select_ln346_70 = select i1 %overflow_71, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_70"/></StgValue>
</operation>

<operation id="2523" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1491 %select_ln346_71 = select i1 %or_ln346_22, i8 %select_ln346_70, i8 %p_Val2_143

]]></Node>
<StgValue><ssdm name="select_ln346_71"/></StgValue>
</operation>

<operation id="2524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1495 %trunc_ln1347_23 = trunc i14 %r_V_237

]]></Node>
<StgValue><ssdm name="trunc_ln1347_23"/></StgValue>
</operation>

<operation id="2525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1503 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_237, i32 4

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="2526" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1492 %lhs_V_48 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_71, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_48"/></StgValue>
</operation>

<operation id="2527" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1493 %sext_ln1347_46 = sext i13 %lhs_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1347_46"/></StgValue>
</operation>

<operation id="2528" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1494 %zext_ln1347_23 = zext i14 %r_V_237

]]></Node>
<StgValue><ssdm name="zext_ln1347_23"/></StgValue>
</operation>

<operation id="2529" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1496 %sext_ln1347_47 = sext i13 %lhs_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1347_47"/></StgValue>
</operation>

<operation id="2530" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1497 %ret_V_48 = add i16 %sext_ln1347_46, i16 %zext_ln1347_23

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="2531" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1498 %add_ln1347_47 = add i14 %sext_ln1347_47, i14 %r_V_237

]]></Node>
<StgValue><ssdm name="add_ln1347_47"/></StgValue>
</operation>

<operation id="2532" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1499 %add_ln1347_48 = add i13 %lhs_V_48, i13 %trunc_ln1347_23

]]></Node>
<StgValue><ssdm name="add_ln1347_48"/></StgValue>
</operation>

<operation id="2533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1500 %p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_48, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="2534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1501 %p_Val2_148 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_48, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_148"/></StgValue>
</operation>

<operation id="2535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1502 %p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_48, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="2536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1504 %zext_ln377_24 = zext i1 %tmp_344

]]></Node>
<StgValue><ssdm name="zext_ln377_24"/></StgValue>
</operation>

<operation id="2537" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1505 %p_Val2_149 = add i8 %zext_ln377_24, i8 %p_Val2_148

]]></Node>
<StgValue><ssdm name="p_Val2_149"/></StgValue>
</operation>

<operation id="2538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1506 %p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_149, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="2539" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1507 %xor_ln896_48 = xor i1 %p_Result_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_48"/></StgValue>
</operation>

<operation id="2540" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1508 %carry_49 = and i1 %p_Result_147, i1 %xor_ln896_48

]]></Node>
<StgValue><ssdm name="carry_49"/></StgValue>
</operation>

<operation id="2541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1509 %tmp_52 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_48, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2542" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1510 %Range2_all_ones_23 = icmp_eq  i2 %tmp_52, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_23"/></StgValue>
</operation>

<operation id="2543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1511 %tmp_53 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_48, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2544" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1512 %Range1_all_ones_48 = icmp_eq  i3 %tmp_53, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_48"/></StgValue>
</operation>

<operation id="2545" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1513 %Range1_all_zeros_23 = icmp_eq  i3 %tmp_53, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_23"/></StgValue>
</operation>

<operation id="2546" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1514 %deleted_zeros_23 = select i1 %carry_49, i1 %Range1_all_ones_48, i1 %Range1_all_zeros_23

]]></Node>
<StgValue><ssdm name="deleted_zeros_23"/></StgValue>
</operation>

<operation id="2547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1515 %tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_47, i32 13

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2548" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1516 %xor_ln890_23 = xor i1 %tmp_346, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_23"/></StgValue>
</operation>

<operation id="2549" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1517 %and_ln890_23 = and i1 %Range2_all_ones_23, i1 %xor_ln890_23

]]></Node>
<StgValue><ssdm name="and_ln890_23"/></StgValue>
</operation>

<operation id="2550" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1518 %deleted_ones_48 = select i1 %carry_49, i1 %and_ln890_23, i1 %Range1_all_ones_48

]]></Node>
<StgValue><ssdm name="deleted_ones_48"/></StgValue>
</operation>

<operation id="2551" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1519 %and_ln891_23 = and i1 %carry_49, i1 %Range1_all_ones_48

]]></Node>
<StgValue><ssdm name="and_ln891_23"/></StgValue>
</operation>

<operation id="2552" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1520 %xor_ln895_71 = xor i1 %deleted_zeros_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_71"/></StgValue>
</operation>

<operation id="2553" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1521 %or_ln895_47 = or i1 %p_Result_148, i1 %xor_ln895_71

]]></Node>
<StgValue><ssdm name="or_ln895_47"/></StgValue>
</operation>

<operation id="2554" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1522 %xor_ln895_72 = xor i1 %p_Result_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_72"/></StgValue>
</operation>

<operation id="2555" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1523 %overflow_74 = and i1 %or_ln895_47, i1 %xor_ln895_72

]]></Node>
<StgValue><ssdm name="overflow_74"/></StgValue>
</operation>

<operation id="2556" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1524 %xor_ln896_49 = xor i1 %deleted_ones_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_49"/></StgValue>
</operation>

<operation id="2557" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1525 %or_ln896_23 = or i1 %xor_ln896_48, i1 %xor_ln896_49

]]></Node>
<StgValue><ssdm name="or_ln896_23"/></StgValue>
</operation>

<operation id="2558" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1526 %xor_ln896_150 = xor i1 %and_ln891_23, i1 %or_ln896_23

]]></Node>
<StgValue><ssdm name="xor_ln896_150"/></StgValue>
</operation>

<operation id="2559" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1527 %underflow_23 = and i1 %xor_ln896_150, i1 %p_Result_146

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="2560" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1528 %or_ln346_23 = or i1 %overflow_74, i1 %underflow_23

]]></Node>
<StgValue><ssdm name="or_ln346_23"/></StgValue>
</operation>

<operation id="2561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1550 %zext_ln1270_25 = zext i7 %delta_V_25

]]></Node>
<StgValue><ssdm name="zext_ln1270_25"/></StgValue>
</operation>

<operation id="2562" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1551 %r_V_239 = mul i14 %zext_ln1270_25, i14 %zext_ln1270_25

]]></Node>
<StgValue><ssdm name="r_V_239"/></StgValue>
</operation>

<operation id="2563" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1552 %select_ln346_73 = select i1 %overflow_74, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_73"/></StgValue>
</operation>

<operation id="2564" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1553 %select_ln346_74 = select i1 %or_ln346_23, i8 %select_ln346_73, i8 %p_Val2_149

]]></Node>
<StgValue><ssdm name="select_ln346_74"/></StgValue>
</operation>

<operation id="2565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1557 %trunc_ln1347_24 = trunc i14 %r_V_239

]]></Node>
<StgValue><ssdm name="trunc_ln1347_24"/></StgValue>
</operation>

<operation id="2566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1565 %tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_239, i32 4

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="2567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1554 %lhs_V_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_74, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_50"/></StgValue>
</operation>

<operation id="2568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1555 %sext_ln1347_48 = sext i13 %lhs_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1347_48"/></StgValue>
</operation>

<operation id="2569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1556 %zext_ln1347_24 = zext i14 %r_V_239

]]></Node>
<StgValue><ssdm name="zext_ln1347_24"/></StgValue>
</operation>

<operation id="2570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1558 %sext_ln1347_49 = sext i13 %lhs_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1347_49"/></StgValue>
</operation>

<operation id="2571" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1559 %ret_V_50 = add i16 %sext_ln1347_48, i16 %zext_ln1347_24

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="2572" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1560 %add_ln1347_49 = add i14 %sext_ln1347_49, i14 %r_V_239

]]></Node>
<StgValue><ssdm name="add_ln1347_49"/></StgValue>
</operation>

<operation id="2573" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1561 %add_ln1347_50 = add i13 %lhs_V_50, i13 %trunc_ln1347_24

]]></Node>
<StgValue><ssdm name="add_ln1347_50"/></StgValue>
</operation>

<operation id="2574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1562 %p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_50, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="2575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1563 %p_Val2_154 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_50, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_154"/></StgValue>
</operation>

<operation id="2576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1564 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_50, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="2577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1566 %zext_ln377_25 = zext i1 %tmp_353

]]></Node>
<StgValue><ssdm name="zext_ln377_25"/></StgValue>
</operation>

<operation id="2578" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1567 %p_Val2_155 = add i8 %zext_ln377_25, i8 %p_Val2_154

]]></Node>
<StgValue><ssdm name="p_Val2_155"/></StgValue>
</operation>

<operation id="2579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1568 %p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_155, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>

<operation id="2580" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1569 %xor_ln896_50 = xor i1 %p_Result_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_50"/></StgValue>
</operation>

<operation id="2581" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1570 %carry_51 = and i1 %p_Result_153, i1 %xor_ln896_50

]]></Node>
<StgValue><ssdm name="carry_51"/></StgValue>
</operation>

<operation id="2582" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1571 %tmp_54 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_50, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2583" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1572 %Range2_all_ones_24 = icmp_eq  i2 %tmp_54, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="2584" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1573 %tmp_55 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_50, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2585" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1574 %Range1_all_ones_50 = icmp_eq  i3 %tmp_55, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_50"/></StgValue>
</operation>

<operation id="2586" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1575 %Range1_all_zeros_24 = icmp_eq  i3 %tmp_55, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_24"/></StgValue>
</operation>

<operation id="2587" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1576 %deleted_zeros_24 = select i1 %carry_51, i1 %Range1_all_ones_50, i1 %Range1_all_zeros_24

]]></Node>
<StgValue><ssdm name="deleted_zeros_24"/></StgValue>
</operation>

<operation id="2588" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1577 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_49, i32 13

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2589" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1578 %xor_ln890_24 = xor i1 %tmp_355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_24"/></StgValue>
</operation>

<operation id="2590" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1579 %and_ln890_24 = and i1 %Range2_all_ones_24, i1 %xor_ln890_24

]]></Node>
<StgValue><ssdm name="and_ln890_24"/></StgValue>
</operation>

<operation id="2591" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1580 %deleted_ones_50 = select i1 %carry_51, i1 %and_ln890_24, i1 %Range1_all_ones_50

]]></Node>
<StgValue><ssdm name="deleted_ones_50"/></StgValue>
</operation>

<operation id="2592" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1581 %and_ln891_24 = and i1 %carry_51, i1 %Range1_all_ones_50

]]></Node>
<StgValue><ssdm name="and_ln891_24"/></StgValue>
</operation>

<operation id="2593" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1582 %xor_ln895_74 = xor i1 %deleted_zeros_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_74"/></StgValue>
</operation>

<operation id="2594" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1583 %or_ln895_49 = or i1 %p_Result_154, i1 %xor_ln895_74

]]></Node>
<StgValue><ssdm name="or_ln895_49"/></StgValue>
</operation>

<operation id="2595" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1584 %xor_ln895_75 = xor i1 %p_Result_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_75"/></StgValue>
</operation>

<operation id="2596" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1585 %overflow_77 = and i1 %or_ln895_49, i1 %xor_ln895_75

]]></Node>
<StgValue><ssdm name="overflow_77"/></StgValue>
</operation>

<operation id="2597" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1586 %xor_ln896_51 = xor i1 %deleted_ones_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_51"/></StgValue>
</operation>

<operation id="2598" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1587 %or_ln896_24 = or i1 %xor_ln896_50, i1 %xor_ln896_51

]]></Node>
<StgValue><ssdm name="or_ln896_24"/></StgValue>
</operation>

<operation id="2599" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1588 %xor_ln896_151 = xor i1 %and_ln891_24, i1 %or_ln896_24

]]></Node>
<StgValue><ssdm name="xor_ln896_151"/></StgValue>
</operation>

<operation id="2600" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1589 %underflow_24 = and i1 %xor_ln896_151, i1 %p_Result_152

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="2601" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1590 %or_ln346_24 = or i1 %overflow_77, i1 %underflow_24

]]></Node>
<StgValue><ssdm name="or_ln346_24"/></StgValue>
</operation>

<operation id="2602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1612 %zext_ln1270_26 = zext i7 %delta_V_26

]]></Node>
<StgValue><ssdm name="zext_ln1270_26"/></StgValue>
</operation>

<operation id="2603" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1613 %r_V_241 = mul i14 %zext_ln1270_26, i14 %zext_ln1270_26

]]></Node>
<StgValue><ssdm name="r_V_241"/></StgValue>
</operation>

<operation id="2604" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1614 %select_ln346_76 = select i1 %overflow_77, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_76"/></StgValue>
</operation>

<operation id="2605" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1615 %select_ln346_77 = select i1 %or_ln346_24, i8 %select_ln346_76, i8 %p_Val2_155

]]></Node>
<StgValue><ssdm name="select_ln346_77"/></StgValue>
</operation>

<operation id="2606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1619 %trunc_ln1347_25 = trunc i14 %r_V_241

]]></Node>
<StgValue><ssdm name="trunc_ln1347_25"/></StgValue>
</operation>

<operation id="2607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1627 %tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_241, i32 4

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="2608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1616 %lhs_V_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_77, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_52"/></StgValue>
</operation>

<operation id="2609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1617 %sext_ln1347_50 = sext i13 %lhs_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1347_50"/></StgValue>
</operation>

<operation id="2610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1618 %zext_ln1347_25 = zext i14 %r_V_241

]]></Node>
<StgValue><ssdm name="zext_ln1347_25"/></StgValue>
</operation>

<operation id="2611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1620 %sext_ln1347_51 = sext i13 %lhs_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1347_51"/></StgValue>
</operation>

<operation id="2612" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1621 %ret_V_52 = add i16 %sext_ln1347_50, i16 %zext_ln1347_25

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="2613" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1622 %add_ln1347_51 = add i14 %sext_ln1347_51, i14 %r_V_241

]]></Node>
<StgValue><ssdm name="add_ln1347_51"/></StgValue>
</operation>

<operation id="2614" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1623 %add_ln1347_52 = add i13 %lhs_V_52, i13 %trunc_ln1347_25

]]></Node>
<StgValue><ssdm name="add_ln1347_52"/></StgValue>
</operation>

<operation id="2615" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1624 %p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_52, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="2616" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1625 %p_Val2_160 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_52, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_160"/></StgValue>
</operation>

<operation id="2617" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1626 %p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_52, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="2618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1628 %zext_ln377_26 = zext i1 %tmp_362

]]></Node>
<StgValue><ssdm name="zext_ln377_26"/></StgValue>
</operation>

<operation id="2619" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1629 %p_Val2_161 = add i8 %zext_ln377_26, i8 %p_Val2_160

]]></Node>
<StgValue><ssdm name="p_Val2_161"/></StgValue>
</operation>

<operation id="2620" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1630 %p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_161, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="2621" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1631 %xor_ln896_52 = xor i1 %p_Result_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_52"/></StgValue>
</operation>

<operation id="2622" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1632 %carry_53 = and i1 %p_Result_159, i1 %xor_ln896_52

]]></Node>
<StgValue><ssdm name="carry_53"/></StgValue>
</operation>

<operation id="2623" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1633 %tmp_57 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_52, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2624" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1634 %Range2_all_ones_25 = icmp_eq  i2 %tmp_57, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_25"/></StgValue>
</operation>

<operation id="2625" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1635 %tmp_58 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_52, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2626" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1636 %Range1_all_ones_52 = icmp_eq  i3 %tmp_58, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_52"/></StgValue>
</operation>

<operation id="2627" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1637 %Range1_all_zeros_25 = icmp_eq  i3 %tmp_58, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_25"/></StgValue>
</operation>

<operation id="2628" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1638 %deleted_zeros_25 = select i1 %carry_53, i1 %Range1_all_ones_52, i1 %Range1_all_zeros_25

]]></Node>
<StgValue><ssdm name="deleted_zeros_25"/></StgValue>
</operation>

<operation id="2629" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1639 %tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_51, i32 13

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2630" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1640 %xor_ln890_25 = xor i1 %tmp_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_25"/></StgValue>
</operation>

<operation id="2631" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1641 %and_ln890_25 = and i1 %Range2_all_ones_25, i1 %xor_ln890_25

]]></Node>
<StgValue><ssdm name="and_ln890_25"/></StgValue>
</operation>

<operation id="2632" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1642 %deleted_ones_52 = select i1 %carry_53, i1 %and_ln890_25, i1 %Range1_all_ones_52

]]></Node>
<StgValue><ssdm name="deleted_ones_52"/></StgValue>
</operation>

<operation id="2633" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1643 %and_ln891_25 = and i1 %carry_53, i1 %Range1_all_ones_52

]]></Node>
<StgValue><ssdm name="and_ln891_25"/></StgValue>
</operation>

<operation id="2634" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1644 %xor_ln895_77 = xor i1 %deleted_zeros_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_77"/></StgValue>
</operation>

<operation id="2635" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1645 %or_ln895_51 = or i1 %p_Result_160, i1 %xor_ln895_77

]]></Node>
<StgValue><ssdm name="or_ln895_51"/></StgValue>
</operation>

<operation id="2636" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1646 %xor_ln895_78 = xor i1 %p_Result_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_78"/></StgValue>
</operation>

<operation id="2637" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1647 %overflow_80 = and i1 %or_ln895_51, i1 %xor_ln895_78

]]></Node>
<StgValue><ssdm name="overflow_80"/></StgValue>
</operation>

<operation id="2638" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1648 %xor_ln896_53 = xor i1 %deleted_ones_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_53"/></StgValue>
</operation>

<operation id="2639" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1649 %or_ln896_25 = or i1 %xor_ln896_52, i1 %xor_ln896_53

]]></Node>
<StgValue><ssdm name="or_ln896_25"/></StgValue>
</operation>

<operation id="2640" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1650 %xor_ln896_152 = xor i1 %and_ln891_25, i1 %or_ln896_25

]]></Node>
<StgValue><ssdm name="xor_ln896_152"/></StgValue>
</operation>

<operation id="2641" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1651 %underflow_25 = and i1 %xor_ln896_152, i1 %p_Result_158

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="2642" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1652 %or_ln346_25 = or i1 %overflow_80, i1 %underflow_25

]]></Node>
<StgValue><ssdm name="or_ln346_25"/></StgValue>
</operation>

<operation id="2643" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1674 %zext_ln1270_27 = zext i7 %delta_V_27

]]></Node>
<StgValue><ssdm name="zext_ln1270_27"/></StgValue>
</operation>

<operation id="2644" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1675 %r_V_243 = mul i14 %zext_ln1270_27, i14 %zext_ln1270_27

]]></Node>
<StgValue><ssdm name="r_V_243"/></StgValue>
</operation>

<operation id="2645" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1676 %select_ln346_79 = select i1 %overflow_80, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_79"/></StgValue>
</operation>

<operation id="2646" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1677 %select_ln346_80 = select i1 %or_ln346_25, i8 %select_ln346_79, i8 %p_Val2_161

]]></Node>
<StgValue><ssdm name="select_ln346_80"/></StgValue>
</operation>

<operation id="2647" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1681 %trunc_ln1347_26 = trunc i14 %r_V_243

]]></Node>
<StgValue><ssdm name="trunc_ln1347_26"/></StgValue>
</operation>

<operation id="2648" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1689 %tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_243, i32 4

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="2649" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1678 %lhs_V_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_80, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_54"/></StgValue>
</operation>

<operation id="2650" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1679 %sext_ln1347_52 = sext i13 %lhs_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1347_52"/></StgValue>
</operation>

<operation id="2651" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1680 %zext_ln1347_26 = zext i14 %r_V_243

]]></Node>
<StgValue><ssdm name="zext_ln1347_26"/></StgValue>
</operation>

<operation id="2652" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1682 %sext_ln1347_53 = sext i13 %lhs_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1347_53"/></StgValue>
</operation>

<operation id="2653" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1683 %ret_V_54 = add i16 %sext_ln1347_52, i16 %zext_ln1347_26

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="2654" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1684 %add_ln1347_53 = add i14 %sext_ln1347_53, i14 %r_V_243

]]></Node>
<StgValue><ssdm name="add_ln1347_53"/></StgValue>
</operation>

<operation id="2655" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1685 %add_ln1347_54 = add i13 %lhs_V_54, i13 %trunc_ln1347_26

]]></Node>
<StgValue><ssdm name="add_ln1347_54"/></StgValue>
</operation>

<operation id="2656" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1686 %p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_54, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="2657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1687 %p_Val2_166 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_54, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_166"/></StgValue>
</operation>

<operation id="2658" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1688 %p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_54, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>

<operation id="2659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1690 %zext_ln377_27 = zext i1 %tmp_371

]]></Node>
<StgValue><ssdm name="zext_ln377_27"/></StgValue>
</operation>

<operation id="2660" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1691 %p_Val2_167 = add i8 %zext_ln377_27, i8 %p_Val2_166

]]></Node>
<StgValue><ssdm name="p_Val2_167"/></StgValue>
</operation>

<operation id="2661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1692 %p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_167, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="2662" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1693 %xor_ln896_54 = xor i1 %p_Result_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_54"/></StgValue>
</operation>

<operation id="2663" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1694 %carry_55 = and i1 %p_Result_165, i1 %xor_ln896_54

]]></Node>
<StgValue><ssdm name="carry_55"/></StgValue>
</operation>

<operation id="2664" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1695 %tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_54, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2665" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1696 %Range2_all_ones_26 = icmp_eq  i2 %tmp_59, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_26"/></StgValue>
</operation>

<operation id="2666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1697 %tmp_60 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_54, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2667" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1698 %Range1_all_ones_54 = icmp_eq  i3 %tmp_60, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_54"/></StgValue>
</operation>

<operation id="2668" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1699 %Range1_all_zeros_26 = icmp_eq  i3 %tmp_60, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_26"/></StgValue>
</operation>

<operation id="2669" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1700 %deleted_zeros_26 = select i1 %carry_55, i1 %Range1_all_ones_54, i1 %Range1_all_zeros_26

]]></Node>
<StgValue><ssdm name="deleted_zeros_26"/></StgValue>
</operation>

<operation id="2670" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1701 %tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_53, i32 13

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2671" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1702 %xor_ln890_26 = xor i1 %tmp_373, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_26"/></StgValue>
</operation>

<operation id="2672" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1703 %and_ln890_26 = and i1 %Range2_all_ones_26, i1 %xor_ln890_26

]]></Node>
<StgValue><ssdm name="and_ln890_26"/></StgValue>
</operation>

<operation id="2673" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1704 %deleted_ones_54 = select i1 %carry_55, i1 %and_ln890_26, i1 %Range1_all_ones_54

]]></Node>
<StgValue><ssdm name="deleted_ones_54"/></StgValue>
</operation>

<operation id="2674" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1705 %and_ln891_26 = and i1 %carry_55, i1 %Range1_all_ones_54

]]></Node>
<StgValue><ssdm name="and_ln891_26"/></StgValue>
</operation>

<operation id="2675" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1706 %xor_ln895_80 = xor i1 %deleted_zeros_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_80"/></StgValue>
</operation>

<operation id="2676" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1707 %or_ln895_53 = or i1 %p_Result_166, i1 %xor_ln895_80

]]></Node>
<StgValue><ssdm name="or_ln895_53"/></StgValue>
</operation>

<operation id="2677" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1708 %xor_ln895_81 = xor i1 %p_Result_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_81"/></StgValue>
</operation>

<operation id="2678" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1709 %overflow_83 = and i1 %or_ln895_53, i1 %xor_ln895_81

]]></Node>
<StgValue><ssdm name="overflow_83"/></StgValue>
</operation>

<operation id="2679" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1710 %xor_ln896_55 = xor i1 %deleted_ones_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_55"/></StgValue>
</operation>

<operation id="2680" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1711 %or_ln896_26 = or i1 %xor_ln896_54, i1 %xor_ln896_55

]]></Node>
<StgValue><ssdm name="or_ln896_26"/></StgValue>
</operation>

<operation id="2681" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1712 %xor_ln896_153 = xor i1 %and_ln891_26, i1 %or_ln896_26

]]></Node>
<StgValue><ssdm name="xor_ln896_153"/></StgValue>
</operation>

<operation id="2682" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1713 %underflow_26 = and i1 %xor_ln896_153, i1 %p_Result_164

]]></Node>
<StgValue><ssdm name="underflow_26"/></StgValue>
</operation>

<operation id="2683" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1714 %or_ln346_26 = or i1 %overflow_83, i1 %underflow_26

]]></Node>
<StgValue><ssdm name="or_ln346_26"/></StgValue>
</operation>

<operation id="2684" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1736 %zext_ln1270_28 = zext i7 %delta_V_28

]]></Node>
<StgValue><ssdm name="zext_ln1270_28"/></StgValue>
</operation>

<operation id="2685" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1737 %r_V_245 = mul i14 %zext_ln1270_28, i14 %zext_ln1270_28

]]></Node>
<StgValue><ssdm name="r_V_245"/></StgValue>
</operation>

<operation id="2686" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1738 %select_ln346_82 = select i1 %overflow_83, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_82"/></StgValue>
</operation>

<operation id="2687" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1739 %select_ln346_83 = select i1 %or_ln346_26, i8 %select_ln346_82, i8 %p_Val2_167

]]></Node>
<StgValue><ssdm name="select_ln346_83"/></StgValue>
</operation>

<operation id="2688" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1743 %trunc_ln1347_27 = trunc i14 %r_V_245

]]></Node>
<StgValue><ssdm name="trunc_ln1347_27"/></StgValue>
</operation>

<operation id="2689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1751 %tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_245, i32 4

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="2690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1740 %lhs_V_56 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_83, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_56"/></StgValue>
</operation>

<operation id="2691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1741 %sext_ln1347_54 = sext i13 %lhs_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1347_54"/></StgValue>
</operation>

<operation id="2692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1742 %zext_ln1347_27 = zext i14 %r_V_245

]]></Node>
<StgValue><ssdm name="zext_ln1347_27"/></StgValue>
</operation>

<operation id="2693" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1744 %sext_ln1347_55 = sext i13 %lhs_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1347_55"/></StgValue>
</operation>

<operation id="2694" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1745 %ret_V_56 = add i16 %sext_ln1347_54, i16 %zext_ln1347_27

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="2695" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1746 %add_ln1347_55 = add i14 %sext_ln1347_55, i14 %r_V_245

]]></Node>
<StgValue><ssdm name="add_ln1347_55"/></StgValue>
</operation>

<operation id="2696" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1747 %add_ln1347_56 = add i13 %lhs_V_56, i13 %trunc_ln1347_27

]]></Node>
<StgValue><ssdm name="add_ln1347_56"/></StgValue>
</operation>

<operation id="2697" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1748 %p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_56, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="2698" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1749 %p_Val2_172 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_56, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_172"/></StgValue>
</operation>

<operation id="2699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1750 %p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_56, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_171"/></StgValue>
</operation>

<operation id="2700" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1752 %zext_ln377_28 = zext i1 %tmp_380

]]></Node>
<StgValue><ssdm name="zext_ln377_28"/></StgValue>
</operation>

<operation id="2701" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1753 %p_Val2_173 = add i8 %zext_ln377_28, i8 %p_Val2_172

]]></Node>
<StgValue><ssdm name="p_Val2_173"/></StgValue>
</operation>

<operation id="2702" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1754 %p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_173, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_172"/></StgValue>
</operation>

<operation id="2703" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1755 %xor_ln896_56 = xor i1 %p_Result_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_56"/></StgValue>
</operation>

<operation id="2704" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1756 %carry_57 = and i1 %p_Result_171, i1 %xor_ln896_56

]]></Node>
<StgValue><ssdm name="carry_57"/></StgValue>
</operation>

<operation id="2705" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1757 %tmp_61 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_56, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2706" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1758 %Range2_all_ones_27 = icmp_eq  i2 %tmp_61, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_27"/></StgValue>
</operation>

<operation id="2707" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1759 %tmp_63 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_56, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2708" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1760 %Range1_all_ones_56 = icmp_eq  i3 %tmp_63, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_56"/></StgValue>
</operation>

<operation id="2709" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1761 %Range1_all_zeros_27 = icmp_eq  i3 %tmp_63, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_27"/></StgValue>
</operation>

<operation id="2710" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1762 %deleted_zeros_27 = select i1 %carry_57, i1 %Range1_all_ones_56, i1 %Range1_all_zeros_27

]]></Node>
<StgValue><ssdm name="deleted_zeros_27"/></StgValue>
</operation>

<operation id="2711" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1763 %tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_55, i32 13

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2712" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1764 %xor_ln890_27 = xor i1 %tmp_382, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_27"/></StgValue>
</operation>

<operation id="2713" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1765 %and_ln890_27 = and i1 %Range2_all_ones_27, i1 %xor_ln890_27

]]></Node>
<StgValue><ssdm name="and_ln890_27"/></StgValue>
</operation>

<operation id="2714" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1766 %deleted_ones_56 = select i1 %carry_57, i1 %and_ln890_27, i1 %Range1_all_ones_56

]]></Node>
<StgValue><ssdm name="deleted_ones_56"/></StgValue>
</operation>

<operation id="2715" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1767 %and_ln891_27 = and i1 %carry_57, i1 %Range1_all_ones_56

]]></Node>
<StgValue><ssdm name="and_ln891_27"/></StgValue>
</operation>

<operation id="2716" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1768 %xor_ln895_83 = xor i1 %deleted_zeros_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_83"/></StgValue>
</operation>

<operation id="2717" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1769 %or_ln895_55 = or i1 %p_Result_172, i1 %xor_ln895_83

]]></Node>
<StgValue><ssdm name="or_ln895_55"/></StgValue>
</operation>

<operation id="2718" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1770 %xor_ln895_84 = xor i1 %p_Result_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_84"/></StgValue>
</operation>

<operation id="2719" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1771 %overflow_86 = and i1 %or_ln895_55, i1 %xor_ln895_84

]]></Node>
<StgValue><ssdm name="overflow_86"/></StgValue>
</operation>

<operation id="2720" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1772 %xor_ln896_57 = xor i1 %deleted_ones_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_57"/></StgValue>
</operation>

<operation id="2721" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1773 %or_ln896_27 = or i1 %xor_ln896_56, i1 %xor_ln896_57

]]></Node>
<StgValue><ssdm name="or_ln896_27"/></StgValue>
</operation>

<operation id="2722" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1774 %xor_ln896_154 = xor i1 %and_ln891_27, i1 %or_ln896_27

]]></Node>
<StgValue><ssdm name="xor_ln896_154"/></StgValue>
</operation>

<operation id="2723" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1775 %underflow_27 = and i1 %xor_ln896_154, i1 %p_Result_170

]]></Node>
<StgValue><ssdm name="underflow_27"/></StgValue>
</operation>

<operation id="2724" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1776 %or_ln346_27 = or i1 %overflow_86, i1 %underflow_27

]]></Node>
<StgValue><ssdm name="or_ln346_27"/></StgValue>
</operation>

<operation id="2725" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1798 %zext_ln1270_29 = zext i7 %delta_V_29

]]></Node>
<StgValue><ssdm name="zext_ln1270_29"/></StgValue>
</operation>

<operation id="2726" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1799 %r_V_247 = mul i14 %zext_ln1270_29, i14 %zext_ln1270_29

]]></Node>
<StgValue><ssdm name="r_V_247"/></StgValue>
</operation>

<operation id="2727" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1800 %select_ln346_85 = select i1 %overflow_86, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_85"/></StgValue>
</operation>

<operation id="2728" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1801 %select_ln346_86 = select i1 %or_ln346_27, i8 %select_ln346_85, i8 %p_Val2_173

]]></Node>
<StgValue><ssdm name="select_ln346_86"/></StgValue>
</operation>

<operation id="2729" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1805 %trunc_ln1347_28 = trunc i14 %r_V_247

]]></Node>
<StgValue><ssdm name="trunc_ln1347_28"/></StgValue>
</operation>

<operation id="2730" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1813 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_247, i32 4

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="2731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1802 %lhs_V_58 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_86, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_58"/></StgValue>
</operation>

<operation id="2732" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1803 %sext_ln1347_56 = sext i13 %lhs_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1347_56"/></StgValue>
</operation>

<operation id="2733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1804 %zext_ln1347_28 = zext i14 %r_V_247

]]></Node>
<StgValue><ssdm name="zext_ln1347_28"/></StgValue>
</operation>

<operation id="2734" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1806 %sext_ln1347_57 = sext i13 %lhs_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1347_57"/></StgValue>
</operation>

<operation id="2735" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1807 %ret_V_58 = add i16 %sext_ln1347_56, i16 %zext_ln1347_28

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="2736" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1808 %add_ln1347_57 = add i14 %sext_ln1347_57, i14 %r_V_247

]]></Node>
<StgValue><ssdm name="add_ln1347_57"/></StgValue>
</operation>

<operation id="2737" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1809 %add_ln1347_58 = add i13 %lhs_V_58, i13 %trunc_ln1347_28

]]></Node>
<StgValue><ssdm name="add_ln1347_58"/></StgValue>
</operation>

<operation id="2738" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1810 %p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_58, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>

<operation id="2739" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1811 %p_Val2_178 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_58, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_178"/></StgValue>
</operation>

<operation id="2740" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1812 %p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_58, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_177"/></StgValue>
</operation>

<operation id="2741" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1814 %zext_ln377_29 = zext i1 %tmp_389

]]></Node>
<StgValue><ssdm name="zext_ln377_29"/></StgValue>
</operation>

<operation id="2742" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1815 %p_Val2_179 = add i8 %zext_ln377_29, i8 %p_Val2_178

]]></Node>
<StgValue><ssdm name="p_Val2_179"/></StgValue>
</operation>

<operation id="2743" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1816 %p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_179, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_178"/></StgValue>
</operation>

<operation id="2744" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1817 %xor_ln896_58 = xor i1 %p_Result_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_58"/></StgValue>
</operation>

<operation id="2745" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1818 %carry_59 = and i1 %p_Result_177, i1 %xor_ln896_58

]]></Node>
<StgValue><ssdm name="carry_59"/></StgValue>
</operation>

<operation id="2746" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1819 %tmp_64 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_58, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2747" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1820 %Range2_all_ones_28 = icmp_eq  i2 %tmp_64, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_28"/></StgValue>
</operation>

<operation id="2748" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1821 %tmp_65 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_58, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2749" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1822 %Range1_all_ones_58 = icmp_eq  i3 %tmp_65, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_58"/></StgValue>
</operation>

<operation id="2750" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1823 %Range1_all_zeros_28 = icmp_eq  i3 %tmp_65, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_28"/></StgValue>
</operation>

<operation id="2751" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1824 %deleted_zeros_28 = select i1 %carry_59, i1 %Range1_all_ones_58, i1 %Range1_all_zeros_28

]]></Node>
<StgValue><ssdm name="deleted_zeros_28"/></StgValue>
</operation>

<operation id="2752" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1825 %tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_57, i32 13

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2753" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1826 %xor_ln890_28 = xor i1 %tmp_391, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_28"/></StgValue>
</operation>

<operation id="2754" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1827 %and_ln890_28 = and i1 %Range2_all_ones_28, i1 %xor_ln890_28

]]></Node>
<StgValue><ssdm name="and_ln890_28"/></StgValue>
</operation>

<operation id="2755" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1828 %deleted_ones_58 = select i1 %carry_59, i1 %and_ln890_28, i1 %Range1_all_ones_58

]]></Node>
<StgValue><ssdm name="deleted_ones_58"/></StgValue>
</operation>

<operation id="2756" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1829 %and_ln891_28 = and i1 %carry_59, i1 %Range1_all_ones_58

]]></Node>
<StgValue><ssdm name="and_ln891_28"/></StgValue>
</operation>

<operation id="2757" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1830 %xor_ln895_86 = xor i1 %deleted_zeros_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_86"/></StgValue>
</operation>

<operation id="2758" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1831 %or_ln895_57 = or i1 %p_Result_178, i1 %xor_ln895_86

]]></Node>
<StgValue><ssdm name="or_ln895_57"/></StgValue>
</operation>

<operation id="2759" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1832 %xor_ln895_87 = xor i1 %p_Result_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_87"/></StgValue>
</operation>

<operation id="2760" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1833 %overflow_89 = and i1 %or_ln895_57, i1 %xor_ln895_87

]]></Node>
<StgValue><ssdm name="overflow_89"/></StgValue>
</operation>

<operation id="2761" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1834 %xor_ln896_59 = xor i1 %deleted_ones_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_59"/></StgValue>
</operation>

<operation id="2762" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1835 %or_ln896_28 = or i1 %xor_ln896_58, i1 %xor_ln896_59

]]></Node>
<StgValue><ssdm name="or_ln896_28"/></StgValue>
</operation>

<operation id="2763" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1836 %xor_ln896_155 = xor i1 %and_ln891_28, i1 %or_ln896_28

]]></Node>
<StgValue><ssdm name="xor_ln896_155"/></StgValue>
</operation>

<operation id="2764" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1837 %underflow_28 = and i1 %xor_ln896_155, i1 %p_Result_176

]]></Node>
<StgValue><ssdm name="underflow_28"/></StgValue>
</operation>

<operation id="2765" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1838 %or_ln346_28 = or i1 %overflow_89, i1 %underflow_28

]]></Node>
<StgValue><ssdm name="or_ln346_28"/></StgValue>
</operation>

<operation id="2766" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1860 %zext_ln1270_30 = zext i7 %delta_V_30

]]></Node>
<StgValue><ssdm name="zext_ln1270_30"/></StgValue>
</operation>

<operation id="2767" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1861 %r_V_249 = mul i14 %zext_ln1270_30, i14 %zext_ln1270_30

]]></Node>
<StgValue><ssdm name="r_V_249"/></StgValue>
</operation>

<operation id="2768" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1862 %select_ln346_88 = select i1 %overflow_89, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_88"/></StgValue>
</operation>

<operation id="2769" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1863 %select_ln346_89 = select i1 %or_ln346_28, i8 %select_ln346_88, i8 %p_Val2_179

]]></Node>
<StgValue><ssdm name="select_ln346_89"/></StgValue>
</operation>

<operation id="2770" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1867 %trunc_ln1347_29 = trunc i14 %r_V_249

]]></Node>
<StgValue><ssdm name="trunc_ln1347_29"/></StgValue>
</operation>

<operation id="2771" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1875 %tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_249, i32 4

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="2772" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1864 %lhs_V_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_89, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_60"/></StgValue>
</operation>

<operation id="2773" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1865 %sext_ln1347_58 = sext i13 %lhs_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1347_58"/></StgValue>
</operation>

<operation id="2774" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1866 %zext_ln1347_29 = zext i14 %r_V_249

]]></Node>
<StgValue><ssdm name="zext_ln1347_29"/></StgValue>
</operation>

<operation id="2775" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1868 %sext_ln1347_59 = sext i13 %lhs_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1347_59"/></StgValue>
</operation>

<operation id="2776" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1869 %ret_V_60 = add i16 %sext_ln1347_58, i16 %zext_ln1347_29

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="2777" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1870 %add_ln1347_59 = add i14 %sext_ln1347_59, i14 %r_V_249

]]></Node>
<StgValue><ssdm name="add_ln1347_59"/></StgValue>
</operation>

<operation id="2778" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1871 %add_ln1347_60 = add i13 %lhs_V_60, i13 %trunc_ln1347_29

]]></Node>
<StgValue><ssdm name="add_ln1347_60"/></StgValue>
</operation>

<operation id="2779" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1872 %p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_60, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_182"/></StgValue>
</operation>

<operation id="2780" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1873 %p_Val2_184 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_60, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_184"/></StgValue>
</operation>

<operation id="2781" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1874 %p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_60, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_183"/></StgValue>
</operation>

<operation id="2782" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1876 %zext_ln377_30 = zext i1 %tmp_398

]]></Node>
<StgValue><ssdm name="zext_ln377_30"/></StgValue>
</operation>

<operation id="2783" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1877 %p_Val2_185 = add i8 %zext_ln377_30, i8 %p_Val2_184

]]></Node>
<StgValue><ssdm name="p_Val2_185"/></StgValue>
</operation>

<operation id="2784" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1878 %p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_185, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_184"/></StgValue>
</operation>

<operation id="2785" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1879 %xor_ln896_60 = xor i1 %p_Result_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_60"/></StgValue>
</operation>

<operation id="2786" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1880 %carry_61 = and i1 %p_Result_183, i1 %xor_ln896_60

]]></Node>
<StgValue><ssdm name="carry_61"/></StgValue>
</operation>

<operation id="2787" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1881 %tmp_66 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_60, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2788" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1882 %Range2_all_ones_29 = icmp_eq  i2 %tmp_66, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_29"/></StgValue>
</operation>

<operation id="2789" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1883 %tmp_67 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_60, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2790" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1884 %Range1_all_ones_60 = icmp_eq  i3 %tmp_67, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_60"/></StgValue>
</operation>

<operation id="2791" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1885 %Range1_all_zeros_29 = icmp_eq  i3 %tmp_67, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_29"/></StgValue>
</operation>

<operation id="2792" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1886 %deleted_zeros_29 = select i1 %carry_61, i1 %Range1_all_ones_60, i1 %Range1_all_zeros_29

]]></Node>
<StgValue><ssdm name="deleted_zeros_29"/></StgValue>
</operation>

<operation id="2793" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1887 %tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_59, i32 13

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="2794" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1888 %xor_ln890_29 = xor i1 %tmp_400, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_29"/></StgValue>
</operation>

<operation id="2795" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1889 %and_ln890_29 = and i1 %Range2_all_ones_29, i1 %xor_ln890_29

]]></Node>
<StgValue><ssdm name="and_ln890_29"/></StgValue>
</operation>

<operation id="2796" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1890 %deleted_ones_60 = select i1 %carry_61, i1 %and_ln890_29, i1 %Range1_all_ones_60

]]></Node>
<StgValue><ssdm name="deleted_ones_60"/></StgValue>
</operation>

<operation id="2797" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1891 %and_ln891_29 = and i1 %carry_61, i1 %Range1_all_ones_60

]]></Node>
<StgValue><ssdm name="and_ln891_29"/></StgValue>
</operation>

<operation id="2798" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1892 %xor_ln895_89 = xor i1 %deleted_zeros_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_89"/></StgValue>
</operation>

<operation id="2799" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1893 %or_ln895_59 = or i1 %p_Result_184, i1 %xor_ln895_89

]]></Node>
<StgValue><ssdm name="or_ln895_59"/></StgValue>
</operation>

<operation id="2800" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1894 %xor_ln895_90 = xor i1 %p_Result_182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_90"/></StgValue>
</operation>

<operation id="2801" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1895 %overflow_92 = and i1 %or_ln895_59, i1 %xor_ln895_90

]]></Node>
<StgValue><ssdm name="overflow_92"/></StgValue>
</operation>

<operation id="2802" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1896 %xor_ln896_61 = xor i1 %deleted_ones_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_61"/></StgValue>
</operation>

<operation id="2803" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1897 %or_ln896_29 = or i1 %xor_ln896_60, i1 %xor_ln896_61

]]></Node>
<StgValue><ssdm name="or_ln896_29"/></StgValue>
</operation>

<operation id="2804" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1898 %xor_ln896_156 = xor i1 %and_ln891_29, i1 %or_ln896_29

]]></Node>
<StgValue><ssdm name="xor_ln896_156"/></StgValue>
</operation>

<operation id="2805" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1899 %underflow_29 = and i1 %xor_ln896_156, i1 %p_Result_182

]]></Node>
<StgValue><ssdm name="underflow_29"/></StgValue>
</operation>

<operation id="2806" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1900 %or_ln346_29 = or i1 %overflow_92, i1 %underflow_29

]]></Node>
<StgValue><ssdm name="or_ln346_29"/></StgValue>
</operation>

<operation id="2807" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1922 %zext_ln1270_31 = zext i7 %delta_V_31

]]></Node>
<StgValue><ssdm name="zext_ln1270_31"/></StgValue>
</operation>

<operation id="2808" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1923 %r_V_251 = mul i14 %zext_ln1270_31, i14 %zext_ln1270_31

]]></Node>
<StgValue><ssdm name="r_V_251"/></StgValue>
</operation>

<operation id="2809" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1924 %select_ln346_91 = select i1 %overflow_92, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_91"/></StgValue>
</operation>

<operation id="2810" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1925 %select_ln346_92 = select i1 %or_ln346_29, i8 %select_ln346_91, i8 %p_Val2_185

]]></Node>
<StgValue><ssdm name="select_ln346_92"/></StgValue>
</operation>

<operation id="2811" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1929 %trunc_ln1347_30 = trunc i14 %r_V_251

]]></Node>
<StgValue><ssdm name="trunc_ln1347_30"/></StgValue>
</operation>

<operation id="2812" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1937 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_251, i32 4

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="2813" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1926 %lhs_V_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_92, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_62"/></StgValue>
</operation>

<operation id="2814" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1927 %sext_ln1347_60 = sext i13 %lhs_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1347_60"/></StgValue>
</operation>

<operation id="2815" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1928 %zext_ln1347_30 = zext i14 %r_V_251

]]></Node>
<StgValue><ssdm name="zext_ln1347_30"/></StgValue>
</operation>

<operation id="2816" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1930 %sext_ln1347_61 = sext i13 %lhs_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1347_61"/></StgValue>
</operation>

<operation id="2817" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1931 %ret_V_62 = add i16 %sext_ln1347_60, i16 %zext_ln1347_30

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="2818" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1932 %add_ln1347_61 = add i14 %sext_ln1347_61, i14 %r_V_251

]]></Node>
<StgValue><ssdm name="add_ln1347_61"/></StgValue>
</operation>

<operation id="2819" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1933 %add_ln1347_62 = add i13 %lhs_V_62, i13 %trunc_ln1347_30

]]></Node>
<StgValue><ssdm name="add_ln1347_62"/></StgValue>
</operation>

<operation id="2820" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1934 %p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_62, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="2821" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1935 %p_Val2_190 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_62, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_190"/></StgValue>
</operation>

<operation id="2822" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1936 %p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_62, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="2823" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:1938 %zext_ln377_31 = zext i1 %tmp_407

]]></Node>
<StgValue><ssdm name="zext_ln377_31"/></StgValue>
</operation>

<operation id="2824" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1939 %p_Val2_191 = add i8 %zext_ln377_31, i8 %p_Val2_190

]]></Node>
<StgValue><ssdm name="p_Val2_191"/></StgValue>
</operation>

<operation id="2825" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:1940 %p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_191, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="2826" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1941 %xor_ln896_62 = xor i1 %p_Result_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_62"/></StgValue>
</operation>

<operation id="2827" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1942 %carry_63 = and i1 %p_Result_189, i1 %xor_ln896_62

]]></Node>
<StgValue><ssdm name="carry_63"/></StgValue>
</operation>

<operation id="2828" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1943 %tmp_68 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_62, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2829" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:1944 %Range2_all_ones_30 = icmp_eq  i2 %tmp_68, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_30"/></StgValue>
</operation>

<operation id="2830" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1945 %tmp_69 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_62, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2831" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1946 %Range1_all_ones_62 = icmp_eq  i3 %tmp_69, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_62"/></StgValue>
</operation>

<operation id="2832" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:1947 %Range1_all_zeros_30 = icmp_eq  i3 %tmp_69, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_30"/></StgValue>
</operation>

<operation id="2833" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1948 %deleted_zeros_30 = select i1 %carry_63, i1 %Range1_all_ones_62, i1 %Range1_all_zeros_30

]]></Node>
<StgValue><ssdm name="deleted_zeros_30"/></StgValue>
</operation>

<operation id="2834" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1949 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_61, i32 13

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2835" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1950 %xor_ln890_30 = xor i1 %tmp_409, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_30"/></StgValue>
</operation>

<operation id="2836" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1951 %and_ln890_30 = and i1 %Range2_all_ones_30, i1 %xor_ln890_30

]]></Node>
<StgValue><ssdm name="and_ln890_30"/></StgValue>
</operation>

<operation id="2837" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:1952 %deleted_ones_62 = select i1 %carry_63, i1 %and_ln890_30, i1 %Range1_all_ones_62

]]></Node>
<StgValue><ssdm name="deleted_ones_62"/></StgValue>
</operation>

<operation id="2838" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1953 %and_ln891_30 = and i1 %carry_63, i1 %Range1_all_ones_62

]]></Node>
<StgValue><ssdm name="and_ln891_30"/></StgValue>
</operation>

<operation id="2839" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1954 %xor_ln895_92 = xor i1 %deleted_zeros_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_92"/></StgValue>
</operation>

<operation id="2840" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1955 %or_ln895_61 = or i1 %p_Result_190, i1 %xor_ln895_92

]]></Node>
<StgValue><ssdm name="or_ln895_61"/></StgValue>
</operation>

<operation id="2841" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1956 %xor_ln895_93 = xor i1 %p_Result_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_93"/></StgValue>
</operation>

<operation id="2842" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1957 %overflow_95 = and i1 %or_ln895_61, i1 %xor_ln895_93

]]></Node>
<StgValue><ssdm name="overflow_95"/></StgValue>
</operation>

<operation id="2843" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1958 %xor_ln896_63 = xor i1 %deleted_ones_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_63"/></StgValue>
</operation>

<operation id="2844" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1959 %or_ln896_30 = or i1 %xor_ln896_62, i1 %xor_ln896_63

]]></Node>
<StgValue><ssdm name="or_ln896_30"/></StgValue>
</operation>

<operation id="2845" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1960 %xor_ln896_157 = xor i1 %and_ln891_30, i1 %or_ln896_30

]]></Node>
<StgValue><ssdm name="xor_ln896_157"/></StgValue>
</operation>

<operation id="2846" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1961 %underflow_30 = and i1 %xor_ln896_157, i1 %p_Result_188

]]></Node>
<StgValue><ssdm name="underflow_30"/></StgValue>
</operation>

<operation id="2847" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:1962 %or_ln346_30 = or i1 %overflow_95, i1 %underflow_30

]]></Node>
<StgValue><ssdm name="or_ln346_30"/></StgValue>
</operation>

<operation id="2848" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:1984 %zext_ln1270_32 = zext i7 %delta_V_32

]]></Node>
<StgValue><ssdm name="zext_ln1270_32"/></StgValue>
</operation>

<operation id="2849" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1985 %r_V_253 = mul i14 %zext_ln1270_32, i14 %zext_ln1270_32

]]></Node>
<StgValue><ssdm name="r_V_253"/></StgValue>
</operation>

<operation id="2850" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1986 %select_ln346_94 = select i1 %overflow_95, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_94"/></StgValue>
</operation>

<operation id="2851" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:1987 %select_ln346_95 = select i1 %or_ln346_30, i8 %select_ln346_94, i8 %p_Val2_191

]]></Node>
<StgValue><ssdm name="select_ln346_95"/></StgValue>
</operation>

<operation id="2852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:1991 %trunc_ln1347_31 = trunc i14 %r_V_253

]]></Node>
<StgValue><ssdm name="trunc_ln1347_31"/></StgValue>
</operation>

<operation id="2853" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:1999 %tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_253, i32 4

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="2854" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:1988 %lhs_V_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_95, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_64"/></StgValue>
</operation>

<operation id="2855" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:1989 %sext_ln1347_62 = sext i13 %lhs_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1347_62"/></StgValue>
</operation>

<operation id="2856" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:1990 %zext_ln1347_31 = zext i14 %r_V_253

]]></Node>
<StgValue><ssdm name="zext_ln1347_31"/></StgValue>
</operation>

<operation id="2857" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:1992 %sext_ln1347_63 = sext i13 %lhs_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1347_63"/></StgValue>
</operation>

<operation id="2858" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:1993 %ret_V_64 = add i16 %sext_ln1347_62, i16 %zext_ln1347_31

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="2859" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:1994 %add_ln1347_63 = add i14 %sext_ln1347_63, i14 %r_V_253

]]></Node>
<StgValue><ssdm name="add_ln1347_63"/></StgValue>
</operation>

<operation id="2860" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:1995 %add_ln1347_64 = add i13 %lhs_V_64, i13 %trunc_ln1347_31

]]></Node>
<StgValue><ssdm name="add_ln1347_64"/></StgValue>
</operation>

<operation id="2861" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:1996 %p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_64, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="2862" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:1997 %p_Val2_196 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_64, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_196"/></StgValue>
</operation>

<operation id="2863" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:1998 %p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_64, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="2864" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2000 %zext_ln377_32 = zext i1 %tmp_416

]]></Node>
<StgValue><ssdm name="zext_ln377_32"/></StgValue>
</operation>

<operation id="2865" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2001 %p_Val2_197 = add i8 %zext_ln377_32, i8 %p_Val2_196

]]></Node>
<StgValue><ssdm name="p_Val2_197"/></StgValue>
</operation>

<operation id="2866" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2002 %p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_197, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="2867" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2003 %xor_ln896_64 = xor i1 %p_Result_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_64"/></StgValue>
</operation>

<operation id="2868" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2004 %carry_65 = and i1 %p_Result_195, i1 %xor_ln896_64

]]></Node>
<StgValue><ssdm name="carry_65"/></StgValue>
</operation>

<operation id="2869" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2005 %tmp_70 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_64, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2870" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2006 %Range2_all_ones_31 = icmp_eq  i2 %tmp_70, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_31"/></StgValue>
</operation>

<operation id="2871" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2007 %tmp_71 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_64, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2872" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2008 %Range1_all_ones_64 = icmp_eq  i3 %tmp_71, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_64"/></StgValue>
</operation>

<operation id="2873" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2009 %Range1_all_zeros_31 = icmp_eq  i3 %tmp_71, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_31"/></StgValue>
</operation>

<operation id="2874" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2010 %deleted_zeros_31 = select i1 %carry_65, i1 %Range1_all_ones_64, i1 %Range1_all_zeros_31

]]></Node>
<StgValue><ssdm name="deleted_zeros_31"/></StgValue>
</operation>

<operation id="2875" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2011 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_63, i32 13

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2876" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2012 %xor_ln890_31 = xor i1 %tmp_418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_31"/></StgValue>
</operation>

<operation id="2877" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2013 %and_ln890_31 = and i1 %Range2_all_ones_31, i1 %xor_ln890_31

]]></Node>
<StgValue><ssdm name="and_ln890_31"/></StgValue>
</operation>

<operation id="2878" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2014 %deleted_ones_64 = select i1 %carry_65, i1 %and_ln890_31, i1 %Range1_all_ones_64

]]></Node>
<StgValue><ssdm name="deleted_ones_64"/></StgValue>
</operation>

<operation id="2879" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2015 %and_ln891_31 = and i1 %carry_65, i1 %Range1_all_ones_64

]]></Node>
<StgValue><ssdm name="and_ln891_31"/></StgValue>
</operation>

<operation id="2880" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2016 %xor_ln895_95 = xor i1 %deleted_zeros_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_95"/></StgValue>
</operation>

<operation id="2881" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2017 %or_ln895_63 = or i1 %p_Result_196, i1 %xor_ln895_95

]]></Node>
<StgValue><ssdm name="or_ln895_63"/></StgValue>
</operation>

<operation id="2882" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2018 %xor_ln895_96 = xor i1 %p_Result_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_96"/></StgValue>
</operation>

<operation id="2883" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2019 %overflow_98 = and i1 %or_ln895_63, i1 %xor_ln895_96

]]></Node>
<StgValue><ssdm name="overflow_98"/></StgValue>
</operation>

<operation id="2884" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2020 %xor_ln896_65 = xor i1 %deleted_ones_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_65"/></StgValue>
</operation>

<operation id="2885" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2021 %or_ln896_31 = or i1 %xor_ln896_64, i1 %xor_ln896_65

]]></Node>
<StgValue><ssdm name="or_ln896_31"/></StgValue>
</operation>

<operation id="2886" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2022 %xor_ln896_158 = xor i1 %and_ln891_31, i1 %or_ln896_31

]]></Node>
<StgValue><ssdm name="xor_ln896_158"/></StgValue>
</operation>

<operation id="2887" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2023 %underflow_31 = and i1 %xor_ln896_158, i1 %p_Result_194

]]></Node>
<StgValue><ssdm name="underflow_31"/></StgValue>
</operation>

<operation id="2888" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2024 %or_ln346_31 = or i1 %overflow_98, i1 %underflow_31

]]></Node>
<StgValue><ssdm name="or_ln346_31"/></StgValue>
</operation>

<operation id="2889" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2046 %zext_ln1270_33 = zext i7 %delta_V_33

]]></Node>
<StgValue><ssdm name="zext_ln1270_33"/></StgValue>
</operation>

<operation id="2890" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2047 %r_V_255 = mul i14 %zext_ln1270_33, i14 %zext_ln1270_33

]]></Node>
<StgValue><ssdm name="r_V_255"/></StgValue>
</operation>

<operation id="2891" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2048 %select_ln346_97 = select i1 %overflow_98, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_97"/></StgValue>
</operation>

<operation id="2892" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2049 %select_ln346_98 = select i1 %or_ln346_31, i8 %select_ln346_97, i8 %p_Val2_197

]]></Node>
<StgValue><ssdm name="select_ln346_98"/></StgValue>
</operation>

<operation id="2893" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2053 %trunc_ln1347_32 = trunc i14 %r_V_255

]]></Node>
<StgValue><ssdm name="trunc_ln1347_32"/></StgValue>
</operation>

<operation id="2894" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2061 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_255, i32 4

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="2895" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2050 %lhs_V_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_98, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_66"/></StgValue>
</operation>

<operation id="2896" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2051 %sext_ln1347_64 = sext i13 %lhs_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1347_64"/></StgValue>
</operation>

<operation id="2897" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2052 %zext_ln1347_32 = zext i14 %r_V_255

]]></Node>
<StgValue><ssdm name="zext_ln1347_32"/></StgValue>
</operation>

<operation id="2898" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2054 %sext_ln1347_65 = sext i13 %lhs_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1347_65"/></StgValue>
</operation>

<operation id="2899" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2055 %ret_V_66 = add i16 %sext_ln1347_64, i16 %zext_ln1347_32

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="2900" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2056 %add_ln1347_65 = add i14 %sext_ln1347_65, i14 %r_V_255

]]></Node>
<StgValue><ssdm name="add_ln1347_65"/></StgValue>
</operation>

<operation id="2901" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2057 %add_ln1347_66 = add i13 %lhs_V_66, i13 %trunc_ln1347_32

]]></Node>
<StgValue><ssdm name="add_ln1347_66"/></StgValue>
</operation>

<operation id="2902" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2058 %p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_66, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="2903" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2059 %p_Val2_202 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_66, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_202"/></StgValue>
</operation>

<operation id="2904" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2060 %p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_66, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="2905" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2062 %zext_ln377_33 = zext i1 %tmp_425

]]></Node>
<StgValue><ssdm name="zext_ln377_33"/></StgValue>
</operation>

<operation id="2906" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2063 %p_Val2_203 = add i8 %zext_ln377_33, i8 %p_Val2_202

]]></Node>
<StgValue><ssdm name="p_Val2_203"/></StgValue>
</operation>

<operation id="2907" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2064 %p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_203, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="2908" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2065 %xor_ln896_66 = xor i1 %p_Result_202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_66"/></StgValue>
</operation>

<operation id="2909" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2066 %carry_67 = and i1 %p_Result_201, i1 %xor_ln896_66

]]></Node>
<StgValue><ssdm name="carry_67"/></StgValue>
</operation>

<operation id="2910" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2067 %tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_66, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2911" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2068 %Range2_all_ones_32 = icmp_eq  i2 %tmp_72, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_32"/></StgValue>
</operation>

<operation id="2912" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2069 %tmp_73 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_66, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2913" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2070 %Range1_all_ones_66 = icmp_eq  i3 %tmp_73, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_66"/></StgValue>
</operation>

<operation id="2914" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2071 %Range1_all_zeros_32 = icmp_eq  i3 %tmp_73, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_32"/></StgValue>
</operation>

<operation id="2915" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2072 %deleted_zeros_32 = select i1 %carry_67, i1 %Range1_all_ones_66, i1 %Range1_all_zeros_32

]]></Node>
<StgValue><ssdm name="deleted_zeros_32"/></StgValue>
</operation>

<operation id="2916" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2073 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_65, i32 13

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2917" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2074 %xor_ln890_32 = xor i1 %tmp_427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_32"/></StgValue>
</operation>

<operation id="2918" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2075 %and_ln890_32 = and i1 %Range2_all_ones_32, i1 %xor_ln890_32

]]></Node>
<StgValue><ssdm name="and_ln890_32"/></StgValue>
</operation>

<operation id="2919" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2076 %deleted_ones_66 = select i1 %carry_67, i1 %and_ln890_32, i1 %Range1_all_ones_66

]]></Node>
<StgValue><ssdm name="deleted_ones_66"/></StgValue>
</operation>

<operation id="2920" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2077 %and_ln891_32 = and i1 %carry_67, i1 %Range1_all_ones_66

]]></Node>
<StgValue><ssdm name="and_ln891_32"/></StgValue>
</operation>

<operation id="2921" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2078 %xor_ln895_98 = xor i1 %deleted_zeros_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_98"/></StgValue>
</operation>

<operation id="2922" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2079 %or_ln895_65 = or i1 %p_Result_202, i1 %xor_ln895_98

]]></Node>
<StgValue><ssdm name="or_ln895_65"/></StgValue>
</operation>

<operation id="2923" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2080 %xor_ln895_99 = xor i1 %p_Result_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_99"/></StgValue>
</operation>

<operation id="2924" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2081 %overflow_101 = and i1 %or_ln895_65, i1 %xor_ln895_99

]]></Node>
<StgValue><ssdm name="overflow_101"/></StgValue>
</operation>

<operation id="2925" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2082 %xor_ln896_67 = xor i1 %deleted_ones_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_67"/></StgValue>
</operation>

<operation id="2926" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2083 %or_ln896_32 = or i1 %xor_ln896_66, i1 %xor_ln896_67

]]></Node>
<StgValue><ssdm name="or_ln896_32"/></StgValue>
</operation>

<operation id="2927" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2084 %xor_ln896_159 = xor i1 %and_ln891_32, i1 %or_ln896_32

]]></Node>
<StgValue><ssdm name="xor_ln896_159"/></StgValue>
</operation>

<operation id="2928" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2085 %underflow_32 = and i1 %xor_ln896_159, i1 %p_Result_200

]]></Node>
<StgValue><ssdm name="underflow_32"/></StgValue>
</operation>

<operation id="2929" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2086 %or_ln346_32 = or i1 %overflow_101, i1 %underflow_32

]]></Node>
<StgValue><ssdm name="or_ln346_32"/></StgValue>
</operation>

<operation id="2930" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2108 %zext_ln1270_34 = zext i7 %delta_V_34

]]></Node>
<StgValue><ssdm name="zext_ln1270_34"/></StgValue>
</operation>

<operation id="2931" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2109 %r_V_257 = mul i14 %zext_ln1270_34, i14 %zext_ln1270_34

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="2932" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2110 %select_ln346_100 = select i1 %overflow_101, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_100"/></StgValue>
</operation>

<operation id="2933" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2111 %select_ln346_101 = select i1 %or_ln346_32, i8 %select_ln346_100, i8 %p_Val2_203

]]></Node>
<StgValue><ssdm name="select_ln346_101"/></StgValue>
</operation>

<operation id="2934" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2115 %trunc_ln1347_33 = trunc i14 %r_V_257

]]></Node>
<StgValue><ssdm name="trunc_ln1347_33"/></StgValue>
</operation>

<operation id="2935" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2123 %tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_257, i32 4

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="2936" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2112 %lhs_V_68 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_101, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_68"/></StgValue>
</operation>

<operation id="2937" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2113 %sext_ln1347_66 = sext i13 %lhs_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1347_66"/></StgValue>
</operation>

<operation id="2938" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2114 %zext_ln1347_33 = zext i14 %r_V_257

]]></Node>
<StgValue><ssdm name="zext_ln1347_33"/></StgValue>
</operation>

<operation id="2939" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2116 %sext_ln1347_67 = sext i13 %lhs_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1347_67"/></StgValue>
</operation>

<operation id="2940" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2117 %ret_V_68 = add i16 %sext_ln1347_66, i16 %zext_ln1347_33

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="2941" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2118 %add_ln1347_67 = add i14 %sext_ln1347_67, i14 %r_V_257

]]></Node>
<StgValue><ssdm name="add_ln1347_67"/></StgValue>
</operation>

<operation id="2942" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2119 %add_ln1347_68 = add i13 %lhs_V_68, i13 %trunc_ln1347_33

]]></Node>
<StgValue><ssdm name="add_ln1347_68"/></StgValue>
</operation>

<operation id="2943" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2120 %p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_68, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_206"/></StgValue>
</operation>

<operation id="2944" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2121 %p_Val2_208 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_68, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_208"/></StgValue>
</operation>

<operation id="2945" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2122 %p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_68, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_207"/></StgValue>
</operation>

<operation id="2946" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2124 %zext_ln377_34 = zext i1 %tmp_434

]]></Node>
<StgValue><ssdm name="zext_ln377_34"/></StgValue>
</operation>

<operation id="2947" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2125 %p_Val2_209 = add i8 %zext_ln377_34, i8 %p_Val2_208

]]></Node>
<StgValue><ssdm name="p_Val2_209"/></StgValue>
</operation>

<operation id="2948" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2126 %p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_209, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="2949" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2127 %xor_ln896_68 = xor i1 %p_Result_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_68"/></StgValue>
</operation>

<operation id="2950" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2128 %carry_69 = and i1 %p_Result_207, i1 %xor_ln896_68

]]></Node>
<StgValue><ssdm name="carry_69"/></StgValue>
</operation>

<operation id="2951" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2129 %tmp_75 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_68, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2952" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2130 %Range2_all_ones_33 = icmp_eq  i2 %tmp_75, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_33"/></StgValue>
</operation>

<operation id="2953" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2131 %tmp_76 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_68, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2954" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2132 %Range1_all_ones_68 = icmp_eq  i3 %tmp_76, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_68"/></StgValue>
</operation>

<operation id="2955" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2133 %Range1_all_zeros_33 = icmp_eq  i3 %tmp_76, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_33"/></StgValue>
</operation>

<operation id="2956" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2134 %deleted_zeros_33 = select i1 %carry_69, i1 %Range1_all_ones_68, i1 %Range1_all_zeros_33

]]></Node>
<StgValue><ssdm name="deleted_zeros_33"/></StgValue>
</operation>

<operation id="2957" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2135 %tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_67, i32 13

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2958" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2136 %xor_ln890_33 = xor i1 %tmp_436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_33"/></StgValue>
</operation>

<operation id="2959" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2137 %and_ln890_33 = and i1 %Range2_all_ones_33, i1 %xor_ln890_33

]]></Node>
<StgValue><ssdm name="and_ln890_33"/></StgValue>
</operation>

<operation id="2960" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2138 %deleted_ones_68 = select i1 %carry_69, i1 %and_ln890_33, i1 %Range1_all_ones_68

]]></Node>
<StgValue><ssdm name="deleted_ones_68"/></StgValue>
</operation>

<operation id="2961" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2139 %and_ln891_33 = and i1 %carry_69, i1 %Range1_all_ones_68

]]></Node>
<StgValue><ssdm name="and_ln891_33"/></StgValue>
</operation>

<operation id="2962" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2140 %xor_ln895_101 = xor i1 %deleted_zeros_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_101"/></StgValue>
</operation>

<operation id="2963" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2141 %or_ln895_67 = or i1 %p_Result_208, i1 %xor_ln895_101

]]></Node>
<StgValue><ssdm name="or_ln895_67"/></StgValue>
</operation>

<operation id="2964" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2142 %xor_ln895_102 = xor i1 %p_Result_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_102"/></StgValue>
</operation>

<operation id="2965" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2143 %overflow_104 = and i1 %or_ln895_67, i1 %xor_ln895_102

]]></Node>
<StgValue><ssdm name="overflow_104"/></StgValue>
</operation>

<operation id="2966" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2144 %xor_ln896_69 = xor i1 %deleted_ones_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_69"/></StgValue>
</operation>

<operation id="2967" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2145 %or_ln896_33 = or i1 %xor_ln896_68, i1 %xor_ln896_69

]]></Node>
<StgValue><ssdm name="or_ln896_33"/></StgValue>
</operation>

<operation id="2968" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2146 %xor_ln896_160 = xor i1 %and_ln891_33, i1 %or_ln896_33

]]></Node>
<StgValue><ssdm name="xor_ln896_160"/></StgValue>
</operation>

<operation id="2969" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2147 %underflow_33 = and i1 %xor_ln896_160, i1 %p_Result_206

]]></Node>
<StgValue><ssdm name="underflow_33"/></StgValue>
</operation>

<operation id="2970" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2148 %or_ln346_33 = or i1 %overflow_104, i1 %underflow_33

]]></Node>
<StgValue><ssdm name="or_ln346_33"/></StgValue>
</operation>

<operation id="2971" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2170 %zext_ln1270_35 = zext i7 %delta_V_35

]]></Node>
<StgValue><ssdm name="zext_ln1270_35"/></StgValue>
</operation>

<operation id="2972" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2171 %r_V_259 = mul i14 %zext_ln1270_35, i14 %zext_ln1270_35

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="2973" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2172 %select_ln346_103 = select i1 %overflow_104, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_103"/></StgValue>
</operation>

<operation id="2974" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2173 %select_ln346_104 = select i1 %or_ln346_33, i8 %select_ln346_103, i8 %p_Val2_209

]]></Node>
<StgValue><ssdm name="select_ln346_104"/></StgValue>
</operation>

<operation id="2975" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2177 %trunc_ln1347_34 = trunc i14 %r_V_259

]]></Node>
<StgValue><ssdm name="trunc_ln1347_34"/></StgValue>
</operation>

<operation id="2976" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2185 %tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_259, i32 4

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="2977" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2174 %lhs_V_70 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_104, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_70"/></StgValue>
</operation>

<operation id="2978" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2175 %sext_ln1347_68 = sext i13 %lhs_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1347_68"/></StgValue>
</operation>

<operation id="2979" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2176 %zext_ln1347_34 = zext i14 %r_V_259

]]></Node>
<StgValue><ssdm name="zext_ln1347_34"/></StgValue>
</operation>

<operation id="2980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2178 %sext_ln1347_69 = sext i13 %lhs_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1347_69"/></StgValue>
</operation>

<operation id="2981" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2179 %ret_V_70 = add i16 %sext_ln1347_68, i16 %zext_ln1347_34

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="2982" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2180 %add_ln1347_69 = add i14 %sext_ln1347_69, i14 %r_V_259

]]></Node>
<StgValue><ssdm name="add_ln1347_69"/></StgValue>
</operation>

<operation id="2983" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2181 %add_ln1347_70 = add i13 %lhs_V_70, i13 %trunc_ln1347_34

]]></Node>
<StgValue><ssdm name="add_ln1347_70"/></StgValue>
</operation>

<operation id="2984" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2182 %p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_70, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_212"/></StgValue>
</operation>

<operation id="2985" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2183 %p_Val2_214 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_70, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_214"/></StgValue>
</operation>

<operation id="2986" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2184 %p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_70, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_213"/></StgValue>
</operation>

<operation id="2987" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2186 %zext_ln377_35 = zext i1 %tmp_443

]]></Node>
<StgValue><ssdm name="zext_ln377_35"/></StgValue>
</operation>

<operation id="2988" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2187 %p_Val2_215 = add i8 %zext_ln377_35, i8 %p_Val2_214

]]></Node>
<StgValue><ssdm name="p_Val2_215"/></StgValue>
</operation>

<operation id="2989" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2188 %p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_215, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_214"/></StgValue>
</operation>

<operation id="2990" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2189 %xor_ln896_70 = xor i1 %p_Result_214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_70"/></StgValue>
</operation>

<operation id="2991" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2190 %carry_71 = and i1 %p_Result_213, i1 %xor_ln896_70

]]></Node>
<StgValue><ssdm name="carry_71"/></StgValue>
</operation>

<operation id="2992" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2191 %tmp_77 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_70, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2993" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2192 %Range2_all_ones_34 = icmp_eq  i2 %tmp_77, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_34"/></StgValue>
</operation>

<operation id="2994" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2193 %tmp_78 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_70, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2995" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2194 %Range1_all_ones_70 = icmp_eq  i3 %tmp_78, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_70"/></StgValue>
</operation>

<operation id="2996" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2195 %Range1_all_zeros_34 = icmp_eq  i3 %tmp_78, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_34"/></StgValue>
</operation>

<operation id="2997" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2196 %deleted_zeros_34 = select i1 %carry_71, i1 %Range1_all_ones_70, i1 %Range1_all_zeros_34

]]></Node>
<StgValue><ssdm name="deleted_zeros_34"/></StgValue>
</operation>

<operation id="2998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2197 %tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_69, i32 13

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2999" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2198 %xor_ln890_34 = xor i1 %tmp_445, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_34"/></StgValue>
</operation>

<operation id="3000" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2199 %and_ln890_34 = and i1 %Range2_all_ones_34, i1 %xor_ln890_34

]]></Node>
<StgValue><ssdm name="and_ln890_34"/></StgValue>
</operation>

<operation id="3001" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2200 %deleted_ones_70 = select i1 %carry_71, i1 %and_ln890_34, i1 %Range1_all_ones_70

]]></Node>
<StgValue><ssdm name="deleted_ones_70"/></StgValue>
</operation>

<operation id="3002" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2201 %and_ln891_34 = and i1 %carry_71, i1 %Range1_all_ones_70

]]></Node>
<StgValue><ssdm name="and_ln891_34"/></StgValue>
</operation>

<operation id="3003" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2202 %xor_ln895_104 = xor i1 %deleted_zeros_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_104"/></StgValue>
</operation>

<operation id="3004" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2203 %or_ln895_69 = or i1 %p_Result_214, i1 %xor_ln895_104

]]></Node>
<StgValue><ssdm name="or_ln895_69"/></StgValue>
</operation>

<operation id="3005" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2204 %xor_ln895_105 = xor i1 %p_Result_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_105"/></StgValue>
</operation>

<operation id="3006" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2205 %overflow_107 = and i1 %or_ln895_69, i1 %xor_ln895_105

]]></Node>
<StgValue><ssdm name="overflow_107"/></StgValue>
</operation>

<operation id="3007" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2206 %xor_ln896_71 = xor i1 %deleted_ones_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_71"/></StgValue>
</operation>

<operation id="3008" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2207 %or_ln896_34 = or i1 %xor_ln896_70, i1 %xor_ln896_71

]]></Node>
<StgValue><ssdm name="or_ln896_34"/></StgValue>
</operation>

<operation id="3009" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2208 %xor_ln896_161 = xor i1 %and_ln891_34, i1 %or_ln896_34

]]></Node>
<StgValue><ssdm name="xor_ln896_161"/></StgValue>
</operation>

<operation id="3010" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2209 %underflow_34 = and i1 %xor_ln896_161, i1 %p_Result_212

]]></Node>
<StgValue><ssdm name="underflow_34"/></StgValue>
</operation>

<operation id="3011" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2210 %or_ln346_34 = or i1 %overflow_107, i1 %underflow_34

]]></Node>
<StgValue><ssdm name="or_ln346_34"/></StgValue>
</operation>

<operation id="3012" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2232 %zext_ln1270_36 = zext i7 %delta_V_36

]]></Node>
<StgValue><ssdm name="zext_ln1270_36"/></StgValue>
</operation>

<operation id="3013" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2233 %r_V_261 = mul i14 %zext_ln1270_36, i14 %zext_ln1270_36

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="3014" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2234 %select_ln346_106 = select i1 %overflow_107, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_106"/></StgValue>
</operation>

<operation id="3015" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2235 %select_ln346_107 = select i1 %or_ln346_34, i8 %select_ln346_106, i8 %p_Val2_215

]]></Node>
<StgValue><ssdm name="select_ln346_107"/></StgValue>
</operation>

<operation id="3016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2239 %trunc_ln1347_35 = trunc i14 %r_V_261

]]></Node>
<StgValue><ssdm name="trunc_ln1347_35"/></StgValue>
</operation>

<operation id="3017" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2247 %tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_261, i32 4

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="3018" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2236 %lhs_V_72 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_107, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_72"/></StgValue>
</operation>

<operation id="3019" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2237 %sext_ln1347_70 = sext i13 %lhs_V_72

]]></Node>
<StgValue><ssdm name="sext_ln1347_70"/></StgValue>
</operation>

<operation id="3020" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2238 %zext_ln1347_35 = zext i14 %r_V_261

]]></Node>
<StgValue><ssdm name="zext_ln1347_35"/></StgValue>
</operation>

<operation id="3021" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2240 %sext_ln1347_71 = sext i13 %lhs_V_72

]]></Node>
<StgValue><ssdm name="sext_ln1347_71"/></StgValue>
</operation>

<operation id="3022" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2241 %ret_V_72 = add i16 %sext_ln1347_70, i16 %zext_ln1347_35

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="3023" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2242 %add_ln1347_71 = add i14 %sext_ln1347_71, i14 %r_V_261

]]></Node>
<StgValue><ssdm name="add_ln1347_71"/></StgValue>
</operation>

<operation id="3024" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2243 %add_ln1347_72 = add i13 %lhs_V_72, i13 %trunc_ln1347_35

]]></Node>
<StgValue><ssdm name="add_ln1347_72"/></StgValue>
</operation>

<operation id="3025" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2244 %p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_72, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_218"/></StgValue>
</operation>

<operation id="3026" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2245 %p_Val2_220 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_72, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_220"/></StgValue>
</operation>

<operation id="3027" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2246 %p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_72, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_219"/></StgValue>
</operation>

<operation id="3028" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2248 %zext_ln377_36 = zext i1 %tmp_452

]]></Node>
<StgValue><ssdm name="zext_ln377_36"/></StgValue>
</operation>

<operation id="3029" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2249 %p_Val2_221 = add i8 %zext_ln377_36, i8 %p_Val2_220

]]></Node>
<StgValue><ssdm name="p_Val2_221"/></StgValue>
</operation>

<operation id="3030" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2250 %p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_221, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_220"/></StgValue>
</operation>

<operation id="3031" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2251 %xor_ln896_72 = xor i1 %p_Result_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_72"/></StgValue>
</operation>

<operation id="3032" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2252 %carry_73 = and i1 %p_Result_219, i1 %xor_ln896_72

]]></Node>
<StgValue><ssdm name="carry_73"/></StgValue>
</operation>

<operation id="3033" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2253 %tmp_79 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_72, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="3034" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2254 %Range2_all_ones_35 = icmp_eq  i2 %tmp_79, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_35"/></StgValue>
</operation>

<operation id="3035" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2255 %tmp_80 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_72, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3036" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2256 %Range1_all_ones_72 = icmp_eq  i3 %tmp_80, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_72"/></StgValue>
</operation>

<operation id="3037" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2257 %Range1_all_zeros_35 = icmp_eq  i3 %tmp_80, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_35"/></StgValue>
</operation>

<operation id="3038" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2258 %deleted_zeros_35 = select i1 %carry_73, i1 %Range1_all_ones_72, i1 %Range1_all_zeros_35

]]></Node>
<StgValue><ssdm name="deleted_zeros_35"/></StgValue>
</operation>

<operation id="3039" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2259 %tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_71, i32 13

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="3040" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2260 %xor_ln890_35 = xor i1 %tmp_454, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_35"/></StgValue>
</operation>

<operation id="3041" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2261 %and_ln890_35 = and i1 %Range2_all_ones_35, i1 %xor_ln890_35

]]></Node>
<StgValue><ssdm name="and_ln890_35"/></StgValue>
</operation>

<operation id="3042" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2262 %deleted_ones_72 = select i1 %carry_73, i1 %and_ln890_35, i1 %Range1_all_ones_72

]]></Node>
<StgValue><ssdm name="deleted_ones_72"/></StgValue>
</operation>

<operation id="3043" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2263 %and_ln891_35 = and i1 %carry_73, i1 %Range1_all_ones_72

]]></Node>
<StgValue><ssdm name="and_ln891_35"/></StgValue>
</operation>

<operation id="3044" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2264 %xor_ln895_107 = xor i1 %deleted_zeros_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_107"/></StgValue>
</operation>

<operation id="3045" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2265 %or_ln895_71 = or i1 %p_Result_220, i1 %xor_ln895_107

]]></Node>
<StgValue><ssdm name="or_ln895_71"/></StgValue>
</operation>

<operation id="3046" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2266 %xor_ln895_108 = xor i1 %p_Result_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_108"/></StgValue>
</operation>

<operation id="3047" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2267 %overflow_110 = and i1 %or_ln895_71, i1 %xor_ln895_108

]]></Node>
<StgValue><ssdm name="overflow_110"/></StgValue>
</operation>

<operation id="3048" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2268 %xor_ln896_73 = xor i1 %deleted_ones_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_73"/></StgValue>
</operation>

<operation id="3049" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2269 %or_ln896_35 = or i1 %xor_ln896_72, i1 %xor_ln896_73

]]></Node>
<StgValue><ssdm name="or_ln896_35"/></StgValue>
</operation>

<operation id="3050" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2270 %xor_ln896_162 = xor i1 %and_ln891_35, i1 %or_ln896_35

]]></Node>
<StgValue><ssdm name="xor_ln896_162"/></StgValue>
</operation>

<operation id="3051" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2271 %underflow_35 = and i1 %xor_ln896_162, i1 %p_Result_218

]]></Node>
<StgValue><ssdm name="underflow_35"/></StgValue>
</operation>

<operation id="3052" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2272 %or_ln346_35 = or i1 %overflow_110, i1 %underflow_35

]]></Node>
<StgValue><ssdm name="or_ln346_35"/></StgValue>
</operation>

<operation id="3053" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2294 %zext_ln1270_37 = zext i7 %delta_V_37

]]></Node>
<StgValue><ssdm name="zext_ln1270_37"/></StgValue>
</operation>

<operation id="3054" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2295 %r_V_263 = mul i14 %zext_ln1270_37, i14 %zext_ln1270_37

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="3055" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2296 %select_ln346_109 = select i1 %overflow_110, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_109"/></StgValue>
</operation>

<operation id="3056" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2297 %select_ln346_110 = select i1 %or_ln346_35, i8 %select_ln346_109, i8 %p_Val2_221

]]></Node>
<StgValue><ssdm name="select_ln346_110"/></StgValue>
</operation>

<operation id="3057" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2301 %trunc_ln1347_36 = trunc i14 %r_V_263

]]></Node>
<StgValue><ssdm name="trunc_ln1347_36"/></StgValue>
</operation>

<operation id="3058" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2309 %tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_263, i32 4

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="3059" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2298 %lhs_V_74 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_110, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_74"/></StgValue>
</operation>

<operation id="3060" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2299 %sext_ln1347_72 = sext i13 %lhs_V_74

]]></Node>
<StgValue><ssdm name="sext_ln1347_72"/></StgValue>
</operation>

<operation id="3061" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2300 %zext_ln1347_36 = zext i14 %r_V_263

]]></Node>
<StgValue><ssdm name="zext_ln1347_36"/></StgValue>
</operation>

<operation id="3062" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2302 %sext_ln1347_73 = sext i13 %lhs_V_74

]]></Node>
<StgValue><ssdm name="sext_ln1347_73"/></StgValue>
</operation>

<operation id="3063" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2303 %ret_V_74 = add i16 %sext_ln1347_72, i16 %zext_ln1347_36

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="3064" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2304 %add_ln1347_73 = add i14 %sext_ln1347_73, i14 %r_V_263

]]></Node>
<StgValue><ssdm name="add_ln1347_73"/></StgValue>
</operation>

<operation id="3065" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2305 %add_ln1347_74 = add i13 %lhs_V_74, i13 %trunc_ln1347_36

]]></Node>
<StgValue><ssdm name="add_ln1347_74"/></StgValue>
</operation>

<operation id="3066" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2306 %p_Result_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_74, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_224"/></StgValue>
</operation>

<operation id="3067" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2307 %p_Val2_226 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_74, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_226"/></StgValue>
</operation>

<operation id="3068" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2308 %p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_74, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_225"/></StgValue>
</operation>

<operation id="3069" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2310 %zext_ln377_37 = zext i1 %tmp_461

]]></Node>
<StgValue><ssdm name="zext_ln377_37"/></StgValue>
</operation>

<operation id="3070" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2311 %p_Val2_227 = add i8 %zext_ln377_37, i8 %p_Val2_226

]]></Node>
<StgValue><ssdm name="p_Val2_227"/></StgValue>
</operation>

<operation id="3071" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2312 %p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_227, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="3072" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2313 %xor_ln896_74 = xor i1 %p_Result_226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_74"/></StgValue>
</operation>

<operation id="3073" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2314 %carry_75 = and i1 %p_Result_225, i1 %xor_ln896_74

]]></Node>
<StgValue><ssdm name="carry_75"/></StgValue>
</operation>

<operation id="3074" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2315 %tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_74, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="3075" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2316 %Range2_all_ones_36 = icmp_eq  i2 %tmp_81, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_36"/></StgValue>
</operation>

<operation id="3076" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2317 %tmp_82 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_74, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="3077" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2318 %Range1_all_ones_74 = icmp_eq  i3 %tmp_82, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_74"/></StgValue>
</operation>

<operation id="3078" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2319 %Range1_all_zeros_36 = icmp_eq  i3 %tmp_82, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_36"/></StgValue>
</operation>

<operation id="3079" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2320 %deleted_zeros_36 = select i1 %carry_75, i1 %Range1_all_ones_74, i1 %Range1_all_zeros_36

]]></Node>
<StgValue><ssdm name="deleted_zeros_36"/></StgValue>
</operation>

<operation id="3080" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2321 %tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_73, i32 13

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3081" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2322 %xor_ln890_36 = xor i1 %tmp_463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_36"/></StgValue>
</operation>

<operation id="3082" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2323 %and_ln890_36 = and i1 %Range2_all_ones_36, i1 %xor_ln890_36

]]></Node>
<StgValue><ssdm name="and_ln890_36"/></StgValue>
</operation>

<operation id="3083" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2324 %deleted_ones_74 = select i1 %carry_75, i1 %and_ln890_36, i1 %Range1_all_ones_74

]]></Node>
<StgValue><ssdm name="deleted_ones_74"/></StgValue>
</operation>

<operation id="3084" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2325 %and_ln891_36 = and i1 %carry_75, i1 %Range1_all_ones_74

]]></Node>
<StgValue><ssdm name="and_ln891_36"/></StgValue>
</operation>

<operation id="3085" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2326 %xor_ln895_110 = xor i1 %deleted_zeros_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_110"/></StgValue>
</operation>

<operation id="3086" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2327 %or_ln895_73 = or i1 %p_Result_226, i1 %xor_ln895_110

]]></Node>
<StgValue><ssdm name="or_ln895_73"/></StgValue>
</operation>

<operation id="3087" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2328 %xor_ln895_111 = xor i1 %p_Result_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_111"/></StgValue>
</operation>

<operation id="3088" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2329 %overflow_113 = and i1 %or_ln895_73, i1 %xor_ln895_111

]]></Node>
<StgValue><ssdm name="overflow_113"/></StgValue>
</operation>

<operation id="3089" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2330 %xor_ln896_75 = xor i1 %deleted_ones_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_75"/></StgValue>
</operation>

<operation id="3090" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2331 %or_ln896_36 = or i1 %xor_ln896_74, i1 %xor_ln896_75

]]></Node>
<StgValue><ssdm name="or_ln896_36"/></StgValue>
</operation>

<operation id="3091" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2332 %xor_ln896_163 = xor i1 %and_ln891_36, i1 %or_ln896_36

]]></Node>
<StgValue><ssdm name="xor_ln896_163"/></StgValue>
</operation>

<operation id="3092" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2333 %underflow_36 = and i1 %xor_ln896_163, i1 %p_Result_224

]]></Node>
<StgValue><ssdm name="underflow_36"/></StgValue>
</operation>

<operation id="3093" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2334 %or_ln346_36 = or i1 %overflow_113, i1 %underflow_36

]]></Node>
<StgValue><ssdm name="or_ln346_36"/></StgValue>
</operation>

<operation id="3094" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2356 %zext_ln1270_38 = zext i7 %delta_V_38

]]></Node>
<StgValue><ssdm name="zext_ln1270_38"/></StgValue>
</operation>

<operation id="3095" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2357 %r_V_265 = mul i14 %zext_ln1270_38, i14 %zext_ln1270_38

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="3096" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2358 %select_ln346_112 = select i1 %overflow_113, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_112"/></StgValue>
</operation>

<operation id="3097" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2359 %select_ln346_113 = select i1 %or_ln346_36, i8 %select_ln346_112, i8 %p_Val2_227

]]></Node>
<StgValue><ssdm name="select_ln346_113"/></StgValue>
</operation>

<operation id="3098" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2363 %trunc_ln1347_37 = trunc i14 %r_V_265

]]></Node>
<StgValue><ssdm name="trunc_ln1347_37"/></StgValue>
</operation>

<operation id="3099" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2371 %tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_265, i32 4

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="3100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2360 %lhs_V_76 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_113, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_76"/></StgValue>
</operation>

<operation id="3101" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2361 %sext_ln1347_74 = sext i13 %lhs_V_76

]]></Node>
<StgValue><ssdm name="sext_ln1347_74"/></StgValue>
</operation>

<operation id="3102" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2362 %zext_ln1347_37 = zext i14 %r_V_265

]]></Node>
<StgValue><ssdm name="zext_ln1347_37"/></StgValue>
</operation>

<operation id="3103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2364 %sext_ln1347_75 = sext i13 %lhs_V_76

]]></Node>
<StgValue><ssdm name="sext_ln1347_75"/></StgValue>
</operation>

<operation id="3104" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2365 %ret_V_76 = add i16 %sext_ln1347_74, i16 %zext_ln1347_37

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="3105" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2366 %add_ln1347_75 = add i14 %sext_ln1347_75, i14 %r_V_265

]]></Node>
<StgValue><ssdm name="add_ln1347_75"/></StgValue>
</operation>

<operation id="3106" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2367 %add_ln1347_76 = add i13 %lhs_V_76, i13 %trunc_ln1347_37

]]></Node>
<StgValue><ssdm name="add_ln1347_76"/></StgValue>
</operation>

<operation id="3107" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2368 %p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_76, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="3108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2369 %p_Val2_232 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_76, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_232"/></StgValue>
</operation>

<operation id="3109" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2370 %p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_76, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="3110" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2372 %zext_ln377_38 = zext i1 %tmp_470

]]></Node>
<StgValue><ssdm name="zext_ln377_38"/></StgValue>
</operation>

<operation id="3111" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2373 %p_Val2_233 = add i8 %zext_ln377_38, i8 %p_Val2_232

]]></Node>
<StgValue><ssdm name="p_Val2_233"/></StgValue>
</operation>

<operation id="3112" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2374 %p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_233, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="3113" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2375 %xor_ln896_76 = xor i1 %p_Result_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_76"/></StgValue>
</operation>

<operation id="3114" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2376 %carry_77 = and i1 %p_Result_231, i1 %xor_ln896_76

]]></Node>
<StgValue><ssdm name="carry_77"/></StgValue>
</operation>

<operation id="3115" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2377 %tmp_84 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_76, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="3116" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2378 %Range2_all_ones_37 = icmp_eq  i2 %tmp_84, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_37"/></StgValue>
</operation>

<operation id="3117" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2379 %tmp_85 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_76, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="3118" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2380 %Range1_all_ones_76 = icmp_eq  i3 %tmp_85, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_76"/></StgValue>
</operation>

<operation id="3119" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2381 %Range1_all_zeros_37 = icmp_eq  i3 %tmp_85, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_37"/></StgValue>
</operation>

<operation id="3120" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2382 %deleted_zeros_37 = select i1 %carry_77, i1 %Range1_all_ones_76, i1 %Range1_all_zeros_37

]]></Node>
<StgValue><ssdm name="deleted_zeros_37"/></StgValue>
</operation>

<operation id="3121" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2383 %tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_75, i32 13

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="3122" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2384 %xor_ln890_37 = xor i1 %tmp_472, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_37"/></StgValue>
</operation>

<operation id="3123" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2385 %and_ln890_37 = and i1 %Range2_all_ones_37, i1 %xor_ln890_37

]]></Node>
<StgValue><ssdm name="and_ln890_37"/></StgValue>
</operation>

<operation id="3124" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2386 %deleted_ones_76 = select i1 %carry_77, i1 %and_ln890_37, i1 %Range1_all_ones_76

]]></Node>
<StgValue><ssdm name="deleted_ones_76"/></StgValue>
</operation>

<operation id="3125" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2387 %and_ln891_37 = and i1 %carry_77, i1 %Range1_all_ones_76

]]></Node>
<StgValue><ssdm name="and_ln891_37"/></StgValue>
</operation>

<operation id="3126" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2388 %xor_ln895_113 = xor i1 %deleted_zeros_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_113"/></StgValue>
</operation>

<operation id="3127" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2389 %or_ln895_75 = or i1 %p_Result_232, i1 %xor_ln895_113

]]></Node>
<StgValue><ssdm name="or_ln895_75"/></StgValue>
</operation>

<operation id="3128" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2390 %xor_ln895_114 = xor i1 %p_Result_230, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_114"/></StgValue>
</operation>

<operation id="3129" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2391 %overflow_116 = and i1 %or_ln895_75, i1 %xor_ln895_114

]]></Node>
<StgValue><ssdm name="overflow_116"/></StgValue>
</operation>

<operation id="3130" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2392 %xor_ln896_77 = xor i1 %deleted_ones_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_77"/></StgValue>
</operation>

<operation id="3131" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2393 %or_ln896_37 = or i1 %xor_ln896_76, i1 %xor_ln896_77

]]></Node>
<StgValue><ssdm name="or_ln896_37"/></StgValue>
</operation>

<operation id="3132" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2394 %xor_ln896_164 = xor i1 %and_ln891_37, i1 %or_ln896_37

]]></Node>
<StgValue><ssdm name="xor_ln896_164"/></StgValue>
</operation>

<operation id="3133" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2395 %underflow_37 = and i1 %xor_ln896_164, i1 %p_Result_230

]]></Node>
<StgValue><ssdm name="underflow_37"/></StgValue>
</operation>

<operation id="3134" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2396 %or_ln346_37 = or i1 %overflow_116, i1 %underflow_37

]]></Node>
<StgValue><ssdm name="or_ln346_37"/></StgValue>
</operation>

<operation id="3135" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2418 %zext_ln1270_39 = zext i7 %delta_V_39

]]></Node>
<StgValue><ssdm name="zext_ln1270_39"/></StgValue>
</operation>

<operation id="3136" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2419 %r_V_267 = mul i14 %zext_ln1270_39, i14 %zext_ln1270_39

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="3137" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2420 %select_ln346_115 = select i1 %overflow_116, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_115"/></StgValue>
</operation>

<operation id="3138" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2421 %select_ln346_116 = select i1 %or_ln346_37, i8 %select_ln346_115, i8 %p_Val2_233

]]></Node>
<StgValue><ssdm name="select_ln346_116"/></StgValue>
</operation>

<operation id="3139" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2425 %trunc_ln1347_38 = trunc i14 %r_V_267

]]></Node>
<StgValue><ssdm name="trunc_ln1347_38"/></StgValue>
</operation>

<operation id="3140" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2433 %tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_267, i32 4

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="3141" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2422 %lhs_V_78 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_116, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_78"/></StgValue>
</operation>

<operation id="3142" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2423 %sext_ln1347_76 = sext i13 %lhs_V_78

]]></Node>
<StgValue><ssdm name="sext_ln1347_76"/></StgValue>
</operation>

<operation id="3143" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2424 %zext_ln1347_38 = zext i14 %r_V_267

]]></Node>
<StgValue><ssdm name="zext_ln1347_38"/></StgValue>
</operation>

<operation id="3144" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2426 %sext_ln1347_77 = sext i13 %lhs_V_78

]]></Node>
<StgValue><ssdm name="sext_ln1347_77"/></StgValue>
</operation>

<operation id="3145" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2427 %ret_V_78 = add i16 %sext_ln1347_76, i16 %zext_ln1347_38

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="3146" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2428 %add_ln1347_77 = add i14 %sext_ln1347_77, i14 %r_V_267

]]></Node>
<StgValue><ssdm name="add_ln1347_77"/></StgValue>
</operation>

<operation id="3147" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2429 %add_ln1347_78 = add i13 %lhs_V_78, i13 %trunc_ln1347_38

]]></Node>
<StgValue><ssdm name="add_ln1347_78"/></StgValue>
</operation>

<operation id="3148" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2430 %p_Result_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_78, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="3149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2431 %p_Val2_238 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_78, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_238"/></StgValue>
</operation>

<operation id="3150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2432 %p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_78, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_237"/></StgValue>
</operation>

<operation id="3151" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2434 %zext_ln377_39 = zext i1 %tmp_479

]]></Node>
<StgValue><ssdm name="zext_ln377_39"/></StgValue>
</operation>

<operation id="3152" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2435 %p_Val2_239 = add i8 %zext_ln377_39, i8 %p_Val2_238

]]></Node>
<StgValue><ssdm name="p_Val2_239"/></StgValue>
</operation>

<operation id="3153" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2436 %p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_239, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="3154" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2437 %xor_ln896_78 = xor i1 %p_Result_238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_78"/></StgValue>
</operation>

<operation id="3155" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2438 %carry_79 = and i1 %p_Result_237, i1 %xor_ln896_78

]]></Node>
<StgValue><ssdm name="carry_79"/></StgValue>
</operation>

<operation id="3156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2439 %tmp_86 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_78, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="3157" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2440 %Range2_all_ones_38 = icmp_eq  i2 %tmp_86, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_38"/></StgValue>
</operation>

<operation id="3158" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2441 %tmp_87 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_78, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="3159" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2442 %Range1_all_ones_78 = icmp_eq  i3 %tmp_87, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_78"/></StgValue>
</operation>

<operation id="3160" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2443 %Range1_all_zeros_38 = icmp_eq  i3 %tmp_87, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_38"/></StgValue>
</operation>

<operation id="3161" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2444 %deleted_zeros_38 = select i1 %carry_79, i1 %Range1_all_ones_78, i1 %Range1_all_zeros_38

]]></Node>
<StgValue><ssdm name="deleted_zeros_38"/></StgValue>
</operation>

<operation id="3162" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2445 %tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_77, i32 13

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3163" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2446 %xor_ln890_38 = xor i1 %tmp_481, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_38"/></StgValue>
</operation>

<operation id="3164" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2447 %and_ln890_38 = and i1 %Range2_all_ones_38, i1 %xor_ln890_38

]]></Node>
<StgValue><ssdm name="and_ln890_38"/></StgValue>
</operation>

<operation id="3165" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2448 %deleted_ones_78 = select i1 %carry_79, i1 %and_ln890_38, i1 %Range1_all_ones_78

]]></Node>
<StgValue><ssdm name="deleted_ones_78"/></StgValue>
</operation>

<operation id="3166" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2449 %and_ln891_38 = and i1 %carry_79, i1 %Range1_all_ones_78

]]></Node>
<StgValue><ssdm name="and_ln891_38"/></StgValue>
</operation>

<operation id="3167" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2450 %xor_ln895_116 = xor i1 %deleted_zeros_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_116"/></StgValue>
</operation>

<operation id="3168" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2451 %or_ln895_77 = or i1 %p_Result_238, i1 %xor_ln895_116

]]></Node>
<StgValue><ssdm name="or_ln895_77"/></StgValue>
</operation>

<operation id="3169" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2452 %xor_ln895_117 = xor i1 %p_Result_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_117"/></StgValue>
</operation>

<operation id="3170" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2453 %overflow_119 = and i1 %or_ln895_77, i1 %xor_ln895_117

]]></Node>
<StgValue><ssdm name="overflow_119"/></StgValue>
</operation>

<operation id="3171" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2454 %xor_ln896_79 = xor i1 %deleted_ones_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_79"/></StgValue>
</operation>

<operation id="3172" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2455 %or_ln896_38 = or i1 %xor_ln896_78, i1 %xor_ln896_79

]]></Node>
<StgValue><ssdm name="or_ln896_38"/></StgValue>
</operation>

<operation id="3173" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2456 %xor_ln896_165 = xor i1 %and_ln891_38, i1 %or_ln896_38

]]></Node>
<StgValue><ssdm name="xor_ln896_165"/></StgValue>
</operation>

<operation id="3174" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2457 %underflow_38 = and i1 %xor_ln896_165, i1 %p_Result_236

]]></Node>
<StgValue><ssdm name="underflow_38"/></StgValue>
</operation>

<operation id="3175" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2458 %or_ln346_38 = or i1 %overflow_119, i1 %underflow_38

]]></Node>
<StgValue><ssdm name="or_ln346_38"/></StgValue>
</operation>

<operation id="3176" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2480 %zext_ln1270_40 = zext i7 %delta_V_40

]]></Node>
<StgValue><ssdm name="zext_ln1270_40"/></StgValue>
</operation>

<operation id="3177" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2481 %r_V_269 = mul i14 %zext_ln1270_40, i14 %zext_ln1270_40

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="3178" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2482 %select_ln346_118 = select i1 %overflow_119, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_118"/></StgValue>
</operation>

<operation id="3179" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2483 %select_ln346_119 = select i1 %or_ln346_38, i8 %select_ln346_118, i8 %p_Val2_239

]]></Node>
<StgValue><ssdm name="select_ln346_119"/></StgValue>
</operation>

<operation id="3180" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2487 %trunc_ln1347_39 = trunc i14 %r_V_269

]]></Node>
<StgValue><ssdm name="trunc_ln1347_39"/></StgValue>
</operation>

<operation id="3181" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2495 %tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_269, i32 4

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="3182" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2484 %lhs_V_80 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_119, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_80"/></StgValue>
</operation>

<operation id="3183" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2485 %sext_ln1347_78 = sext i13 %lhs_V_80

]]></Node>
<StgValue><ssdm name="sext_ln1347_78"/></StgValue>
</operation>

<operation id="3184" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2486 %zext_ln1347_39 = zext i14 %r_V_269

]]></Node>
<StgValue><ssdm name="zext_ln1347_39"/></StgValue>
</operation>

<operation id="3185" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2488 %sext_ln1347_79 = sext i13 %lhs_V_80

]]></Node>
<StgValue><ssdm name="sext_ln1347_79"/></StgValue>
</operation>

<operation id="3186" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2489 %ret_V_80 = add i16 %sext_ln1347_78, i16 %zext_ln1347_39

]]></Node>
<StgValue><ssdm name="ret_V_80"/></StgValue>
</operation>

<operation id="3187" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2490 %add_ln1347_79 = add i14 %sext_ln1347_79, i14 %r_V_269

]]></Node>
<StgValue><ssdm name="add_ln1347_79"/></StgValue>
</operation>

<operation id="3188" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2491 %add_ln1347_80 = add i13 %lhs_V_80, i13 %trunc_ln1347_39

]]></Node>
<StgValue><ssdm name="add_ln1347_80"/></StgValue>
</operation>

<operation id="3189" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2492 %p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_80, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_242"/></StgValue>
</operation>

<operation id="3190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2493 %p_Val2_244 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_80, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_244"/></StgValue>
</operation>

<operation id="3191" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2494 %p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_80, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_243"/></StgValue>
</operation>

<operation id="3192" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2496 %zext_ln377_40 = zext i1 %tmp_488

]]></Node>
<StgValue><ssdm name="zext_ln377_40"/></StgValue>
</operation>

<operation id="3193" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2497 %p_Val2_245 = add i8 %zext_ln377_40, i8 %p_Val2_244

]]></Node>
<StgValue><ssdm name="p_Val2_245"/></StgValue>
</operation>

<operation id="3194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2498 %p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_245, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_244"/></StgValue>
</operation>

<operation id="3195" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2499 %xor_ln896_80 = xor i1 %p_Result_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_80"/></StgValue>
</operation>

<operation id="3196" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2500 %carry_81 = and i1 %p_Result_243, i1 %xor_ln896_80

]]></Node>
<StgValue><ssdm name="carry_81"/></StgValue>
</operation>

<operation id="3197" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2501 %tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_80, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3198" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2502 %Range2_all_ones_39 = icmp_eq  i2 %tmp_88, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_39"/></StgValue>
</operation>

<operation id="3199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2503 %tmp_90 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_80, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="3200" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2504 %Range1_all_ones_80 = icmp_eq  i3 %tmp_90, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_80"/></StgValue>
</operation>

<operation id="3201" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2505 %Range1_all_zeros_39 = icmp_eq  i3 %tmp_90, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_39"/></StgValue>
</operation>

<operation id="3202" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2506 %deleted_zeros_39 = select i1 %carry_81, i1 %Range1_all_ones_80, i1 %Range1_all_zeros_39

]]></Node>
<StgValue><ssdm name="deleted_zeros_39"/></StgValue>
</operation>

<operation id="3203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2507 %tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_79, i32 13

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="3204" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2508 %xor_ln890_39 = xor i1 %tmp_490, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_39"/></StgValue>
</operation>

<operation id="3205" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2509 %and_ln890_39 = and i1 %Range2_all_ones_39, i1 %xor_ln890_39

]]></Node>
<StgValue><ssdm name="and_ln890_39"/></StgValue>
</operation>

<operation id="3206" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2510 %deleted_ones_80 = select i1 %carry_81, i1 %and_ln890_39, i1 %Range1_all_ones_80

]]></Node>
<StgValue><ssdm name="deleted_ones_80"/></StgValue>
</operation>

<operation id="3207" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2511 %and_ln891_39 = and i1 %carry_81, i1 %Range1_all_ones_80

]]></Node>
<StgValue><ssdm name="and_ln891_39"/></StgValue>
</operation>

<operation id="3208" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2512 %xor_ln895_119 = xor i1 %deleted_zeros_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_119"/></StgValue>
</operation>

<operation id="3209" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2513 %or_ln895_79 = or i1 %p_Result_244, i1 %xor_ln895_119

]]></Node>
<StgValue><ssdm name="or_ln895_79"/></StgValue>
</operation>

<operation id="3210" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2514 %xor_ln895_120 = xor i1 %p_Result_242, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_120"/></StgValue>
</operation>

<operation id="3211" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2515 %overflow_122 = and i1 %or_ln895_79, i1 %xor_ln895_120

]]></Node>
<StgValue><ssdm name="overflow_122"/></StgValue>
</operation>

<operation id="3212" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2516 %xor_ln896_81 = xor i1 %deleted_ones_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_81"/></StgValue>
</operation>

<operation id="3213" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2517 %or_ln896_39 = or i1 %xor_ln896_80, i1 %xor_ln896_81

]]></Node>
<StgValue><ssdm name="or_ln896_39"/></StgValue>
</operation>

<operation id="3214" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2518 %xor_ln896_166 = xor i1 %and_ln891_39, i1 %or_ln896_39

]]></Node>
<StgValue><ssdm name="xor_ln896_166"/></StgValue>
</operation>

<operation id="3215" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2519 %underflow_39 = and i1 %xor_ln896_166, i1 %p_Result_242

]]></Node>
<StgValue><ssdm name="underflow_39"/></StgValue>
</operation>

<operation id="3216" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2520 %or_ln346_39 = or i1 %overflow_122, i1 %underflow_39

]]></Node>
<StgValue><ssdm name="or_ln346_39"/></StgValue>
</operation>

<operation id="3217" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2542 %zext_ln1270_41 = zext i7 %delta_V_41

]]></Node>
<StgValue><ssdm name="zext_ln1270_41"/></StgValue>
</operation>

<operation id="3218" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2543 %r_V_271 = mul i14 %zext_ln1270_41, i14 %zext_ln1270_41

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="3219" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2544 %select_ln346_121 = select i1 %overflow_122, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_121"/></StgValue>
</operation>

<operation id="3220" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2545 %select_ln346_122 = select i1 %or_ln346_39, i8 %select_ln346_121, i8 %p_Val2_245

]]></Node>
<StgValue><ssdm name="select_ln346_122"/></StgValue>
</operation>

<operation id="3221" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2549 %trunc_ln1347_40 = trunc i14 %r_V_271

]]></Node>
<StgValue><ssdm name="trunc_ln1347_40"/></StgValue>
</operation>

<operation id="3222" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2557 %tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_271, i32 4

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="3223" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2546 %lhs_V_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_122, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_82"/></StgValue>
</operation>

<operation id="3224" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2547 %sext_ln1347_80 = sext i13 %lhs_V_82

]]></Node>
<StgValue><ssdm name="sext_ln1347_80"/></StgValue>
</operation>

<operation id="3225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2548 %zext_ln1347_40 = zext i14 %r_V_271

]]></Node>
<StgValue><ssdm name="zext_ln1347_40"/></StgValue>
</operation>

<operation id="3226" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2550 %sext_ln1347_81 = sext i13 %lhs_V_82

]]></Node>
<StgValue><ssdm name="sext_ln1347_81"/></StgValue>
</operation>

<operation id="3227" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2551 %ret_V_82 = add i16 %sext_ln1347_80, i16 %zext_ln1347_40

]]></Node>
<StgValue><ssdm name="ret_V_82"/></StgValue>
</operation>

<operation id="3228" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2552 %add_ln1347_81 = add i14 %sext_ln1347_81, i14 %r_V_271

]]></Node>
<StgValue><ssdm name="add_ln1347_81"/></StgValue>
</operation>

<operation id="3229" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2553 %add_ln1347_82 = add i13 %lhs_V_82, i13 %trunc_ln1347_40

]]></Node>
<StgValue><ssdm name="add_ln1347_82"/></StgValue>
</operation>

<operation id="3230" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2554 %p_Result_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_82, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_248"/></StgValue>
</operation>

<operation id="3231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2555 %p_Val2_250 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_82, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_250"/></StgValue>
</operation>

<operation id="3232" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2556 %p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_82, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_249"/></StgValue>
</operation>

<operation id="3233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2558 %zext_ln377_41 = zext i1 %tmp_497

]]></Node>
<StgValue><ssdm name="zext_ln377_41"/></StgValue>
</operation>

<operation id="3234" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2559 %p_Val2_251 = add i8 %zext_ln377_41, i8 %p_Val2_250

]]></Node>
<StgValue><ssdm name="p_Val2_251"/></StgValue>
</operation>

<operation id="3235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2560 %p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_251, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_250"/></StgValue>
</operation>

<operation id="3236" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2561 %xor_ln896_82 = xor i1 %p_Result_250, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_82"/></StgValue>
</operation>

<operation id="3237" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2562 %carry_83 = and i1 %p_Result_249, i1 %xor_ln896_82

]]></Node>
<StgValue><ssdm name="carry_83"/></StgValue>
</operation>

<operation id="3238" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2563 %tmp_91 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_82, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="3239" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2564 %Range2_all_ones_40 = icmp_eq  i2 %tmp_91, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_40"/></StgValue>
</operation>

<operation id="3240" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2565 %tmp_92 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_82, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="3241" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2566 %Range1_all_ones_82 = icmp_eq  i3 %tmp_92, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_82"/></StgValue>
</operation>

<operation id="3242" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2567 %Range1_all_zeros_40 = icmp_eq  i3 %tmp_92, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_40"/></StgValue>
</operation>

<operation id="3243" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2568 %deleted_zeros_40 = select i1 %carry_83, i1 %Range1_all_ones_82, i1 %Range1_all_zeros_40

]]></Node>
<StgValue><ssdm name="deleted_zeros_40"/></StgValue>
</operation>

<operation id="3244" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2569 %tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_81, i32 13

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="3245" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2570 %xor_ln890_40 = xor i1 %tmp_499, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_40"/></StgValue>
</operation>

<operation id="3246" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2571 %and_ln890_40 = and i1 %Range2_all_ones_40, i1 %xor_ln890_40

]]></Node>
<StgValue><ssdm name="and_ln890_40"/></StgValue>
</operation>

<operation id="3247" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2572 %deleted_ones_82 = select i1 %carry_83, i1 %and_ln890_40, i1 %Range1_all_ones_82

]]></Node>
<StgValue><ssdm name="deleted_ones_82"/></StgValue>
</operation>

<operation id="3248" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2573 %and_ln891_40 = and i1 %carry_83, i1 %Range1_all_ones_82

]]></Node>
<StgValue><ssdm name="and_ln891_40"/></StgValue>
</operation>

<operation id="3249" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2574 %xor_ln895_122 = xor i1 %deleted_zeros_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_122"/></StgValue>
</operation>

<operation id="3250" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2575 %or_ln895_81 = or i1 %p_Result_250, i1 %xor_ln895_122

]]></Node>
<StgValue><ssdm name="or_ln895_81"/></StgValue>
</operation>

<operation id="3251" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2576 %xor_ln895_123 = xor i1 %p_Result_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_123"/></StgValue>
</operation>

<operation id="3252" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2577 %overflow_125 = and i1 %or_ln895_81, i1 %xor_ln895_123

]]></Node>
<StgValue><ssdm name="overflow_125"/></StgValue>
</operation>

<operation id="3253" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2578 %xor_ln896_83 = xor i1 %deleted_ones_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_83"/></StgValue>
</operation>

<operation id="3254" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2579 %or_ln896_40 = or i1 %xor_ln896_82, i1 %xor_ln896_83

]]></Node>
<StgValue><ssdm name="or_ln896_40"/></StgValue>
</operation>

<operation id="3255" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2580 %xor_ln896_167 = xor i1 %and_ln891_40, i1 %or_ln896_40

]]></Node>
<StgValue><ssdm name="xor_ln896_167"/></StgValue>
</operation>

<operation id="3256" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2581 %underflow_40 = and i1 %xor_ln896_167, i1 %p_Result_248

]]></Node>
<StgValue><ssdm name="underflow_40"/></StgValue>
</operation>

<operation id="3257" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2582 %or_ln346_40 = or i1 %overflow_125, i1 %underflow_40

]]></Node>
<StgValue><ssdm name="or_ln346_40"/></StgValue>
</operation>

<operation id="3258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2604 %zext_ln1270_42 = zext i7 %delta_V_42

]]></Node>
<StgValue><ssdm name="zext_ln1270_42"/></StgValue>
</operation>

<operation id="3259" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2605 %r_V_273 = mul i14 %zext_ln1270_42, i14 %zext_ln1270_42

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="3260" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2606 %select_ln346_124 = select i1 %overflow_125, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_124"/></StgValue>
</operation>

<operation id="3261" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2607 %select_ln346_125 = select i1 %or_ln346_40, i8 %select_ln346_124, i8 %p_Val2_251

]]></Node>
<StgValue><ssdm name="select_ln346_125"/></StgValue>
</operation>

<operation id="3262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2611 %trunc_ln1347_41 = trunc i14 %r_V_273

]]></Node>
<StgValue><ssdm name="trunc_ln1347_41"/></StgValue>
</operation>

<operation id="3263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2619 %tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_273, i32 4

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="3264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2608 %lhs_V_84 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_125, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_84"/></StgValue>
</operation>

<operation id="3265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2609 %sext_ln1347_82 = sext i13 %lhs_V_84

]]></Node>
<StgValue><ssdm name="sext_ln1347_82"/></StgValue>
</operation>

<operation id="3266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2610 %zext_ln1347_41 = zext i14 %r_V_273

]]></Node>
<StgValue><ssdm name="zext_ln1347_41"/></StgValue>
</operation>

<operation id="3267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2612 %sext_ln1347_83 = sext i13 %lhs_V_84

]]></Node>
<StgValue><ssdm name="sext_ln1347_83"/></StgValue>
</operation>

<operation id="3268" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2613 %ret_V_84 = add i16 %sext_ln1347_82, i16 %zext_ln1347_41

]]></Node>
<StgValue><ssdm name="ret_V_84"/></StgValue>
</operation>

<operation id="3269" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2614 %add_ln1347_83 = add i14 %sext_ln1347_83, i14 %r_V_273

]]></Node>
<StgValue><ssdm name="add_ln1347_83"/></StgValue>
</operation>

<operation id="3270" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2615 %add_ln1347_84 = add i13 %lhs_V_84, i13 %trunc_ln1347_41

]]></Node>
<StgValue><ssdm name="add_ln1347_84"/></StgValue>
</operation>

<operation id="3271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2616 %p_Result_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_84, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_254"/></StgValue>
</operation>

<operation id="3272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2617 %p_Val2_256 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_84, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_256"/></StgValue>
</operation>

<operation id="3273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2618 %p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_84, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_255"/></StgValue>
</operation>

<operation id="3274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2620 %zext_ln377_42 = zext i1 %tmp_506

]]></Node>
<StgValue><ssdm name="zext_ln377_42"/></StgValue>
</operation>

<operation id="3275" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2621 %p_Val2_257 = add i8 %zext_ln377_42, i8 %p_Val2_256

]]></Node>
<StgValue><ssdm name="p_Val2_257"/></StgValue>
</operation>

<operation id="3276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2622 %p_Result_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_257, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_256"/></StgValue>
</operation>

<operation id="3277" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2623 %xor_ln896_84 = xor i1 %p_Result_256, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_84"/></StgValue>
</operation>

<operation id="3278" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2624 %carry_85 = and i1 %p_Result_255, i1 %xor_ln896_84

]]></Node>
<StgValue><ssdm name="carry_85"/></StgValue>
</operation>

<operation id="3279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2625 %tmp_93 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_84, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="3280" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2626 %Range2_all_ones_41 = icmp_eq  i2 %tmp_93, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_41"/></StgValue>
</operation>

<operation id="3281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2627 %tmp_94 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_84, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="3282" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2628 %Range1_all_ones_84 = icmp_eq  i3 %tmp_94, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_84"/></StgValue>
</operation>

<operation id="3283" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2629 %Range1_all_zeros_41 = icmp_eq  i3 %tmp_94, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_41"/></StgValue>
</operation>

<operation id="3284" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2630 %deleted_zeros_41 = select i1 %carry_85, i1 %Range1_all_ones_84, i1 %Range1_all_zeros_41

]]></Node>
<StgValue><ssdm name="deleted_zeros_41"/></StgValue>
</operation>

<operation id="3285" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2631 %tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_83, i32 13

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="3286" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2632 %xor_ln890_41 = xor i1 %tmp_508, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_41"/></StgValue>
</operation>

<operation id="3287" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2633 %and_ln890_41 = and i1 %Range2_all_ones_41, i1 %xor_ln890_41

]]></Node>
<StgValue><ssdm name="and_ln890_41"/></StgValue>
</operation>

<operation id="3288" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2634 %deleted_ones_84 = select i1 %carry_85, i1 %and_ln890_41, i1 %Range1_all_ones_84

]]></Node>
<StgValue><ssdm name="deleted_ones_84"/></StgValue>
</operation>

<operation id="3289" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2635 %and_ln891_41 = and i1 %carry_85, i1 %Range1_all_ones_84

]]></Node>
<StgValue><ssdm name="and_ln891_41"/></StgValue>
</operation>

<operation id="3290" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2636 %xor_ln895_125 = xor i1 %deleted_zeros_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_125"/></StgValue>
</operation>

<operation id="3291" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2637 %or_ln895_83 = or i1 %p_Result_256, i1 %xor_ln895_125

]]></Node>
<StgValue><ssdm name="or_ln895_83"/></StgValue>
</operation>

<operation id="3292" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2638 %xor_ln895_126 = xor i1 %p_Result_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_126"/></StgValue>
</operation>

<operation id="3293" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2639 %overflow_128 = and i1 %or_ln895_83, i1 %xor_ln895_126

]]></Node>
<StgValue><ssdm name="overflow_128"/></StgValue>
</operation>

<operation id="3294" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2640 %xor_ln896_85 = xor i1 %deleted_ones_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_85"/></StgValue>
</operation>

<operation id="3295" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2641 %or_ln896_41 = or i1 %xor_ln896_84, i1 %xor_ln896_85

]]></Node>
<StgValue><ssdm name="or_ln896_41"/></StgValue>
</operation>

<operation id="3296" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2642 %xor_ln896_168 = xor i1 %and_ln891_41, i1 %or_ln896_41

]]></Node>
<StgValue><ssdm name="xor_ln896_168"/></StgValue>
</operation>

<operation id="3297" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2643 %underflow_41 = and i1 %xor_ln896_168, i1 %p_Result_254

]]></Node>
<StgValue><ssdm name="underflow_41"/></StgValue>
</operation>

<operation id="3298" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2644 %or_ln346_41 = or i1 %overflow_128, i1 %underflow_41

]]></Node>
<StgValue><ssdm name="or_ln346_41"/></StgValue>
</operation>

<operation id="3299" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2666 %zext_ln1270_43 = zext i7 %delta_V_43

]]></Node>
<StgValue><ssdm name="zext_ln1270_43"/></StgValue>
</operation>

<operation id="3300" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2667 %r_V_275 = mul i14 %zext_ln1270_43, i14 %zext_ln1270_43

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="3301" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2668 %select_ln346_127 = select i1 %overflow_128, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_127"/></StgValue>
</operation>

<operation id="3302" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2669 %select_ln346_128 = select i1 %or_ln346_41, i8 %select_ln346_127, i8 %p_Val2_257

]]></Node>
<StgValue><ssdm name="select_ln346_128"/></StgValue>
</operation>

<operation id="3303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2673 %trunc_ln1347_42 = trunc i14 %r_V_275

]]></Node>
<StgValue><ssdm name="trunc_ln1347_42"/></StgValue>
</operation>

<operation id="3304" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2681 %tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_275, i32 4

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="3305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2670 %lhs_V_86 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_128, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_86"/></StgValue>
</operation>

<operation id="3306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2671 %sext_ln1347_84 = sext i13 %lhs_V_86

]]></Node>
<StgValue><ssdm name="sext_ln1347_84"/></StgValue>
</operation>

<operation id="3307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2672 %zext_ln1347_42 = zext i14 %r_V_275

]]></Node>
<StgValue><ssdm name="zext_ln1347_42"/></StgValue>
</operation>

<operation id="3308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2674 %sext_ln1347_85 = sext i13 %lhs_V_86

]]></Node>
<StgValue><ssdm name="sext_ln1347_85"/></StgValue>
</operation>

<operation id="3309" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2675 %ret_V_86 = add i16 %sext_ln1347_84, i16 %zext_ln1347_42

]]></Node>
<StgValue><ssdm name="ret_V_86"/></StgValue>
</operation>

<operation id="3310" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2676 %add_ln1347_85 = add i14 %sext_ln1347_85, i14 %r_V_275

]]></Node>
<StgValue><ssdm name="add_ln1347_85"/></StgValue>
</operation>

<operation id="3311" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2677 %add_ln1347_86 = add i13 %lhs_V_86, i13 %trunc_ln1347_42

]]></Node>
<StgValue><ssdm name="add_ln1347_86"/></StgValue>
</operation>

<operation id="3312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2678 %p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_86, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_260"/></StgValue>
</operation>

<operation id="3313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2679 %p_Val2_262 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_86, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_262"/></StgValue>
</operation>

<operation id="3314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2680 %p_Result_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_86, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_261"/></StgValue>
</operation>

<operation id="3315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2682 %zext_ln377_43 = zext i1 %tmp_515

]]></Node>
<StgValue><ssdm name="zext_ln377_43"/></StgValue>
</operation>

<operation id="3316" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2683 %p_Val2_263 = add i8 %zext_ln377_43, i8 %p_Val2_262

]]></Node>
<StgValue><ssdm name="p_Val2_263"/></StgValue>
</operation>

<operation id="3317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2684 %p_Result_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_263, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_262"/></StgValue>
</operation>

<operation id="3318" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2685 %xor_ln896_86 = xor i1 %p_Result_262, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_86"/></StgValue>
</operation>

<operation id="3319" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2686 %carry_87 = and i1 %p_Result_261, i1 %xor_ln896_86

]]></Node>
<StgValue><ssdm name="carry_87"/></StgValue>
</operation>

<operation id="3320" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2687 %tmp_95 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_86, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="3321" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2688 %Range2_all_ones_42 = icmp_eq  i2 %tmp_95, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_42"/></StgValue>
</operation>

<operation id="3322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2689 %tmp_96 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_86, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="3323" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2690 %Range1_all_ones_86 = icmp_eq  i3 %tmp_96, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_86"/></StgValue>
</operation>

<operation id="3324" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2691 %Range1_all_zeros_42 = icmp_eq  i3 %tmp_96, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_42"/></StgValue>
</operation>

<operation id="3325" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2692 %deleted_zeros_42 = select i1 %carry_87, i1 %Range1_all_ones_86, i1 %Range1_all_zeros_42

]]></Node>
<StgValue><ssdm name="deleted_zeros_42"/></StgValue>
</operation>

<operation id="3326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2693 %tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_85, i32 13

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="3327" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2694 %xor_ln890_42 = xor i1 %tmp_517, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_42"/></StgValue>
</operation>

<operation id="3328" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2695 %and_ln890_42 = and i1 %Range2_all_ones_42, i1 %xor_ln890_42

]]></Node>
<StgValue><ssdm name="and_ln890_42"/></StgValue>
</operation>

<operation id="3329" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2696 %deleted_ones_86 = select i1 %carry_87, i1 %and_ln890_42, i1 %Range1_all_ones_86

]]></Node>
<StgValue><ssdm name="deleted_ones_86"/></StgValue>
</operation>

<operation id="3330" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2697 %and_ln891_42 = and i1 %carry_87, i1 %Range1_all_ones_86

]]></Node>
<StgValue><ssdm name="and_ln891_42"/></StgValue>
</operation>

<operation id="3331" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2698 %xor_ln895_128 = xor i1 %deleted_zeros_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_128"/></StgValue>
</operation>

<operation id="3332" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2699 %or_ln895_85 = or i1 %p_Result_262, i1 %xor_ln895_128

]]></Node>
<StgValue><ssdm name="or_ln895_85"/></StgValue>
</operation>

<operation id="3333" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2700 %xor_ln895_129 = xor i1 %p_Result_260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_129"/></StgValue>
</operation>

<operation id="3334" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2701 %overflow_131 = and i1 %or_ln895_85, i1 %xor_ln895_129

]]></Node>
<StgValue><ssdm name="overflow_131"/></StgValue>
</operation>

<operation id="3335" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2702 %xor_ln896_87 = xor i1 %deleted_ones_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_87"/></StgValue>
</operation>

<operation id="3336" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2703 %or_ln896_42 = or i1 %xor_ln896_86, i1 %xor_ln896_87

]]></Node>
<StgValue><ssdm name="or_ln896_42"/></StgValue>
</operation>

<operation id="3337" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2704 %xor_ln896_169 = xor i1 %and_ln891_42, i1 %or_ln896_42

]]></Node>
<StgValue><ssdm name="xor_ln896_169"/></StgValue>
</operation>

<operation id="3338" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2705 %underflow_42 = and i1 %xor_ln896_169, i1 %p_Result_260

]]></Node>
<StgValue><ssdm name="underflow_42"/></StgValue>
</operation>

<operation id="3339" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2706 %or_ln346_42 = or i1 %overflow_131, i1 %underflow_42

]]></Node>
<StgValue><ssdm name="or_ln346_42"/></StgValue>
</operation>

<operation id="3340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2728 %zext_ln1270_44 = zext i7 %delta_V_44

]]></Node>
<StgValue><ssdm name="zext_ln1270_44"/></StgValue>
</operation>

<operation id="3341" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2729 %r_V_277 = mul i14 %zext_ln1270_44, i14 %zext_ln1270_44

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="3342" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2730 %select_ln346_130 = select i1 %overflow_131, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_130"/></StgValue>
</operation>

<operation id="3343" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2731 %select_ln346_131 = select i1 %or_ln346_42, i8 %select_ln346_130, i8 %p_Val2_263

]]></Node>
<StgValue><ssdm name="select_ln346_131"/></StgValue>
</operation>

<operation id="3344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2735 %trunc_ln1347_43 = trunc i14 %r_V_277

]]></Node>
<StgValue><ssdm name="trunc_ln1347_43"/></StgValue>
</operation>

<operation id="3345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2743 %tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_277, i32 4

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="3346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2732 %lhs_V_88 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_131, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_88"/></StgValue>
</operation>

<operation id="3347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2733 %sext_ln1347_86 = sext i13 %lhs_V_88

]]></Node>
<StgValue><ssdm name="sext_ln1347_86"/></StgValue>
</operation>

<operation id="3348" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2734 %zext_ln1347_43 = zext i14 %r_V_277

]]></Node>
<StgValue><ssdm name="zext_ln1347_43"/></StgValue>
</operation>

<operation id="3349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2736 %sext_ln1347_87 = sext i13 %lhs_V_88

]]></Node>
<StgValue><ssdm name="sext_ln1347_87"/></StgValue>
</operation>

<operation id="3350" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2737 %ret_V_88 = add i16 %sext_ln1347_86, i16 %zext_ln1347_43

]]></Node>
<StgValue><ssdm name="ret_V_88"/></StgValue>
</operation>

<operation id="3351" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2738 %add_ln1347_87 = add i14 %sext_ln1347_87, i14 %r_V_277

]]></Node>
<StgValue><ssdm name="add_ln1347_87"/></StgValue>
</operation>

<operation id="3352" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2739 %add_ln1347_88 = add i13 %lhs_V_88, i13 %trunc_ln1347_43

]]></Node>
<StgValue><ssdm name="add_ln1347_88"/></StgValue>
</operation>

<operation id="3353" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2740 %p_Result_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_88, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_266"/></StgValue>
</operation>

<operation id="3354" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2741 %p_Val2_268 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_88, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_268"/></StgValue>
</operation>

<operation id="3355" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2742 %p_Result_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_88, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_267"/></StgValue>
</operation>

<operation id="3356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2744 %zext_ln377_44 = zext i1 %tmp_524

]]></Node>
<StgValue><ssdm name="zext_ln377_44"/></StgValue>
</operation>

<operation id="3357" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2745 %p_Val2_269 = add i8 %zext_ln377_44, i8 %p_Val2_268

]]></Node>
<StgValue><ssdm name="p_Val2_269"/></StgValue>
</operation>

<operation id="3358" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2746 %p_Result_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_269, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_268"/></StgValue>
</operation>

<operation id="3359" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2747 %xor_ln896_88 = xor i1 %p_Result_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_88"/></StgValue>
</operation>

<operation id="3360" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2748 %carry_89 = and i1 %p_Result_267, i1 %xor_ln896_88

]]></Node>
<StgValue><ssdm name="carry_89"/></StgValue>
</operation>

<operation id="3361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2749 %tmp_97 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_88, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3362" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2750 %Range2_all_ones_43 = icmp_eq  i2 %tmp_97, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_43"/></StgValue>
</operation>

<operation id="3363" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2751 %tmp_98 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_88, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="3364" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2752 %Range1_all_ones_88 = icmp_eq  i3 %tmp_98, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_88"/></StgValue>
</operation>

<operation id="3365" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2753 %Range1_all_zeros_43 = icmp_eq  i3 %tmp_98, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_43"/></StgValue>
</operation>

<operation id="3366" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2754 %deleted_zeros_43 = select i1 %carry_89, i1 %Range1_all_ones_88, i1 %Range1_all_zeros_43

]]></Node>
<StgValue><ssdm name="deleted_zeros_43"/></StgValue>
</operation>

<operation id="3367" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2755 %tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_87, i32 13

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="3368" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2756 %xor_ln890_43 = xor i1 %tmp_526, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_43"/></StgValue>
</operation>

<operation id="3369" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2757 %and_ln890_43 = and i1 %Range2_all_ones_43, i1 %xor_ln890_43

]]></Node>
<StgValue><ssdm name="and_ln890_43"/></StgValue>
</operation>

<operation id="3370" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2758 %deleted_ones_88 = select i1 %carry_89, i1 %and_ln890_43, i1 %Range1_all_ones_88

]]></Node>
<StgValue><ssdm name="deleted_ones_88"/></StgValue>
</operation>

<operation id="3371" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2759 %and_ln891_43 = and i1 %carry_89, i1 %Range1_all_ones_88

]]></Node>
<StgValue><ssdm name="and_ln891_43"/></StgValue>
</operation>

<operation id="3372" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2760 %xor_ln895_131 = xor i1 %deleted_zeros_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_131"/></StgValue>
</operation>

<operation id="3373" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2761 %or_ln895_87 = or i1 %p_Result_268, i1 %xor_ln895_131

]]></Node>
<StgValue><ssdm name="or_ln895_87"/></StgValue>
</operation>

<operation id="3374" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2762 %xor_ln895_132 = xor i1 %p_Result_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_132"/></StgValue>
</operation>

<operation id="3375" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2763 %overflow_134 = and i1 %or_ln895_87, i1 %xor_ln895_132

]]></Node>
<StgValue><ssdm name="overflow_134"/></StgValue>
</operation>

<operation id="3376" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2764 %xor_ln896_89 = xor i1 %deleted_ones_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_89"/></StgValue>
</operation>

<operation id="3377" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2765 %or_ln896_43 = or i1 %xor_ln896_88, i1 %xor_ln896_89

]]></Node>
<StgValue><ssdm name="or_ln896_43"/></StgValue>
</operation>

<operation id="3378" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2766 %xor_ln896_170 = xor i1 %and_ln891_43, i1 %or_ln896_43

]]></Node>
<StgValue><ssdm name="xor_ln896_170"/></StgValue>
</operation>

<operation id="3379" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2767 %underflow_43 = and i1 %xor_ln896_170, i1 %p_Result_266

]]></Node>
<StgValue><ssdm name="underflow_43"/></StgValue>
</operation>

<operation id="3380" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2768 %or_ln346_43 = or i1 %overflow_134, i1 %underflow_43

]]></Node>
<StgValue><ssdm name="or_ln346_43"/></StgValue>
</operation>

<operation id="3381" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2790 %zext_ln1270_45 = zext i7 %delta_V_45

]]></Node>
<StgValue><ssdm name="zext_ln1270_45"/></StgValue>
</operation>

<operation id="3382" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2791 %r_V_279 = mul i14 %zext_ln1270_45, i14 %zext_ln1270_45

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="3383" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2792 %select_ln346_133 = select i1 %overflow_134, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_133"/></StgValue>
</operation>

<operation id="3384" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2793 %select_ln346_134 = select i1 %or_ln346_43, i8 %select_ln346_133, i8 %p_Val2_269

]]></Node>
<StgValue><ssdm name="select_ln346_134"/></StgValue>
</operation>

<operation id="3385" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2797 %trunc_ln1347_44 = trunc i14 %r_V_279

]]></Node>
<StgValue><ssdm name="trunc_ln1347_44"/></StgValue>
</operation>

<operation id="3386" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2805 %tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_279, i32 4

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="3387" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2794 %lhs_V_90 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_134, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_90"/></StgValue>
</operation>

<operation id="3388" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2795 %sext_ln1347_88 = sext i13 %lhs_V_90

]]></Node>
<StgValue><ssdm name="sext_ln1347_88"/></StgValue>
</operation>

<operation id="3389" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2796 %zext_ln1347_44 = zext i14 %r_V_279

]]></Node>
<StgValue><ssdm name="zext_ln1347_44"/></StgValue>
</operation>

<operation id="3390" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2798 %sext_ln1347_89 = sext i13 %lhs_V_90

]]></Node>
<StgValue><ssdm name="sext_ln1347_89"/></StgValue>
</operation>

<operation id="3391" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2799 %ret_V_90 = add i16 %sext_ln1347_88, i16 %zext_ln1347_44

]]></Node>
<StgValue><ssdm name="ret_V_90"/></StgValue>
</operation>

<operation id="3392" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2800 %add_ln1347_89 = add i14 %sext_ln1347_89, i14 %r_V_279

]]></Node>
<StgValue><ssdm name="add_ln1347_89"/></StgValue>
</operation>

<operation id="3393" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2801 %add_ln1347_90 = add i13 %lhs_V_90, i13 %trunc_ln1347_44

]]></Node>
<StgValue><ssdm name="add_ln1347_90"/></StgValue>
</operation>

<operation id="3394" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2802 %p_Result_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_90, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_272"/></StgValue>
</operation>

<operation id="3395" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2803 %p_Val2_274 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_90, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_274"/></StgValue>
</operation>

<operation id="3396" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2804 %p_Result_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_90, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_273"/></StgValue>
</operation>

<operation id="3397" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2806 %zext_ln377_45 = zext i1 %tmp_533

]]></Node>
<StgValue><ssdm name="zext_ln377_45"/></StgValue>
</operation>

<operation id="3398" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2807 %p_Val2_275 = add i8 %zext_ln377_45, i8 %p_Val2_274

]]></Node>
<StgValue><ssdm name="p_Val2_275"/></StgValue>
</operation>

<operation id="3399" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2808 %p_Result_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_275, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_274"/></StgValue>
</operation>

<operation id="3400" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2809 %xor_ln896_90 = xor i1 %p_Result_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_90"/></StgValue>
</operation>

<operation id="3401" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2810 %carry_91 = and i1 %p_Result_273, i1 %xor_ln896_90

]]></Node>
<StgValue><ssdm name="carry_91"/></StgValue>
</operation>

<operation id="3402" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2811 %tmp_99 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_90, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3403" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2812 %Range2_all_ones_44 = icmp_eq  i2 %tmp_99, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_44"/></StgValue>
</operation>

<operation id="3404" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2813 %tmp_100 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_90, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3405" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2814 %Range1_all_ones_90 = icmp_eq  i3 %tmp_100, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_90"/></StgValue>
</operation>

<operation id="3406" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2815 %Range1_all_zeros_44 = icmp_eq  i3 %tmp_100, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_44"/></StgValue>
</operation>

<operation id="3407" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2816 %deleted_zeros_44 = select i1 %carry_91, i1 %Range1_all_ones_90, i1 %Range1_all_zeros_44

]]></Node>
<StgValue><ssdm name="deleted_zeros_44"/></StgValue>
</operation>

<operation id="3408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2817 %tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_89, i32 13

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3409" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2818 %xor_ln890_44 = xor i1 %tmp_535, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_44"/></StgValue>
</operation>

<operation id="3410" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2819 %and_ln890_44 = and i1 %Range2_all_ones_44, i1 %xor_ln890_44

]]></Node>
<StgValue><ssdm name="and_ln890_44"/></StgValue>
</operation>

<operation id="3411" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2820 %deleted_ones_90 = select i1 %carry_91, i1 %and_ln890_44, i1 %Range1_all_ones_90

]]></Node>
<StgValue><ssdm name="deleted_ones_90"/></StgValue>
</operation>

<operation id="3412" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2821 %and_ln891_44 = and i1 %carry_91, i1 %Range1_all_ones_90

]]></Node>
<StgValue><ssdm name="and_ln891_44"/></StgValue>
</operation>

<operation id="3413" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2822 %xor_ln895_134 = xor i1 %deleted_zeros_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_134"/></StgValue>
</operation>

<operation id="3414" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2823 %or_ln895_89 = or i1 %p_Result_274, i1 %xor_ln895_134

]]></Node>
<StgValue><ssdm name="or_ln895_89"/></StgValue>
</operation>

<operation id="3415" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2824 %xor_ln895_135 = xor i1 %p_Result_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_135"/></StgValue>
</operation>

<operation id="3416" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2825 %overflow_137 = and i1 %or_ln895_89, i1 %xor_ln895_135

]]></Node>
<StgValue><ssdm name="overflow_137"/></StgValue>
</operation>

<operation id="3417" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2826 %xor_ln896_91 = xor i1 %deleted_ones_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_91"/></StgValue>
</operation>

<operation id="3418" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2827 %or_ln896_44 = or i1 %xor_ln896_90, i1 %xor_ln896_91

]]></Node>
<StgValue><ssdm name="or_ln896_44"/></StgValue>
</operation>

<operation id="3419" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2828 %xor_ln896_171 = xor i1 %and_ln891_44, i1 %or_ln896_44

]]></Node>
<StgValue><ssdm name="xor_ln896_171"/></StgValue>
</operation>

<operation id="3420" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2829 %underflow_44 = and i1 %xor_ln896_171, i1 %p_Result_272

]]></Node>
<StgValue><ssdm name="underflow_44"/></StgValue>
</operation>

<operation id="3421" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2830 %or_ln346_44 = or i1 %overflow_137, i1 %underflow_44

]]></Node>
<StgValue><ssdm name="or_ln346_44"/></StgValue>
</operation>

<operation id="3422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2852 %zext_ln1270_46 = zext i7 %delta_V_46

]]></Node>
<StgValue><ssdm name="zext_ln1270_46"/></StgValue>
</operation>

<operation id="3423" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2853 %r_V_281 = mul i14 %zext_ln1270_46, i14 %zext_ln1270_46

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="3424" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2854 %select_ln346_136 = select i1 %overflow_137, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_136"/></StgValue>
</operation>

<operation id="3425" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2855 %select_ln346_137 = select i1 %or_ln346_44, i8 %select_ln346_136, i8 %p_Val2_275

]]></Node>
<StgValue><ssdm name="select_ln346_137"/></StgValue>
</operation>

<operation id="3426" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2859 %trunc_ln1347_45 = trunc i14 %r_V_281

]]></Node>
<StgValue><ssdm name="trunc_ln1347_45"/></StgValue>
</operation>

<operation id="3427" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2867 %tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_281, i32 4

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="3428" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2856 %lhs_V_92 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_137, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_92"/></StgValue>
</operation>

<operation id="3429" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2857 %sext_ln1347_90 = sext i13 %lhs_V_92

]]></Node>
<StgValue><ssdm name="sext_ln1347_90"/></StgValue>
</operation>

<operation id="3430" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2858 %zext_ln1347_45 = zext i14 %r_V_281

]]></Node>
<StgValue><ssdm name="zext_ln1347_45"/></StgValue>
</operation>

<operation id="3431" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2860 %sext_ln1347_91 = sext i13 %lhs_V_92

]]></Node>
<StgValue><ssdm name="sext_ln1347_91"/></StgValue>
</operation>

<operation id="3432" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2861 %ret_V_92 = add i16 %sext_ln1347_90, i16 %zext_ln1347_45

]]></Node>
<StgValue><ssdm name="ret_V_92"/></StgValue>
</operation>

<operation id="3433" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2862 %add_ln1347_91 = add i14 %sext_ln1347_91, i14 %r_V_281

]]></Node>
<StgValue><ssdm name="add_ln1347_91"/></StgValue>
</operation>

<operation id="3434" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2863 %add_ln1347_92 = add i13 %lhs_V_92, i13 %trunc_ln1347_45

]]></Node>
<StgValue><ssdm name="add_ln1347_92"/></StgValue>
</operation>

<operation id="3435" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2864 %p_Result_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_92, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_278"/></StgValue>
</operation>

<operation id="3436" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2865 %p_Val2_280 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_92, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_280"/></StgValue>
</operation>

<operation id="3437" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2866 %p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_92, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_279"/></StgValue>
</operation>

<operation id="3438" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2868 %zext_ln377_46 = zext i1 %tmp_542

]]></Node>
<StgValue><ssdm name="zext_ln377_46"/></StgValue>
</operation>

<operation id="3439" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2869 %p_Val2_281 = add i8 %zext_ln377_46, i8 %p_Val2_280

]]></Node>
<StgValue><ssdm name="p_Val2_281"/></StgValue>
</operation>

<operation id="3440" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2870 %p_Result_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_281, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_280"/></StgValue>
</operation>

<operation id="3441" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2871 %xor_ln896_92 = xor i1 %p_Result_280, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_92"/></StgValue>
</operation>

<operation id="3442" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2872 %carry_93 = and i1 %p_Result_279, i1 %xor_ln896_92

]]></Node>
<StgValue><ssdm name="carry_93"/></StgValue>
</operation>

<operation id="3443" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2873 %tmp_102 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_92, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="3444" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2874 %Range2_all_ones_45 = icmp_eq  i2 %tmp_102, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_45"/></StgValue>
</operation>

<operation id="3445" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2875 %tmp_103 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_92, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3446" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2876 %Range1_all_ones_92 = icmp_eq  i3 %tmp_103, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_92"/></StgValue>
</operation>

<operation id="3447" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2877 %Range1_all_zeros_45 = icmp_eq  i3 %tmp_103, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_45"/></StgValue>
</operation>

<operation id="3448" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2878 %deleted_zeros_45 = select i1 %carry_93, i1 %Range1_all_ones_92, i1 %Range1_all_zeros_45

]]></Node>
<StgValue><ssdm name="deleted_zeros_45"/></StgValue>
</operation>

<operation id="3449" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2879 %tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_91, i32 13

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="3450" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2880 %xor_ln890_45 = xor i1 %tmp_544, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_45"/></StgValue>
</operation>

<operation id="3451" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2881 %and_ln890_45 = and i1 %Range2_all_ones_45, i1 %xor_ln890_45

]]></Node>
<StgValue><ssdm name="and_ln890_45"/></StgValue>
</operation>

<operation id="3452" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2882 %deleted_ones_92 = select i1 %carry_93, i1 %and_ln890_45, i1 %Range1_all_ones_92

]]></Node>
<StgValue><ssdm name="deleted_ones_92"/></StgValue>
</operation>

<operation id="3453" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2883 %and_ln891_45 = and i1 %carry_93, i1 %Range1_all_ones_92

]]></Node>
<StgValue><ssdm name="and_ln891_45"/></StgValue>
</operation>

<operation id="3454" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2884 %xor_ln895_137 = xor i1 %deleted_zeros_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_137"/></StgValue>
</operation>

<operation id="3455" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2885 %or_ln895_91 = or i1 %p_Result_280, i1 %xor_ln895_137

]]></Node>
<StgValue><ssdm name="or_ln895_91"/></StgValue>
</operation>

<operation id="3456" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2886 %xor_ln895_138 = xor i1 %p_Result_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_138"/></StgValue>
</operation>

<operation id="3457" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2887 %overflow_140 = and i1 %or_ln895_91, i1 %xor_ln895_138

]]></Node>
<StgValue><ssdm name="overflow_140"/></StgValue>
</operation>

<operation id="3458" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2888 %xor_ln896_93 = xor i1 %deleted_ones_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_93"/></StgValue>
</operation>

<operation id="3459" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2889 %or_ln896_45 = or i1 %xor_ln896_92, i1 %xor_ln896_93

]]></Node>
<StgValue><ssdm name="or_ln896_45"/></StgValue>
</operation>

<operation id="3460" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2890 %xor_ln896_172 = xor i1 %and_ln891_45, i1 %or_ln896_45

]]></Node>
<StgValue><ssdm name="xor_ln896_172"/></StgValue>
</operation>

<operation id="3461" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2891 %underflow_45 = and i1 %xor_ln896_172, i1 %p_Result_278

]]></Node>
<StgValue><ssdm name="underflow_45"/></StgValue>
</operation>

<operation id="3462" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2892 %or_ln346_45 = or i1 %overflow_140, i1 %underflow_45

]]></Node>
<StgValue><ssdm name="or_ln346_45"/></StgValue>
</operation>

<operation id="3463" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2914 %zext_ln1270_47 = zext i7 %delta_V_47

]]></Node>
<StgValue><ssdm name="zext_ln1270_47"/></StgValue>
</operation>

<operation id="3464" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2915 %r_V_283 = mul i14 %zext_ln1270_47, i14 %zext_ln1270_47

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="3465" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2916 %select_ln346_139 = select i1 %overflow_140, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_139"/></StgValue>
</operation>

<operation id="3466" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2917 %select_ln346_140 = select i1 %or_ln346_45, i8 %select_ln346_139, i8 %p_Val2_281

]]></Node>
<StgValue><ssdm name="select_ln346_140"/></StgValue>
</operation>

<operation id="3467" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2921 %trunc_ln1347_46 = trunc i14 %r_V_283

]]></Node>
<StgValue><ssdm name="trunc_ln1347_46"/></StgValue>
</operation>

<operation id="3468" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2929 %tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_283, i32 4

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="3469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2918 %lhs_V_94 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_140, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_94"/></StgValue>
</operation>

<operation id="3470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2919 %sext_ln1347_92 = sext i13 %lhs_V_94

]]></Node>
<StgValue><ssdm name="sext_ln1347_92"/></StgValue>
</operation>

<operation id="3471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2920 %zext_ln1347_46 = zext i14 %r_V_283

]]></Node>
<StgValue><ssdm name="zext_ln1347_46"/></StgValue>
</operation>

<operation id="3472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2922 %sext_ln1347_93 = sext i13 %lhs_V_94

]]></Node>
<StgValue><ssdm name="sext_ln1347_93"/></StgValue>
</operation>

<operation id="3473" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2923 %ret_V_94 = add i16 %sext_ln1347_92, i16 %zext_ln1347_46

]]></Node>
<StgValue><ssdm name="ret_V_94"/></StgValue>
</operation>

<operation id="3474" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2924 %add_ln1347_93 = add i14 %sext_ln1347_93, i14 %r_V_283

]]></Node>
<StgValue><ssdm name="add_ln1347_93"/></StgValue>
</operation>

<operation id="3475" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2925 %add_ln1347_94 = add i13 %lhs_V_94, i13 %trunc_ln1347_46

]]></Node>
<StgValue><ssdm name="add_ln1347_94"/></StgValue>
</operation>

<operation id="3476" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2926 %p_Result_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_94, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_284"/></StgValue>
</operation>

<operation id="3477" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2927 %p_Val2_286 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_94, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_286"/></StgValue>
</operation>

<operation id="3478" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2928 %p_Result_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_94, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_285"/></StgValue>
</operation>

<operation id="3479" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2930 %zext_ln377_47 = zext i1 %tmp_551

]]></Node>
<StgValue><ssdm name="zext_ln377_47"/></StgValue>
</operation>

<operation id="3480" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2931 %p_Val2_287 = add i8 %zext_ln377_47, i8 %p_Val2_286

]]></Node>
<StgValue><ssdm name="p_Val2_287"/></StgValue>
</operation>

<operation id="3481" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2932 %p_Result_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_287, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_286"/></StgValue>
</operation>

<operation id="3482" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2933 %xor_ln896_94 = xor i1 %p_Result_286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_94"/></StgValue>
</operation>

<operation id="3483" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2934 %carry_95 = and i1 %p_Result_285, i1 %xor_ln896_94

]]></Node>
<StgValue><ssdm name="carry_95"/></StgValue>
</operation>

<operation id="3484" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2935 %tmp_104 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_94, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3485" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2936 %Range2_all_ones_46 = icmp_eq  i2 %tmp_104, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_46"/></StgValue>
</operation>

<operation id="3486" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2937 %tmp_105 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_94, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="3487" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2938 %Range1_all_ones_94 = icmp_eq  i3 %tmp_105, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_94"/></StgValue>
</operation>

<operation id="3488" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:2939 %Range1_all_zeros_46 = icmp_eq  i3 %tmp_105, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_46"/></StgValue>
</operation>

<operation id="3489" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2940 %deleted_zeros_46 = select i1 %carry_95, i1 %Range1_all_ones_94, i1 %Range1_all_zeros_46

]]></Node>
<StgValue><ssdm name="deleted_zeros_46"/></StgValue>
</operation>

<operation id="3490" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2941 %tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_93, i32 13

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="3491" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2942 %xor_ln890_46 = xor i1 %tmp_553, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_46"/></StgValue>
</operation>

<operation id="3492" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2943 %and_ln890_46 = and i1 %Range2_all_ones_46, i1 %xor_ln890_46

]]></Node>
<StgValue><ssdm name="and_ln890_46"/></StgValue>
</operation>

<operation id="3493" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:2944 %deleted_ones_94 = select i1 %carry_95, i1 %and_ln890_46, i1 %Range1_all_ones_94

]]></Node>
<StgValue><ssdm name="deleted_ones_94"/></StgValue>
</operation>

<operation id="3494" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2945 %and_ln891_46 = and i1 %carry_95, i1 %Range1_all_ones_94

]]></Node>
<StgValue><ssdm name="and_ln891_46"/></StgValue>
</operation>

<operation id="3495" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2946 %xor_ln895_140 = xor i1 %deleted_zeros_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_140"/></StgValue>
</operation>

<operation id="3496" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2947 %or_ln895_93 = or i1 %p_Result_286, i1 %xor_ln895_140

]]></Node>
<StgValue><ssdm name="or_ln895_93"/></StgValue>
</operation>

<operation id="3497" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2948 %xor_ln895_141 = xor i1 %p_Result_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_141"/></StgValue>
</operation>

<operation id="3498" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2949 %overflow_143 = and i1 %or_ln895_93, i1 %xor_ln895_141

]]></Node>
<StgValue><ssdm name="overflow_143"/></StgValue>
</operation>

<operation id="3499" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2950 %xor_ln896_95 = xor i1 %deleted_ones_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_95"/></StgValue>
</operation>

<operation id="3500" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2951 %or_ln896_46 = or i1 %xor_ln896_94, i1 %xor_ln896_95

]]></Node>
<StgValue><ssdm name="or_ln896_46"/></StgValue>
</operation>

<operation id="3501" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2952 %xor_ln896_173 = xor i1 %and_ln891_46, i1 %or_ln896_46

]]></Node>
<StgValue><ssdm name="xor_ln896_173"/></StgValue>
</operation>

<operation id="3502" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2953 %underflow_46 = and i1 %xor_ln896_173, i1 %p_Result_284

]]></Node>
<StgValue><ssdm name="underflow_46"/></StgValue>
</operation>

<operation id="3503" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2954 %or_ln346_46 = or i1 %overflow_143, i1 %underflow_46

]]></Node>
<StgValue><ssdm name="or_ln346_46"/></StgValue>
</operation>

<operation id="3504" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:2976 %zext_ln1270_48 = zext i7 %delta_V_48

]]></Node>
<StgValue><ssdm name="zext_ln1270_48"/></StgValue>
</operation>

<operation id="3505" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2977 %r_V_285 = mul i14 %zext_ln1270_48, i14 %zext_ln1270_48

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="3506" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2978 %select_ln346_142 = select i1 %overflow_143, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_142"/></StgValue>
</operation>

<operation id="3507" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:2979 %select_ln346_143 = select i1 %or_ln346_46, i8 %select_ln346_142, i8 %p_Val2_287

]]></Node>
<StgValue><ssdm name="select_ln346_143"/></StgValue>
</operation>

<operation id="3508" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:2983 %trunc_ln1347_47 = trunc i14 %r_V_285

]]></Node>
<StgValue><ssdm name="trunc_ln1347_47"/></StgValue>
</operation>

<operation id="3509" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:2991 %tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_285, i32 4

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="3510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:2980 %lhs_V_96 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_143, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_96"/></StgValue>
</operation>

<operation id="3511" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:2981 %sext_ln1347_94 = sext i13 %lhs_V_96

]]></Node>
<StgValue><ssdm name="sext_ln1347_94"/></StgValue>
</operation>

<operation id="3512" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:2982 %zext_ln1347_47 = zext i14 %r_V_285

]]></Node>
<StgValue><ssdm name="zext_ln1347_47"/></StgValue>
</operation>

<operation id="3513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:2984 %sext_ln1347_95 = sext i13 %lhs_V_96

]]></Node>
<StgValue><ssdm name="sext_ln1347_95"/></StgValue>
</operation>

<operation id="3514" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:2985 %ret_V_96 = add i16 %sext_ln1347_94, i16 %zext_ln1347_47

]]></Node>
<StgValue><ssdm name="ret_V_96"/></StgValue>
</operation>

<operation id="3515" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:2986 %add_ln1347_95 = add i14 %sext_ln1347_95, i14 %r_V_285

]]></Node>
<StgValue><ssdm name="add_ln1347_95"/></StgValue>
</operation>

<operation id="3516" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:2987 %add_ln1347_96 = add i13 %lhs_V_96, i13 %trunc_ln1347_47

]]></Node>
<StgValue><ssdm name="add_ln1347_96"/></StgValue>
</operation>

<operation id="3517" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:2988 %p_Result_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_96, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_290"/></StgValue>
</operation>

<operation id="3518" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2989 %p_Val2_292 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_96, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_292"/></StgValue>
</operation>

<operation id="3519" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:2990 %p_Result_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_96, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_291"/></StgValue>
</operation>

<operation id="3520" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:2992 %zext_ln377_48 = zext i1 %tmp_560

]]></Node>
<StgValue><ssdm name="zext_ln377_48"/></StgValue>
</operation>

<operation id="3521" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:2993 %p_Val2_293 = add i8 %zext_ln377_48, i8 %p_Val2_292

]]></Node>
<StgValue><ssdm name="p_Val2_293"/></StgValue>
</operation>

<operation id="3522" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:2994 %p_Result_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_293, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_292"/></StgValue>
</operation>

<operation id="3523" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2995 %xor_ln896_96 = xor i1 %p_Result_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_96"/></StgValue>
</operation>

<operation id="3524" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:2996 %carry_97 = and i1 %p_Result_291, i1 %xor_ln896_96

]]></Node>
<StgValue><ssdm name="carry_97"/></StgValue>
</operation>

<operation id="3525" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2997 %tmp_106 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_96, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="3526" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:2998 %Range2_all_ones_47 = icmp_eq  i2 %tmp_106, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_47"/></StgValue>
</operation>

<operation id="3527" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:2999 %tmp_107 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_96, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="3528" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3000 %Range1_all_ones_96 = icmp_eq  i3 %tmp_107, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_96"/></StgValue>
</operation>

<operation id="3529" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3001 %Range1_all_zeros_47 = icmp_eq  i3 %tmp_107, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_47"/></StgValue>
</operation>

<operation id="3530" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3002 %deleted_zeros_47 = select i1 %carry_97, i1 %Range1_all_ones_96, i1 %Range1_all_zeros_47

]]></Node>
<StgValue><ssdm name="deleted_zeros_47"/></StgValue>
</operation>

<operation id="3531" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3003 %tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_95, i32 13

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="3532" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3004 %xor_ln890_47 = xor i1 %tmp_562, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_47"/></StgValue>
</operation>

<operation id="3533" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3005 %and_ln890_47 = and i1 %Range2_all_ones_47, i1 %xor_ln890_47

]]></Node>
<StgValue><ssdm name="and_ln890_47"/></StgValue>
</operation>

<operation id="3534" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3006 %deleted_ones_96 = select i1 %carry_97, i1 %and_ln890_47, i1 %Range1_all_ones_96

]]></Node>
<StgValue><ssdm name="deleted_ones_96"/></StgValue>
</operation>

<operation id="3535" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3007 %and_ln891_47 = and i1 %carry_97, i1 %Range1_all_ones_96

]]></Node>
<StgValue><ssdm name="and_ln891_47"/></StgValue>
</operation>

<operation id="3536" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3008 %xor_ln895_143 = xor i1 %deleted_zeros_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_143"/></StgValue>
</operation>

<operation id="3537" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3009 %or_ln895_95 = or i1 %p_Result_292, i1 %xor_ln895_143

]]></Node>
<StgValue><ssdm name="or_ln895_95"/></StgValue>
</operation>

<operation id="3538" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3010 %xor_ln895_144 = xor i1 %p_Result_290, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_144"/></StgValue>
</operation>

<operation id="3539" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3011 %overflow_146 = and i1 %or_ln895_95, i1 %xor_ln895_144

]]></Node>
<StgValue><ssdm name="overflow_146"/></StgValue>
</operation>

<operation id="3540" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3012 %xor_ln896_97 = xor i1 %deleted_ones_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_97"/></StgValue>
</operation>

<operation id="3541" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3013 %or_ln896_47 = or i1 %xor_ln896_96, i1 %xor_ln896_97

]]></Node>
<StgValue><ssdm name="or_ln896_47"/></StgValue>
</operation>

<operation id="3542" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3014 %xor_ln896_174 = xor i1 %and_ln891_47, i1 %or_ln896_47

]]></Node>
<StgValue><ssdm name="xor_ln896_174"/></StgValue>
</operation>

<operation id="3543" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3015 %underflow_47 = and i1 %xor_ln896_174, i1 %p_Result_290

]]></Node>
<StgValue><ssdm name="underflow_47"/></StgValue>
</operation>

<operation id="3544" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3016 %or_ln346_47 = or i1 %overflow_146, i1 %underflow_47

]]></Node>
<StgValue><ssdm name="or_ln346_47"/></StgValue>
</operation>

<operation id="3545" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3038 %zext_ln1270_49 = zext i7 %delta_V_49

]]></Node>
<StgValue><ssdm name="zext_ln1270_49"/></StgValue>
</operation>

<operation id="3546" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3039 %r_V_287 = mul i14 %zext_ln1270_49, i14 %zext_ln1270_49

]]></Node>
<StgValue><ssdm name="r_V_287"/></StgValue>
</operation>

<operation id="3547" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3040 %select_ln346_145 = select i1 %overflow_146, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_145"/></StgValue>
</operation>

<operation id="3548" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3041 %select_ln346_146 = select i1 %or_ln346_47, i8 %select_ln346_145, i8 %p_Val2_293

]]></Node>
<StgValue><ssdm name="select_ln346_146"/></StgValue>
</operation>

<operation id="3549" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3045 %trunc_ln1347_48 = trunc i14 %r_V_287

]]></Node>
<StgValue><ssdm name="trunc_ln1347_48"/></StgValue>
</operation>

<operation id="3550" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3053 %tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_287, i32 4

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="3551" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3042 %lhs_V_98 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_146, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_98"/></StgValue>
</operation>

<operation id="3552" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3043 %sext_ln1347_96 = sext i13 %lhs_V_98

]]></Node>
<StgValue><ssdm name="sext_ln1347_96"/></StgValue>
</operation>

<operation id="3553" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3044 %zext_ln1347_48 = zext i14 %r_V_287

]]></Node>
<StgValue><ssdm name="zext_ln1347_48"/></StgValue>
</operation>

<operation id="3554" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3046 %sext_ln1347_97 = sext i13 %lhs_V_98

]]></Node>
<StgValue><ssdm name="sext_ln1347_97"/></StgValue>
</operation>

<operation id="3555" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3047 %ret_V_98 = add i16 %sext_ln1347_96, i16 %zext_ln1347_48

]]></Node>
<StgValue><ssdm name="ret_V_98"/></StgValue>
</operation>

<operation id="3556" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3048 %add_ln1347_97 = add i14 %sext_ln1347_97, i14 %r_V_287

]]></Node>
<StgValue><ssdm name="add_ln1347_97"/></StgValue>
</operation>

<operation id="3557" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3049 %add_ln1347_98 = add i13 %lhs_V_98, i13 %trunc_ln1347_48

]]></Node>
<StgValue><ssdm name="add_ln1347_98"/></StgValue>
</operation>

<operation id="3558" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3050 %p_Result_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_98, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_296"/></StgValue>
</operation>

<operation id="3559" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3051 %p_Val2_298 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_98, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_298"/></StgValue>
</operation>

<operation id="3560" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3052 %p_Result_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_98, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_297"/></StgValue>
</operation>

<operation id="3561" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3054 %zext_ln377_49 = zext i1 %tmp_569

]]></Node>
<StgValue><ssdm name="zext_ln377_49"/></StgValue>
</operation>

<operation id="3562" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3055 %p_Val2_299 = add i8 %zext_ln377_49, i8 %p_Val2_298

]]></Node>
<StgValue><ssdm name="p_Val2_299"/></StgValue>
</operation>

<operation id="3563" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3056 %p_Result_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_299, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_298"/></StgValue>
</operation>

<operation id="3564" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3057 %xor_ln896_98 = xor i1 %p_Result_298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_98"/></StgValue>
</operation>

<operation id="3565" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3058 %carry_99 = and i1 %p_Result_297, i1 %xor_ln896_98

]]></Node>
<StgValue><ssdm name="carry_99"/></StgValue>
</operation>

<operation id="3566" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3059 %tmp_108 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_98, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="3567" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3060 %Range2_all_ones_48 = icmp_eq  i2 %tmp_108, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_48"/></StgValue>
</operation>

<operation id="3568" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3061 %tmp_109 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_98, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="3569" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3062 %Range1_all_ones_98 = icmp_eq  i3 %tmp_109, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_98"/></StgValue>
</operation>

<operation id="3570" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3063 %Range1_all_zeros_48 = icmp_eq  i3 %tmp_109, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_48"/></StgValue>
</operation>

<operation id="3571" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3064 %deleted_zeros_48 = select i1 %carry_99, i1 %Range1_all_ones_98, i1 %Range1_all_zeros_48

]]></Node>
<StgValue><ssdm name="deleted_zeros_48"/></StgValue>
</operation>

<operation id="3572" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3065 %tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_97, i32 13

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="3573" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3066 %xor_ln890_48 = xor i1 %tmp_571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_48"/></StgValue>
</operation>

<operation id="3574" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3067 %and_ln890_48 = and i1 %Range2_all_ones_48, i1 %xor_ln890_48

]]></Node>
<StgValue><ssdm name="and_ln890_48"/></StgValue>
</operation>

<operation id="3575" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3068 %deleted_ones_98 = select i1 %carry_99, i1 %and_ln890_48, i1 %Range1_all_ones_98

]]></Node>
<StgValue><ssdm name="deleted_ones_98"/></StgValue>
</operation>

<operation id="3576" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3069 %and_ln891_48 = and i1 %carry_99, i1 %Range1_all_ones_98

]]></Node>
<StgValue><ssdm name="and_ln891_48"/></StgValue>
</operation>

<operation id="3577" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3070 %xor_ln895_146 = xor i1 %deleted_zeros_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_146"/></StgValue>
</operation>

<operation id="3578" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3071 %or_ln895_97 = or i1 %p_Result_298, i1 %xor_ln895_146

]]></Node>
<StgValue><ssdm name="or_ln895_97"/></StgValue>
</operation>

<operation id="3579" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3072 %xor_ln895_147 = xor i1 %p_Result_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_147"/></StgValue>
</operation>

<operation id="3580" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3073 %overflow_149 = and i1 %or_ln895_97, i1 %xor_ln895_147

]]></Node>
<StgValue><ssdm name="overflow_149"/></StgValue>
</operation>

<operation id="3581" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3074 %xor_ln896_99 = xor i1 %deleted_ones_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_99"/></StgValue>
</operation>

<operation id="3582" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3075 %or_ln896_48 = or i1 %xor_ln896_98, i1 %xor_ln896_99

]]></Node>
<StgValue><ssdm name="or_ln896_48"/></StgValue>
</operation>

<operation id="3583" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3076 %xor_ln896_175 = xor i1 %and_ln891_48, i1 %or_ln896_48

]]></Node>
<StgValue><ssdm name="xor_ln896_175"/></StgValue>
</operation>

<operation id="3584" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3077 %underflow_48 = and i1 %xor_ln896_175, i1 %p_Result_296

]]></Node>
<StgValue><ssdm name="underflow_48"/></StgValue>
</operation>

<operation id="3585" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3078 %or_ln346_48 = or i1 %overflow_149, i1 %underflow_48

]]></Node>
<StgValue><ssdm name="or_ln346_48"/></StgValue>
</operation>

<operation id="3586" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3100 %zext_ln1270_50 = zext i7 %delta_V_50

]]></Node>
<StgValue><ssdm name="zext_ln1270_50"/></StgValue>
</operation>

<operation id="3587" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3101 %r_V_289 = mul i14 %zext_ln1270_50, i14 %zext_ln1270_50

]]></Node>
<StgValue><ssdm name="r_V_289"/></StgValue>
</operation>

<operation id="3588" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3102 %select_ln346_148 = select i1 %overflow_149, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_148"/></StgValue>
</operation>

<operation id="3589" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3103 %select_ln346_149 = select i1 %or_ln346_48, i8 %select_ln346_148, i8 %p_Val2_299

]]></Node>
<StgValue><ssdm name="select_ln346_149"/></StgValue>
</operation>

<operation id="3590" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3107 %trunc_ln1347_49 = trunc i14 %r_V_289

]]></Node>
<StgValue><ssdm name="trunc_ln1347_49"/></StgValue>
</operation>

<operation id="3591" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3115 %tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_289, i32 4

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="3592" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3104 %lhs_V_100 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_149, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_100"/></StgValue>
</operation>

<operation id="3593" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3105 %sext_ln1347_98 = sext i13 %lhs_V_100

]]></Node>
<StgValue><ssdm name="sext_ln1347_98"/></StgValue>
</operation>

<operation id="3594" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3106 %zext_ln1347_49 = zext i14 %r_V_289

]]></Node>
<StgValue><ssdm name="zext_ln1347_49"/></StgValue>
</operation>

<operation id="3595" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3108 %sext_ln1347_99 = sext i13 %lhs_V_100

]]></Node>
<StgValue><ssdm name="sext_ln1347_99"/></StgValue>
</operation>

<operation id="3596" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3109 %ret_V_100 = add i16 %sext_ln1347_98, i16 %zext_ln1347_49

]]></Node>
<StgValue><ssdm name="ret_V_100"/></StgValue>
</operation>

<operation id="3597" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3110 %add_ln1347_99 = add i14 %sext_ln1347_99, i14 %r_V_289

]]></Node>
<StgValue><ssdm name="add_ln1347_99"/></StgValue>
</operation>

<operation id="3598" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3111 %add_ln1347_100 = add i13 %lhs_V_100, i13 %trunc_ln1347_49

]]></Node>
<StgValue><ssdm name="add_ln1347_100"/></StgValue>
</operation>

<operation id="3599" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3112 %p_Result_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_100, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_302"/></StgValue>
</operation>

<operation id="3600" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3113 %p_Val2_304 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_100, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_304"/></StgValue>
</operation>

<operation id="3601" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3114 %p_Result_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_100, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_303"/></StgValue>
</operation>

<operation id="3602" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3116 %zext_ln377_50 = zext i1 %tmp_578

]]></Node>
<StgValue><ssdm name="zext_ln377_50"/></StgValue>
</operation>

<operation id="3603" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3117 %p_Val2_305 = add i8 %zext_ln377_50, i8 %p_Val2_304

]]></Node>
<StgValue><ssdm name="p_Val2_305"/></StgValue>
</operation>

<operation id="3604" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3118 %p_Result_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_305, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_304"/></StgValue>
</operation>

<operation id="3605" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3119 %xor_ln896_100 = xor i1 %p_Result_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_100"/></StgValue>
</operation>

<operation id="3606" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3120 %carry_101 = and i1 %p_Result_303, i1 %xor_ln896_100

]]></Node>
<StgValue><ssdm name="carry_101"/></StgValue>
</operation>

<operation id="3607" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3121 %tmp_111 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_100, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="3608" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3122 %Range2_all_ones_49 = icmp_eq  i2 %tmp_111, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_49"/></StgValue>
</operation>

<operation id="3609" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3123 %tmp_112 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_100, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3610" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3124 %Range1_all_ones_100 = icmp_eq  i3 %tmp_112, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_100"/></StgValue>
</operation>

<operation id="3611" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3125 %Range1_all_zeros_49 = icmp_eq  i3 %tmp_112, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_49"/></StgValue>
</operation>

<operation id="3612" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3126 %deleted_zeros_49 = select i1 %carry_101, i1 %Range1_all_ones_100, i1 %Range1_all_zeros_49

]]></Node>
<StgValue><ssdm name="deleted_zeros_49"/></StgValue>
</operation>

<operation id="3613" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3127 %tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_99, i32 13

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="3614" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3128 %xor_ln890_49 = xor i1 %tmp_580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_49"/></StgValue>
</operation>

<operation id="3615" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3129 %and_ln890_49 = and i1 %Range2_all_ones_49, i1 %xor_ln890_49

]]></Node>
<StgValue><ssdm name="and_ln890_49"/></StgValue>
</operation>

<operation id="3616" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3130 %deleted_ones_100 = select i1 %carry_101, i1 %and_ln890_49, i1 %Range1_all_ones_100

]]></Node>
<StgValue><ssdm name="deleted_ones_100"/></StgValue>
</operation>

<operation id="3617" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3131 %and_ln891_49 = and i1 %carry_101, i1 %Range1_all_ones_100

]]></Node>
<StgValue><ssdm name="and_ln891_49"/></StgValue>
</operation>

<operation id="3618" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3132 %xor_ln895_149 = xor i1 %deleted_zeros_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_149"/></StgValue>
</operation>

<operation id="3619" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3133 %or_ln895_99 = or i1 %p_Result_304, i1 %xor_ln895_149

]]></Node>
<StgValue><ssdm name="or_ln895_99"/></StgValue>
</operation>

<operation id="3620" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3134 %xor_ln895_150 = xor i1 %p_Result_302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_150"/></StgValue>
</operation>

<operation id="3621" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3135 %overflow_152 = and i1 %or_ln895_99, i1 %xor_ln895_150

]]></Node>
<StgValue><ssdm name="overflow_152"/></StgValue>
</operation>

<operation id="3622" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3136 %xor_ln896_101 = xor i1 %deleted_ones_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_101"/></StgValue>
</operation>

<operation id="3623" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3137 %or_ln896_49 = or i1 %xor_ln896_100, i1 %xor_ln896_101

]]></Node>
<StgValue><ssdm name="or_ln896_49"/></StgValue>
</operation>

<operation id="3624" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3138 %xor_ln896_176 = xor i1 %and_ln891_49, i1 %or_ln896_49

]]></Node>
<StgValue><ssdm name="xor_ln896_176"/></StgValue>
</operation>

<operation id="3625" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3139 %underflow_49 = and i1 %xor_ln896_176, i1 %p_Result_302

]]></Node>
<StgValue><ssdm name="underflow_49"/></StgValue>
</operation>

<operation id="3626" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3140 %or_ln346_49 = or i1 %overflow_152, i1 %underflow_49

]]></Node>
<StgValue><ssdm name="or_ln346_49"/></StgValue>
</operation>

<operation id="3627" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3162 %zext_ln1270_51 = zext i7 %delta_V_51

]]></Node>
<StgValue><ssdm name="zext_ln1270_51"/></StgValue>
</operation>

<operation id="3628" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3163 %r_V_291 = mul i14 %zext_ln1270_51, i14 %zext_ln1270_51

]]></Node>
<StgValue><ssdm name="r_V_291"/></StgValue>
</operation>

<operation id="3629" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3164 %select_ln346_151 = select i1 %overflow_152, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_151"/></StgValue>
</operation>

<operation id="3630" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3165 %select_ln346_152 = select i1 %or_ln346_49, i8 %select_ln346_151, i8 %p_Val2_305

]]></Node>
<StgValue><ssdm name="select_ln346_152"/></StgValue>
</operation>

<operation id="3631" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3169 %trunc_ln1347_50 = trunc i14 %r_V_291

]]></Node>
<StgValue><ssdm name="trunc_ln1347_50"/></StgValue>
</operation>

<operation id="3632" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3177 %tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_291, i32 4

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="3633" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3166 %lhs_V_102 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_152, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_102"/></StgValue>
</operation>

<operation id="3634" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3167 %sext_ln1347_100 = sext i13 %lhs_V_102

]]></Node>
<StgValue><ssdm name="sext_ln1347_100"/></StgValue>
</operation>

<operation id="3635" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3168 %zext_ln1347_50 = zext i14 %r_V_291

]]></Node>
<StgValue><ssdm name="zext_ln1347_50"/></StgValue>
</operation>

<operation id="3636" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3170 %sext_ln1347_101 = sext i13 %lhs_V_102

]]></Node>
<StgValue><ssdm name="sext_ln1347_101"/></StgValue>
</operation>

<operation id="3637" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3171 %ret_V_102 = add i16 %sext_ln1347_100, i16 %zext_ln1347_50

]]></Node>
<StgValue><ssdm name="ret_V_102"/></StgValue>
</operation>

<operation id="3638" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3172 %add_ln1347_101 = add i14 %sext_ln1347_101, i14 %r_V_291

]]></Node>
<StgValue><ssdm name="add_ln1347_101"/></StgValue>
</operation>

<operation id="3639" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3173 %add_ln1347_102 = add i13 %lhs_V_102, i13 %trunc_ln1347_50

]]></Node>
<StgValue><ssdm name="add_ln1347_102"/></StgValue>
</operation>

<operation id="3640" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3174 %p_Result_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_102, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_308"/></StgValue>
</operation>

<operation id="3641" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3175 %p_Val2_310 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_102, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_310"/></StgValue>
</operation>

<operation id="3642" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3176 %p_Result_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_102, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_309"/></StgValue>
</operation>

<operation id="3643" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3178 %zext_ln377_51 = zext i1 %tmp_587

]]></Node>
<StgValue><ssdm name="zext_ln377_51"/></StgValue>
</operation>

<operation id="3644" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3179 %p_Val2_311 = add i8 %zext_ln377_51, i8 %p_Val2_310

]]></Node>
<StgValue><ssdm name="p_Val2_311"/></StgValue>
</operation>

<operation id="3645" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3180 %p_Result_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_311, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_310"/></StgValue>
</operation>

<operation id="3646" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3181 %xor_ln896_102 = xor i1 %p_Result_310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_102"/></StgValue>
</operation>

<operation id="3647" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3182 %carry_103 = and i1 %p_Result_309, i1 %xor_ln896_102

]]></Node>
<StgValue><ssdm name="carry_103"/></StgValue>
</operation>

<operation id="3648" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3183 %tmp_113 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_102, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3649" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3184 %Range2_all_ones_50 = icmp_eq  i2 %tmp_113, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_50"/></StgValue>
</operation>

<operation id="3650" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3185 %tmp_114 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_102, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3651" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3186 %Range1_all_ones_102 = icmp_eq  i3 %tmp_114, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_102"/></StgValue>
</operation>

<operation id="3652" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3187 %Range1_all_zeros_50 = icmp_eq  i3 %tmp_114, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_50"/></StgValue>
</operation>

<operation id="3653" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3188 %deleted_zeros_50 = select i1 %carry_103, i1 %Range1_all_ones_102, i1 %Range1_all_zeros_50

]]></Node>
<StgValue><ssdm name="deleted_zeros_50"/></StgValue>
</operation>

<operation id="3654" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3189 %tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_101, i32 13

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="3655" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3190 %xor_ln890_50 = xor i1 %tmp_589, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_50"/></StgValue>
</operation>

<operation id="3656" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3191 %and_ln890_50 = and i1 %Range2_all_ones_50, i1 %xor_ln890_50

]]></Node>
<StgValue><ssdm name="and_ln890_50"/></StgValue>
</operation>

<operation id="3657" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3192 %deleted_ones_102 = select i1 %carry_103, i1 %and_ln890_50, i1 %Range1_all_ones_102

]]></Node>
<StgValue><ssdm name="deleted_ones_102"/></StgValue>
</operation>

<operation id="3658" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3193 %and_ln891_50 = and i1 %carry_103, i1 %Range1_all_ones_102

]]></Node>
<StgValue><ssdm name="and_ln891_50"/></StgValue>
</operation>

<operation id="3659" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3194 %xor_ln895_152 = xor i1 %deleted_zeros_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_152"/></StgValue>
</operation>

<operation id="3660" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3195 %or_ln895_101 = or i1 %p_Result_310, i1 %xor_ln895_152

]]></Node>
<StgValue><ssdm name="or_ln895_101"/></StgValue>
</operation>

<operation id="3661" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3196 %xor_ln895_153 = xor i1 %p_Result_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_153"/></StgValue>
</operation>

<operation id="3662" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3197 %overflow_155 = and i1 %or_ln895_101, i1 %xor_ln895_153

]]></Node>
<StgValue><ssdm name="overflow_155"/></StgValue>
</operation>

<operation id="3663" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3198 %xor_ln896_103 = xor i1 %deleted_ones_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_103"/></StgValue>
</operation>

<operation id="3664" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3199 %or_ln896_50 = or i1 %xor_ln896_102, i1 %xor_ln896_103

]]></Node>
<StgValue><ssdm name="or_ln896_50"/></StgValue>
</operation>

<operation id="3665" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3200 %xor_ln896_177 = xor i1 %and_ln891_50, i1 %or_ln896_50

]]></Node>
<StgValue><ssdm name="xor_ln896_177"/></StgValue>
</operation>

<operation id="3666" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3201 %underflow_50 = and i1 %xor_ln896_177, i1 %p_Result_308

]]></Node>
<StgValue><ssdm name="underflow_50"/></StgValue>
</operation>

<operation id="3667" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3202 %or_ln346_50 = or i1 %overflow_155, i1 %underflow_50

]]></Node>
<StgValue><ssdm name="or_ln346_50"/></StgValue>
</operation>

<operation id="3668" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3224 %zext_ln1270_52 = zext i7 %delta_V_52

]]></Node>
<StgValue><ssdm name="zext_ln1270_52"/></StgValue>
</operation>

<operation id="3669" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3225 %r_V_293 = mul i14 %zext_ln1270_52, i14 %zext_ln1270_52

]]></Node>
<StgValue><ssdm name="r_V_293"/></StgValue>
</operation>

<operation id="3670" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3226 %select_ln346_154 = select i1 %overflow_155, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_154"/></StgValue>
</operation>

<operation id="3671" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3227 %select_ln346_155 = select i1 %or_ln346_50, i8 %select_ln346_154, i8 %p_Val2_311

]]></Node>
<StgValue><ssdm name="select_ln346_155"/></StgValue>
</operation>

<operation id="3672" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3231 %trunc_ln1347_51 = trunc i14 %r_V_293

]]></Node>
<StgValue><ssdm name="trunc_ln1347_51"/></StgValue>
</operation>

<operation id="3673" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3239 %tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_293, i32 4

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="3674" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3228 %lhs_V_104 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_155, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_104"/></StgValue>
</operation>

<operation id="3675" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3229 %sext_ln1347_102 = sext i13 %lhs_V_104

]]></Node>
<StgValue><ssdm name="sext_ln1347_102"/></StgValue>
</operation>

<operation id="3676" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3230 %zext_ln1347_51 = zext i14 %r_V_293

]]></Node>
<StgValue><ssdm name="zext_ln1347_51"/></StgValue>
</operation>

<operation id="3677" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3232 %sext_ln1347_103 = sext i13 %lhs_V_104

]]></Node>
<StgValue><ssdm name="sext_ln1347_103"/></StgValue>
</operation>

<operation id="3678" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3233 %ret_V_104 = add i16 %sext_ln1347_102, i16 %zext_ln1347_51

]]></Node>
<StgValue><ssdm name="ret_V_104"/></StgValue>
</operation>

<operation id="3679" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3234 %add_ln1347_103 = add i14 %sext_ln1347_103, i14 %r_V_293

]]></Node>
<StgValue><ssdm name="add_ln1347_103"/></StgValue>
</operation>

<operation id="3680" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3235 %add_ln1347_104 = add i13 %lhs_V_104, i13 %trunc_ln1347_51

]]></Node>
<StgValue><ssdm name="add_ln1347_104"/></StgValue>
</operation>

<operation id="3681" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3236 %p_Result_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_104, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_314"/></StgValue>
</operation>

<operation id="3682" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3237 %p_Val2_316 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_104, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_316"/></StgValue>
</operation>

<operation id="3683" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3238 %p_Result_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_104, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_315"/></StgValue>
</operation>

<operation id="3684" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3240 %zext_ln377_52 = zext i1 %tmp_596

]]></Node>
<StgValue><ssdm name="zext_ln377_52"/></StgValue>
</operation>

<operation id="3685" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3241 %p_Val2_317 = add i8 %zext_ln377_52, i8 %p_Val2_316

]]></Node>
<StgValue><ssdm name="p_Val2_317"/></StgValue>
</operation>

<operation id="3686" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3242 %p_Result_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_317, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_316"/></StgValue>
</operation>

<operation id="3687" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3243 %xor_ln896_104 = xor i1 %p_Result_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_104"/></StgValue>
</operation>

<operation id="3688" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3244 %carry_105 = and i1 %p_Result_315, i1 %xor_ln896_104

]]></Node>
<StgValue><ssdm name="carry_105"/></StgValue>
</operation>

<operation id="3689" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3245 %tmp_115 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_104, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3690" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3246 %Range2_all_ones_51 = icmp_eq  i2 %tmp_115, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_51"/></StgValue>
</operation>

<operation id="3691" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3247 %tmp_117 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_104, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="3692" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3248 %Range1_all_ones_104 = icmp_eq  i3 %tmp_117, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_104"/></StgValue>
</operation>

<operation id="3693" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3249 %Range1_all_zeros_51 = icmp_eq  i3 %tmp_117, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_51"/></StgValue>
</operation>

<operation id="3694" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3250 %deleted_zeros_51 = select i1 %carry_105, i1 %Range1_all_ones_104, i1 %Range1_all_zeros_51

]]></Node>
<StgValue><ssdm name="deleted_zeros_51"/></StgValue>
</operation>

<operation id="3695" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3251 %tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_103, i32 13

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="3696" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3252 %xor_ln890_51 = xor i1 %tmp_598, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_51"/></StgValue>
</operation>

<operation id="3697" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3253 %and_ln890_51 = and i1 %Range2_all_ones_51, i1 %xor_ln890_51

]]></Node>
<StgValue><ssdm name="and_ln890_51"/></StgValue>
</operation>

<operation id="3698" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3254 %deleted_ones_104 = select i1 %carry_105, i1 %and_ln890_51, i1 %Range1_all_ones_104

]]></Node>
<StgValue><ssdm name="deleted_ones_104"/></StgValue>
</operation>

<operation id="3699" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3255 %and_ln891_51 = and i1 %carry_105, i1 %Range1_all_ones_104

]]></Node>
<StgValue><ssdm name="and_ln891_51"/></StgValue>
</operation>

<operation id="3700" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3256 %xor_ln895_155 = xor i1 %deleted_zeros_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_155"/></StgValue>
</operation>

<operation id="3701" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3257 %or_ln895_103 = or i1 %p_Result_316, i1 %xor_ln895_155

]]></Node>
<StgValue><ssdm name="or_ln895_103"/></StgValue>
</operation>

<operation id="3702" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3258 %xor_ln895_156 = xor i1 %p_Result_314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_156"/></StgValue>
</operation>

<operation id="3703" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3259 %overflow_158 = and i1 %or_ln895_103, i1 %xor_ln895_156

]]></Node>
<StgValue><ssdm name="overflow_158"/></StgValue>
</operation>

<operation id="3704" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3260 %xor_ln896_105 = xor i1 %deleted_ones_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_105"/></StgValue>
</operation>

<operation id="3705" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3261 %or_ln896_51 = or i1 %xor_ln896_104, i1 %xor_ln896_105

]]></Node>
<StgValue><ssdm name="or_ln896_51"/></StgValue>
</operation>

<operation id="3706" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3262 %xor_ln896_178 = xor i1 %and_ln891_51, i1 %or_ln896_51

]]></Node>
<StgValue><ssdm name="xor_ln896_178"/></StgValue>
</operation>

<operation id="3707" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3263 %underflow_51 = and i1 %xor_ln896_178, i1 %p_Result_314

]]></Node>
<StgValue><ssdm name="underflow_51"/></StgValue>
</operation>

<operation id="3708" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3264 %or_ln346_51 = or i1 %overflow_158, i1 %underflow_51

]]></Node>
<StgValue><ssdm name="or_ln346_51"/></StgValue>
</operation>

<operation id="3709" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3286 %zext_ln1270_53 = zext i7 %delta_V_53

]]></Node>
<StgValue><ssdm name="zext_ln1270_53"/></StgValue>
</operation>

<operation id="3710" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3287 %r_V_295 = mul i14 %zext_ln1270_53, i14 %zext_ln1270_53

]]></Node>
<StgValue><ssdm name="r_V_295"/></StgValue>
</operation>

<operation id="3711" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3288 %select_ln346_157 = select i1 %overflow_158, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_157"/></StgValue>
</operation>

<operation id="3712" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3289 %select_ln346_158 = select i1 %or_ln346_51, i8 %select_ln346_157, i8 %p_Val2_317

]]></Node>
<StgValue><ssdm name="select_ln346_158"/></StgValue>
</operation>

<operation id="3713" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3293 %trunc_ln1347_52 = trunc i14 %r_V_295

]]></Node>
<StgValue><ssdm name="trunc_ln1347_52"/></StgValue>
</operation>

<operation id="3714" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3301 %tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_295, i32 4

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="3715" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3290 %lhs_V_106 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_158, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_106"/></StgValue>
</operation>

<operation id="3716" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3291 %sext_ln1347_104 = sext i13 %lhs_V_106

]]></Node>
<StgValue><ssdm name="sext_ln1347_104"/></StgValue>
</operation>

<operation id="3717" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3292 %zext_ln1347_52 = zext i14 %r_V_295

]]></Node>
<StgValue><ssdm name="zext_ln1347_52"/></StgValue>
</operation>

<operation id="3718" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3294 %sext_ln1347_105 = sext i13 %lhs_V_106

]]></Node>
<StgValue><ssdm name="sext_ln1347_105"/></StgValue>
</operation>

<operation id="3719" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3295 %ret_V_106 = add i16 %sext_ln1347_104, i16 %zext_ln1347_52

]]></Node>
<StgValue><ssdm name="ret_V_106"/></StgValue>
</operation>

<operation id="3720" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3296 %add_ln1347_105 = add i14 %sext_ln1347_105, i14 %r_V_295

]]></Node>
<StgValue><ssdm name="add_ln1347_105"/></StgValue>
</operation>

<operation id="3721" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3297 %add_ln1347_106 = add i13 %lhs_V_106, i13 %trunc_ln1347_52

]]></Node>
<StgValue><ssdm name="add_ln1347_106"/></StgValue>
</operation>

<operation id="3722" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3298 %p_Result_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_106, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_320"/></StgValue>
</operation>

<operation id="3723" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3299 %p_Val2_322 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_106, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_322"/></StgValue>
</operation>

<operation id="3724" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3300 %p_Result_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_106, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_321"/></StgValue>
</operation>

<operation id="3725" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3302 %zext_ln377_53 = zext i1 %tmp_605

]]></Node>
<StgValue><ssdm name="zext_ln377_53"/></StgValue>
</operation>

<operation id="3726" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3303 %p_Val2_323 = add i8 %zext_ln377_53, i8 %p_Val2_322

]]></Node>
<StgValue><ssdm name="p_Val2_323"/></StgValue>
</operation>

<operation id="3727" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3304 %p_Result_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_323, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_322"/></StgValue>
</operation>

<operation id="3728" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3305 %xor_ln896_106 = xor i1 %p_Result_322, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_106"/></StgValue>
</operation>

<operation id="3729" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3306 %carry_107 = and i1 %p_Result_321, i1 %xor_ln896_106

]]></Node>
<StgValue><ssdm name="carry_107"/></StgValue>
</operation>

<operation id="3730" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3307 %tmp_118 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_106, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="3731" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3308 %Range2_all_ones_52 = icmp_eq  i2 %tmp_118, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_52"/></StgValue>
</operation>

<operation id="3732" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3309 %tmp_119 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_106, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="3733" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3310 %Range1_all_ones_106 = icmp_eq  i3 %tmp_119, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_106"/></StgValue>
</operation>

<operation id="3734" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3311 %Range1_all_zeros_52 = icmp_eq  i3 %tmp_119, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_52"/></StgValue>
</operation>

<operation id="3735" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3312 %deleted_zeros_52 = select i1 %carry_107, i1 %Range1_all_ones_106, i1 %Range1_all_zeros_52

]]></Node>
<StgValue><ssdm name="deleted_zeros_52"/></StgValue>
</operation>

<operation id="3736" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3313 %tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_105, i32 13

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="3737" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3314 %xor_ln890_52 = xor i1 %tmp_607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_52"/></StgValue>
</operation>

<operation id="3738" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3315 %and_ln890_52 = and i1 %Range2_all_ones_52, i1 %xor_ln890_52

]]></Node>
<StgValue><ssdm name="and_ln890_52"/></StgValue>
</operation>

<operation id="3739" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3316 %deleted_ones_106 = select i1 %carry_107, i1 %and_ln890_52, i1 %Range1_all_ones_106

]]></Node>
<StgValue><ssdm name="deleted_ones_106"/></StgValue>
</operation>

<operation id="3740" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3317 %and_ln891_52 = and i1 %carry_107, i1 %Range1_all_ones_106

]]></Node>
<StgValue><ssdm name="and_ln891_52"/></StgValue>
</operation>

<operation id="3741" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3318 %xor_ln895_158 = xor i1 %deleted_zeros_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_158"/></StgValue>
</operation>

<operation id="3742" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3319 %or_ln895_105 = or i1 %p_Result_322, i1 %xor_ln895_158

]]></Node>
<StgValue><ssdm name="or_ln895_105"/></StgValue>
</operation>

<operation id="3743" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3320 %xor_ln895_159 = xor i1 %p_Result_320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_159"/></StgValue>
</operation>

<operation id="3744" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3321 %overflow_161 = and i1 %or_ln895_105, i1 %xor_ln895_159

]]></Node>
<StgValue><ssdm name="overflow_161"/></StgValue>
</operation>

<operation id="3745" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3322 %xor_ln896_107 = xor i1 %deleted_ones_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_107"/></StgValue>
</operation>

<operation id="3746" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3323 %or_ln896_52 = or i1 %xor_ln896_106, i1 %xor_ln896_107

]]></Node>
<StgValue><ssdm name="or_ln896_52"/></StgValue>
</operation>

<operation id="3747" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3324 %xor_ln896_179 = xor i1 %and_ln891_52, i1 %or_ln896_52

]]></Node>
<StgValue><ssdm name="xor_ln896_179"/></StgValue>
</operation>

<operation id="3748" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3325 %underflow_52 = and i1 %xor_ln896_179, i1 %p_Result_320

]]></Node>
<StgValue><ssdm name="underflow_52"/></StgValue>
</operation>

<operation id="3749" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3326 %or_ln346_52 = or i1 %overflow_161, i1 %underflow_52

]]></Node>
<StgValue><ssdm name="or_ln346_52"/></StgValue>
</operation>

<operation id="3750" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3348 %zext_ln1270_54 = zext i7 %delta_V_54

]]></Node>
<StgValue><ssdm name="zext_ln1270_54"/></StgValue>
</operation>

<operation id="3751" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3349 %r_V_297 = mul i14 %zext_ln1270_54, i14 %zext_ln1270_54

]]></Node>
<StgValue><ssdm name="r_V_297"/></StgValue>
</operation>

<operation id="3752" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3350 %select_ln346_160 = select i1 %overflow_161, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_160"/></StgValue>
</operation>

<operation id="3753" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3351 %select_ln346_161 = select i1 %or_ln346_52, i8 %select_ln346_160, i8 %p_Val2_323

]]></Node>
<StgValue><ssdm name="select_ln346_161"/></StgValue>
</operation>

<operation id="3754" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3355 %trunc_ln1347_53 = trunc i14 %r_V_297

]]></Node>
<StgValue><ssdm name="trunc_ln1347_53"/></StgValue>
</operation>

<operation id="3755" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3363 %tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_297, i32 4

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="3756" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3352 %lhs_V_108 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_161, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_108"/></StgValue>
</operation>

<operation id="3757" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3353 %sext_ln1347_106 = sext i13 %lhs_V_108

]]></Node>
<StgValue><ssdm name="sext_ln1347_106"/></StgValue>
</operation>

<operation id="3758" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3354 %zext_ln1347_53 = zext i14 %r_V_297

]]></Node>
<StgValue><ssdm name="zext_ln1347_53"/></StgValue>
</operation>

<operation id="3759" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3356 %sext_ln1347_107 = sext i13 %lhs_V_108

]]></Node>
<StgValue><ssdm name="sext_ln1347_107"/></StgValue>
</operation>

<operation id="3760" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3357 %ret_V_108 = add i16 %sext_ln1347_106, i16 %zext_ln1347_53

]]></Node>
<StgValue><ssdm name="ret_V_108"/></StgValue>
</operation>

<operation id="3761" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3358 %add_ln1347_107 = add i14 %sext_ln1347_107, i14 %r_V_297

]]></Node>
<StgValue><ssdm name="add_ln1347_107"/></StgValue>
</operation>

<operation id="3762" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3359 %add_ln1347_108 = add i13 %lhs_V_108, i13 %trunc_ln1347_53

]]></Node>
<StgValue><ssdm name="add_ln1347_108"/></StgValue>
</operation>

<operation id="3763" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3360 %p_Result_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_108, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_326"/></StgValue>
</operation>

<operation id="3764" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3361 %p_Val2_328 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_108, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_328"/></StgValue>
</operation>

<operation id="3765" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3362 %p_Result_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_108, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_327"/></StgValue>
</operation>

<operation id="3766" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3364 %zext_ln377_54 = zext i1 %tmp_614

]]></Node>
<StgValue><ssdm name="zext_ln377_54"/></StgValue>
</operation>

<operation id="3767" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3365 %p_Val2_329 = add i8 %zext_ln377_54, i8 %p_Val2_328

]]></Node>
<StgValue><ssdm name="p_Val2_329"/></StgValue>
</operation>

<operation id="3768" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3366 %p_Result_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_329, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_328"/></StgValue>
</operation>

<operation id="3769" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3367 %xor_ln896_108 = xor i1 %p_Result_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_108"/></StgValue>
</operation>

<operation id="3770" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3368 %carry_109 = and i1 %p_Result_327, i1 %xor_ln896_108

]]></Node>
<StgValue><ssdm name="carry_109"/></StgValue>
</operation>

<operation id="3771" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3369 %tmp_120 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_108, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="3772" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3370 %Range2_all_ones_53 = icmp_eq  i2 %tmp_120, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_53"/></StgValue>
</operation>

<operation id="3773" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3371 %tmp_121 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_108, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="3774" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3372 %Range1_all_ones_108 = icmp_eq  i3 %tmp_121, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_108"/></StgValue>
</operation>

<operation id="3775" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3373 %Range1_all_zeros_53 = icmp_eq  i3 %tmp_121, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_53"/></StgValue>
</operation>

<operation id="3776" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3374 %deleted_zeros_53 = select i1 %carry_109, i1 %Range1_all_ones_108, i1 %Range1_all_zeros_53

]]></Node>
<StgValue><ssdm name="deleted_zeros_53"/></StgValue>
</operation>

<operation id="3777" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3375 %tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_107, i32 13

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="3778" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3376 %xor_ln890_53 = xor i1 %tmp_616, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_53"/></StgValue>
</operation>

<operation id="3779" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3377 %and_ln890_53 = and i1 %Range2_all_ones_53, i1 %xor_ln890_53

]]></Node>
<StgValue><ssdm name="and_ln890_53"/></StgValue>
</operation>

<operation id="3780" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3378 %deleted_ones_108 = select i1 %carry_109, i1 %and_ln890_53, i1 %Range1_all_ones_108

]]></Node>
<StgValue><ssdm name="deleted_ones_108"/></StgValue>
</operation>

<operation id="3781" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3379 %and_ln891_53 = and i1 %carry_109, i1 %Range1_all_ones_108

]]></Node>
<StgValue><ssdm name="and_ln891_53"/></StgValue>
</operation>

<operation id="3782" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3380 %xor_ln895_161 = xor i1 %deleted_zeros_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_161"/></StgValue>
</operation>

<operation id="3783" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3381 %or_ln895_107 = or i1 %p_Result_328, i1 %xor_ln895_161

]]></Node>
<StgValue><ssdm name="or_ln895_107"/></StgValue>
</operation>

<operation id="3784" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3382 %xor_ln895_162 = xor i1 %p_Result_326, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_162"/></StgValue>
</operation>

<operation id="3785" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3383 %overflow_164 = and i1 %or_ln895_107, i1 %xor_ln895_162

]]></Node>
<StgValue><ssdm name="overflow_164"/></StgValue>
</operation>

<operation id="3786" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3384 %xor_ln896_109 = xor i1 %deleted_ones_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_109"/></StgValue>
</operation>

<operation id="3787" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3385 %or_ln896_53 = or i1 %xor_ln896_108, i1 %xor_ln896_109

]]></Node>
<StgValue><ssdm name="or_ln896_53"/></StgValue>
</operation>

<operation id="3788" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3386 %xor_ln896_180 = xor i1 %and_ln891_53, i1 %or_ln896_53

]]></Node>
<StgValue><ssdm name="xor_ln896_180"/></StgValue>
</operation>

<operation id="3789" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3387 %underflow_53 = and i1 %xor_ln896_180, i1 %p_Result_326

]]></Node>
<StgValue><ssdm name="underflow_53"/></StgValue>
</operation>

<operation id="3790" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3388 %or_ln346_53 = or i1 %overflow_164, i1 %underflow_53

]]></Node>
<StgValue><ssdm name="or_ln346_53"/></StgValue>
</operation>

<operation id="3791" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3410 %zext_ln1270_55 = zext i7 %delta_V_55

]]></Node>
<StgValue><ssdm name="zext_ln1270_55"/></StgValue>
</operation>

<operation id="3792" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3411 %r_V_299 = mul i14 %zext_ln1270_55, i14 %zext_ln1270_55

]]></Node>
<StgValue><ssdm name="r_V_299"/></StgValue>
</operation>

<operation id="3793" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3412 %select_ln346_163 = select i1 %overflow_164, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_163"/></StgValue>
</operation>

<operation id="3794" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3413 %select_ln346_164 = select i1 %or_ln346_53, i8 %select_ln346_163, i8 %p_Val2_329

]]></Node>
<StgValue><ssdm name="select_ln346_164"/></StgValue>
</operation>

<operation id="3795" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3417 %trunc_ln1347_54 = trunc i14 %r_V_299

]]></Node>
<StgValue><ssdm name="trunc_ln1347_54"/></StgValue>
</operation>

<operation id="3796" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3425 %tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_299, i32 4

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="3797" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3414 %lhs_V_110 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_164, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_110"/></StgValue>
</operation>

<operation id="3798" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3415 %sext_ln1347_108 = sext i13 %lhs_V_110

]]></Node>
<StgValue><ssdm name="sext_ln1347_108"/></StgValue>
</operation>

<operation id="3799" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3416 %zext_ln1347_54 = zext i14 %r_V_299

]]></Node>
<StgValue><ssdm name="zext_ln1347_54"/></StgValue>
</operation>

<operation id="3800" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3418 %sext_ln1347_109 = sext i13 %lhs_V_110

]]></Node>
<StgValue><ssdm name="sext_ln1347_109"/></StgValue>
</operation>

<operation id="3801" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3419 %ret_V_110 = add i16 %sext_ln1347_108, i16 %zext_ln1347_54

]]></Node>
<StgValue><ssdm name="ret_V_110"/></StgValue>
</operation>

<operation id="3802" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3420 %add_ln1347_109 = add i14 %sext_ln1347_109, i14 %r_V_299

]]></Node>
<StgValue><ssdm name="add_ln1347_109"/></StgValue>
</operation>

<operation id="3803" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3421 %add_ln1347_110 = add i13 %lhs_V_110, i13 %trunc_ln1347_54

]]></Node>
<StgValue><ssdm name="add_ln1347_110"/></StgValue>
</operation>

<operation id="3804" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3422 %p_Result_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_110, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_332"/></StgValue>
</operation>

<operation id="3805" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3423 %p_Val2_334 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_110, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_334"/></StgValue>
</operation>

<operation id="3806" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3424 %p_Result_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_110, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_333"/></StgValue>
</operation>

<operation id="3807" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3426 %zext_ln377_55 = zext i1 %tmp_623

]]></Node>
<StgValue><ssdm name="zext_ln377_55"/></StgValue>
</operation>

<operation id="3808" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3427 %p_Val2_335 = add i8 %zext_ln377_55, i8 %p_Val2_334

]]></Node>
<StgValue><ssdm name="p_Val2_335"/></StgValue>
</operation>

<operation id="3809" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3428 %p_Result_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_335, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_334"/></StgValue>
</operation>

<operation id="3810" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3429 %xor_ln896_110 = xor i1 %p_Result_334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_110"/></StgValue>
</operation>

<operation id="3811" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3430 %carry_111 = and i1 %p_Result_333, i1 %xor_ln896_110

]]></Node>
<StgValue><ssdm name="carry_111"/></StgValue>
</operation>

<operation id="3812" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3431 %tmp_122 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_110, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3813" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3432 %Range2_all_ones_54 = icmp_eq  i2 %tmp_122, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_54"/></StgValue>
</operation>

<operation id="3814" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3433 %tmp_123 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_110, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="3815" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3434 %Range1_all_ones_110 = icmp_eq  i3 %tmp_123, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_110"/></StgValue>
</operation>

<operation id="3816" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3435 %Range1_all_zeros_54 = icmp_eq  i3 %tmp_123, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_54"/></StgValue>
</operation>

<operation id="3817" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3436 %deleted_zeros_54 = select i1 %carry_111, i1 %Range1_all_ones_110, i1 %Range1_all_zeros_54

]]></Node>
<StgValue><ssdm name="deleted_zeros_54"/></StgValue>
</operation>

<operation id="3818" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3437 %tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_109, i32 13

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="3819" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3438 %xor_ln890_54 = xor i1 %tmp_625, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_54"/></StgValue>
</operation>

<operation id="3820" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3439 %and_ln890_54 = and i1 %Range2_all_ones_54, i1 %xor_ln890_54

]]></Node>
<StgValue><ssdm name="and_ln890_54"/></StgValue>
</operation>

<operation id="3821" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3440 %deleted_ones_110 = select i1 %carry_111, i1 %and_ln890_54, i1 %Range1_all_ones_110

]]></Node>
<StgValue><ssdm name="deleted_ones_110"/></StgValue>
</operation>

<operation id="3822" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3441 %and_ln891_54 = and i1 %carry_111, i1 %Range1_all_ones_110

]]></Node>
<StgValue><ssdm name="and_ln891_54"/></StgValue>
</operation>

<operation id="3823" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3442 %xor_ln895_164 = xor i1 %deleted_zeros_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_164"/></StgValue>
</operation>

<operation id="3824" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3443 %or_ln895_109 = or i1 %p_Result_334, i1 %xor_ln895_164

]]></Node>
<StgValue><ssdm name="or_ln895_109"/></StgValue>
</operation>

<operation id="3825" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3444 %xor_ln895_165 = xor i1 %p_Result_332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_165"/></StgValue>
</operation>

<operation id="3826" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3445 %overflow_167 = and i1 %or_ln895_109, i1 %xor_ln895_165

]]></Node>
<StgValue><ssdm name="overflow_167"/></StgValue>
</operation>

<operation id="3827" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3446 %xor_ln896_111 = xor i1 %deleted_ones_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_111"/></StgValue>
</operation>

<operation id="3828" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3447 %or_ln896_54 = or i1 %xor_ln896_110, i1 %xor_ln896_111

]]></Node>
<StgValue><ssdm name="or_ln896_54"/></StgValue>
</operation>

<operation id="3829" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3448 %xor_ln896_181 = xor i1 %and_ln891_54, i1 %or_ln896_54

]]></Node>
<StgValue><ssdm name="xor_ln896_181"/></StgValue>
</operation>

<operation id="3830" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3449 %underflow_54 = and i1 %xor_ln896_181, i1 %p_Result_332

]]></Node>
<StgValue><ssdm name="underflow_54"/></StgValue>
</operation>

<operation id="3831" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3450 %or_ln346_54 = or i1 %overflow_167, i1 %underflow_54

]]></Node>
<StgValue><ssdm name="or_ln346_54"/></StgValue>
</operation>

<operation id="3832" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3472 %zext_ln1270_56 = zext i7 %delta_V_56

]]></Node>
<StgValue><ssdm name="zext_ln1270_56"/></StgValue>
</operation>

<operation id="3833" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3473 %r_V_301 = mul i14 %zext_ln1270_56, i14 %zext_ln1270_56

]]></Node>
<StgValue><ssdm name="r_V_301"/></StgValue>
</operation>

<operation id="3834" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3474 %select_ln346_166 = select i1 %overflow_167, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_166"/></StgValue>
</operation>

<operation id="3835" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3475 %select_ln346_167 = select i1 %or_ln346_54, i8 %select_ln346_166, i8 %p_Val2_335

]]></Node>
<StgValue><ssdm name="select_ln346_167"/></StgValue>
</operation>

<operation id="3836" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3479 %trunc_ln1347_55 = trunc i14 %r_V_301

]]></Node>
<StgValue><ssdm name="trunc_ln1347_55"/></StgValue>
</operation>

<operation id="3837" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3487 %tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_301, i32 4

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="3838" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3476 %lhs_V_112 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_167, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_112"/></StgValue>
</operation>

<operation id="3839" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3477 %sext_ln1347_110 = sext i13 %lhs_V_112

]]></Node>
<StgValue><ssdm name="sext_ln1347_110"/></StgValue>
</operation>

<operation id="3840" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3478 %zext_ln1347_55 = zext i14 %r_V_301

]]></Node>
<StgValue><ssdm name="zext_ln1347_55"/></StgValue>
</operation>

<operation id="3841" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3480 %sext_ln1347_111 = sext i13 %lhs_V_112

]]></Node>
<StgValue><ssdm name="sext_ln1347_111"/></StgValue>
</operation>

<operation id="3842" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3481 %ret_V_112 = add i16 %sext_ln1347_110, i16 %zext_ln1347_55

]]></Node>
<StgValue><ssdm name="ret_V_112"/></StgValue>
</operation>

<operation id="3843" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3482 %add_ln1347_111 = add i14 %sext_ln1347_111, i14 %r_V_301

]]></Node>
<StgValue><ssdm name="add_ln1347_111"/></StgValue>
</operation>

<operation id="3844" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3483 %add_ln1347_112 = add i13 %lhs_V_112, i13 %trunc_ln1347_55

]]></Node>
<StgValue><ssdm name="add_ln1347_112"/></StgValue>
</operation>

<operation id="3845" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3484 %p_Result_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_112, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_338"/></StgValue>
</operation>

<operation id="3846" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3485 %p_Val2_340 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_112, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_340"/></StgValue>
</operation>

<operation id="3847" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3486 %p_Result_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_112, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_339"/></StgValue>
</operation>

<operation id="3848" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3488 %zext_ln377_56 = zext i1 %tmp_632

]]></Node>
<StgValue><ssdm name="zext_ln377_56"/></StgValue>
</operation>

<operation id="3849" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3489 %p_Val2_341 = add i8 %zext_ln377_56, i8 %p_Val2_340

]]></Node>
<StgValue><ssdm name="p_Val2_341"/></StgValue>
</operation>

<operation id="3850" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3490 %p_Result_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_341, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_340"/></StgValue>
</operation>

<operation id="3851" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3491 %xor_ln896_112 = xor i1 %p_Result_340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_112"/></StgValue>
</operation>

<operation id="3852" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3492 %carry_113 = and i1 %p_Result_339, i1 %xor_ln896_112

]]></Node>
<StgValue><ssdm name="carry_113"/></StgValue>
</operation>

<operation id="3853" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3493 %tmp_124 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_112, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="3854" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3494 %Range2_all_ones_55 = icmp_eq  i2 %tmp_124, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_55"/></StgValue>
</operation>

<operation id="3855" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3495 %tmp_125 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_112, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="3856" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3496 %Range1_all_ones_112 = icmp_eq  i3 %tmp_125, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_112"/></StgValue>
</operation>

<operation id="3857" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3497 %Range1_all_zeros_55 = icmp_eq  i3 %tmp_125, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_55"/></StgValue>
</operation>

<operation id="3858" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3498 %deleted_zeros_55 = select i1 %carry_113, i1 %Range1_all_ones_112, i1 %Range1_all_zeros_55

]]></Node>
<StgValue><ssdm name="deleted_zeros_55"/></StgValue>
</operation>

<operation id="3859" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3499 %tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_111, i32 13

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="3860" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3500 %xor_ln890_55 = xor i1 %tmp_634, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_55"/></StgValue>
</operation>

<operation id="3861" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3501 %and_ln890_55 = and i1 %Range2_all_ones_55, i1 %xor_ln890_55

]]></Node>
<StgValue><ssdm name="and_ln890_55"/></StgValue>
</operation>

<operation id="3862" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3502 %deleted_ones_112 = select i1 %carry_113, i1 %and_ln890_55, i1 %Range1_all_ones_112

]]></Node>
<StgValue><ssdm name="deleted_ones_112"/></StgValue>
</operation>

<operation id="3863" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3503 %and_ln891_55 = and i1 %carry_113, i1 %Range1_all_ones_112

]]></Node>
<StgValue><ssdm name="and_ln891_55"/></StgValue>
</operation>

<operation id="3864" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3504 %xor_ln895_167 = xor i1 %deleted_zeros_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_167"/></StgValue>
</operation>

<operation id="3865" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3505 %or_ln895_111 = or i1 %p_Result_340, i1 %xor_ln895_167

]]></Node>
<StgValue><ssdm name="or_ln895_111"/></StgValue>
</operation>

<operation id="3866" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3506 %xor_ln895_168 = xor i1 %p_Result_338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_168"/></StgValue>
</operation>

<operation id="3867" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3507 %overflow_170 = and i1 %or_ln895_111, i1 %xor_ln895_168

]]></Node>
<StgValue><ssdm name="overflow_170"/></StgValue>
</operation>

<operation id="3868" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3508 %xor_ln896_113 = xor i1 %deleted_ones_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_113"/></StgValue>
</operation>

<operation id="3869" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3509 %or_ln896_55 = or i1 %xor_ln896_112, i1 %xor_ln896_113

]]></Node>
<StgValue><ssdm name="or_ln896_55"/></StgValue>
</operation>

<operation id="3870" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3510 %xor_ln896_182 = xor i1 %and_ln891_55, i1 %or_ln896_55

]]></Node>
<StgValue><ssdm name="xor_ln896_182"/></StgValue>
</operation>

<operation id="3871" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3511 %underflow_55 = and i1 %xor_ln896_182, i1 %p_Result_338

]]></Node>
<StgValue><ssdm name="underflow_55"/></StgValue>
</operation>

<operation id="3872" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3512 %or_ln346_55 = or i1 %overflow_170, i1 %underflow_55

]]></Node>
<StgValue><ssdm name="or_ln346_55"/></StgValue>
</operation>

<operation id="3873" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3534 %zext_ln1270_57 = zext i7 %delta_V_57

]]></Node>
<StgValue><ssdm name="zext_ln1270_57"/></StgValue>
</operation>

<operation id="3874" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3535 %r_V_303 = mul i14 %zext_ln1270_57, i14 %zext_ln1270_57

]]></Node>
<StgValue><ssdm name="r_V_303"/></StgValue>
</operation>

<operation id="3875" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3536 %select_ln346_169 = select i1 %overflow_170, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_169"/></StgValue>
</operation>

<operation id="3876" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3537 %select_ln346_170 = select i1 %or_ln346_55, i8 %select_ln346_169, i8 %p_Val2_341

]]></Node>
<StgValue><ssdm name="select_ln346_170"/></StgValue>
</operation>

<operation id="3877" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3541 %trunc_ln1347_56 = trunc i14 %r_V_303

]]></Node>
<StgValue><ssdm name="trunc_ln1347_56"/></StgValue>
</operation>

<operation id="3878" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3549 %tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_303, i32 4

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="3879" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3538 %lhs_V_114 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_170, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_114"/></StgValue>
</operation>

<operation id="3880" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3539 %sext_ln1347_112 = sext i13 %lhs_V_114

]]></Node>
<StgValue><ssdm name="sext_ln1347_112"/></StgValue>
</operation>

<operation id="3881" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3540 %zext_ln1347_56 = zext i14 %r_V_303

]]></Node>
<StgValue><ssdm name="zext_ln1347_56"/></StgValue>
</operation>

<operation id="3882" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3542 %sext_ln1347_113 = sext i13 %lhs_V_114

]]></Node>
<StgValue><ssdm name="sext_ln1347_113"/></StgValue>
</operation>

<operation id="3883" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3543 %ret_V_114 = add i16 %sext_ln1347_112, i16 %zext_ln1347_56

]]></Node>
<StgValue><ssdm name="ret_V_114"/></StgValue>
</operation>

<operation id="3884" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3544 %add_ln1347_113 = add i14 %sext_ln1347_113, i14 %r_V_303

]]></Node>
<StgValue><ssdm name="add_ln1347_113"/></StgValue>
</operation>

<operation id="3885" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3545 %add_ln1347_114 = add i13 %lhs_V_114, i13 %trunc_ln1347_56

]]></Node>
<StgValue><ssdm name="add_ln1347_114"/></StgValue>
</operation>

<operation id="3886" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3546 %p_Result_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_114, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_344"/></StgValue>
</operation>

<operation id="3887" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3547 %p_Val2_346 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_114, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_346"/></StgValue>
</operation>

<operation id="3888" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3548 %p_Result_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_114, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_345"/></StgValue>
</operation>

<operation id="3889" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3550 %zext_ln377_57 = zext i1 %tmp_641

]]></Node>
<StgValue><ssdm name="zext_ln377_57"/></StgValue>
</operation>

<operation id="3890" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3551 %p_Val2_347 = add i8 %zext_ln377_57, i8 %p_Val2_346

]]></Node>
<StgValue><ssdm name="p_Val2_347"/></StgValue>
</operation>

<operation id="3891" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3552 %p_Result_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_347, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_346"/></StgValue>
</operation>

<operation id="3892" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3553 %xor_ln896_114 = xor i1 %p_Result_346, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_114"/></StgValue>
</operation>

<operation id="3893" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3554 %carry_115 = and i1 %p_Result_345, i1 %xor_ln896_114

]]></Node>
<StgValue><ssdm name="carry_115"/></StgValue>
</operation>

<operation id="3894" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3555 %tmp_126 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_114, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="3895" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3556 %Range2_all_ones_56 = icmp_eq  i2 %tmp_126, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_56"/></StgValue>
</operation>

<operation id="3896" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3557 %tmp_127 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_114, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3897" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3558 %Range1_all_ones_114 = icmp_eq  i3 %tmp_127, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_114"/></StgValue>
</operation>

<operation id="3898" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3559 %Range1_all_zeros_56 = icmp_eq  i3 %tmp_127, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_56"/></StgValue>
</operation>

<operation id="3899" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3560 %deleted_zeros_56 = select i1 %carry_115, i1 %Range1_all_ones_114, i1 %Range1_all_zeros_56

]]></Node>
<StgValue><ssdm name="deleted_zeros_56"/></StgValue>
</operation>

<operation id="3900" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3561 %tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_113, i32 13

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="3901" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3562 %xor_ln890_56 = xor i1 %tmp_643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_56"/></StgValue>
</operation>

<operation id="3902" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3563 %and_ln890_56 = and i1 %Range2_all_ones_56, i1 %xor_ln890_56

]]></Node>
<StgValue><ssdm name="and_ln890_56"/></StgValue>
</operation>

<operation id="3903" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3564 %deleted_ones_114 = select i1 %carry_115, i1 %and_ln890_56, i1 %Range1_all_ones_114

]]></Node>
<StgValue><ssdm name="deleted_ones_114"/></StgValue>
</operation>

<operation id="3904" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3565 %and_ln891_56 = and i1 %carry_115, i1 %Range1_all_ones_114

]]></Node>
<StgValue><ssdm name="and_ln891_56"/></StgValue>
</operation>

<operation id="3905" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3566 %xor_ln895_170 = xor i1 %deleted_zeros_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_170"/></StgValue>
</operation>

<operation id="3906" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3567 %or_ln895_113 = or i1 %p_Result_346, i1 %xor_ln895_170

]]></Node>
<StgValue><ssdm name="or_ln895_113"/></StgValue>
</operation>

<operation id="3907" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3568 %xor_ln895_171 = xor i1 %p_Result_344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_171"/></StgValue>
</operation>

<operation id="3908" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3569 %overflow_173 = and i1 %or_ln895_113, i1 %xor_ln895_171

]]></Node>
<StgValue><ssdm name="overflow_173"/></StgValue>
</operation>

<operation id="3909" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3570 %xor_ln896_115 = xor i1 %deleted_ones_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_115"/></StgValue>
</operation>

<operation id="3910" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3571 %or_ln896_56 = or i1 %xor_ln896_114, i1 %xor_ln896_115

]]></Node>
<StgValue><ssdm name="or_ln896_56"/></StgValue>
</operation>

<operation id="3911" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3572 %xor_ln896_183 = xor i1 %and_ln891_56, i1 %or_ln896_56

]]></Node>
<StgValue><ssdm name="xor_ln896_183"/></StgValue>
</operation>

<operation id="3912" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3573 %underflow_56 = and i1 %xor_ln896_183, i1 %p_Result_344

]]></Node>
<StgValue><ssdm name="underflow_56"/></StgValue>
</operation>

<operation id="3913" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3574 %or_ln346_56 = or i1 %overflow_173, i1 %underflow_56

]]></Node>
<StgValue><ssdm name="or_ln346_56"/></StgValue>
</operation>

<operation id="3914" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3596 %zext_ln1270_58 = zext i7 %delta_V_58

]]></Node>
<StgValue><ssdm name="zext_ln1270_58"/></StgValue>
</operation>

<operation id="3915" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3597 %r_V_305 = mul i14 %zext_ln1270_58, i14 %zext_ln1270_58

]]></Node>
<StgValue><ssdm name="r_V_305"/></StgValue>
</operation>

<operation id="3916" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3598 %select_ln346_172 = select i1 %overflow_173, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_172"/></StgValue>
</operation>

<operation id="3917" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3599 %select_ln346_173 = select i1 %or_ln346_56, i8 %select_ln346_172, i8 %p_Val2_347

]]></Node>
<StgValue><ssdm name="select_ln346_173"/></StgValue>
</operation>

<operation id="3918" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3603 %trunc_ln1347_57 = trunc i14 %r_V_305

]]></Node>
<StgValue><ssdm name="trunc_ln1347_57"/></StgValue>
</operation>

<operation id="3919" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3611 %tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_305, i32 4

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="3920" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3600 %lhs_V_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_173, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_116"/></StgValue>
</operation>

<operation id="3921" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3601 %sext_ln1347_114 = sext i13 %lhs_V_116

]]></Node>
<StgValue><ssdm name="sext_ln1347_114"/></StgValue>
</operation>

<operation id="3922" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3602 %zext_ln1347_57 = zext i14 %r_V_305

]]></Node>
<StgValue><ssdm name="zext_ln1347_57"/></StgValue>
</operation>

<operation id="3923" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3604 %sext_ln1347_115 = sext i13 %lhs_V_116

]]></Node>
<StgValue><ssdm name="sext_ln1347_115"/></StgValue>
</operation>

<operation id="3924" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3605 %ret_V_116 = add i16 %sext_ln1347_114, i16 %zext_ln1347_57

]]></Node>
<StgValue><ssdm name="ret_V_116"/></StgValue>
</operation>

<operation id="3925" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3606 %add_ln1347_115 = add i14 %sext_ln1347_115, i14 %r_V_305

]]></Node>
<StgValue><ssdm name="add_ln1347_115"/></StgValue>
</operation>

<operation id="3926" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3607 %add_ln1347_116 = add i13 %lhs_V_116, i13 %trunc_ln1347_57

]]></Node>
<StgValue><ssdm name="add_ln1347_116"/></StgValue>
</operation>

<operation id="3927" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3608 %p_Result_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_116, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_350"/></StgValue>
</operation>

<operation id="3928" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3609 %p_Val2_352 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_116, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_352"/></StgValue>
</operation>

<operation id="3929" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3610 %p_Result_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_116, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_351"/></StgValue>
</operation>

<operation id="3930" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3612 %zext_ln377_58 = zext i1 %tmp_650

]]></Node>
<StgValue><ssdm name="zext_ln377_58"/></StgValue>
</operation>

<operation id="3931" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3613 %p_Val2_353 = add i8 %zext_ln377_58, i8 %p_Val2_352

]]></Node>
<StgValue><ssdm name="p_Val2_353"/></StgValue>
</operation>

<operation id="3932" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3614 %p_Result_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_353, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_352"/></StgValue>
</operation>

<operation id="3933" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3615 %xor_ln896_116 = xor i1 %p_Result_352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_116"/></StgValue>
</operation>

<operation id="3934" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3616 %carry_117 = and i1 %p_Result_351, i1 %xor_ln896_116

]]></Node>
<StgValue><ssdm name="carry_117"/></StgValue>
</operation>

<operation id="3935" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3617 %tmp_129 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_116, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3936" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3618 %Range2_all_ones_57 = icmp_eq  i2 %tmp_129, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_57"/></StgValue>
</operation>

<operation id="3937" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3619 %tmp_130 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_116, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3938" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3620 %Range1_all_ones_116 = icmp_eq  i3 %tmp_130, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_116"/></StgValue>
</operation>

<operation id="3939" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3621 %Range1_all_zeros_57 = icmp_eq  i3 %tmp_130, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_57"/></StgValue>
</operation>

<operation id="3940" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3622 %deleted_zeros_57 = select i1 %carry_117, i1 %Range1_all_ones_116, i1 %Range1_all_zeros_57

]]></Node>
<StgValue><ssdm name="deleted_zeros_57"/></StgValue>
</operation>

<operation id="3941" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3623 %tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_115, i32 13

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="3942" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3624 %xor_ln890_57 = xor i1 %tmp_652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_57"/></StgValue>
</operation>

<operation id="3943" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3625 %and_ln890_57 = and i1 %Range2_all_ones_57, i1 %xor_ln890_57

]]></Node>
<StgValue><ssdm name="and_ln890_57"/></StgValue>
</operation>

<operation id="3944" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3626 %deleted_ones_116 = select i1 %carry_117, i1 %and_ln890_57, i1 %Range1_all_ones_116

]]></Node>
<StgValue><ssdm name="deleted_ones_116"/></StgValue>
</operation>

<operation id="3945" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3627 %and_ln891_57 = and i1 %carry_117, i1 %Range1_all_ones_116

]]></Node>
<StgValue><ssdm name="and_ln891_57"/></StgValue>
</operation>

<operation id="3946" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3628 %xor_ln895_173 = xor i1 %deleted_zeros_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_173"/></StgValue>
</operation>

<operation id="3947" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3629 %or_ln895_115 = or i1 %p_Result_352, i1 %xor_ln895_173

]]></Node>
<StgValue><ssdm name="or_ln895_115"/></StgValue>
</operation>

<operation id="3948" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3630 %xor_ln895_174 = xor i1 %p_Result_350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_174"/></StgValue>
</operation>

<operation id="3949" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3631 %overflow_176 = and i1 %or_ln895_115, i1 %xor_ln895_174

]]></Node>
<StgValue><ssdm name="overflow_176"/></StgValue>
</operation>

<operation id="3950" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3632 %xor_ln896_117 = xor i1 %deleted_ones_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_117"/></StgValue>
</operation>

<operation id="3951" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3633 %or_ln896_57 = or i1 %xor_ln896_116, i1 %xor_ln896_117

]]></Node>
<StgValue><ssdm name="or_ln896_57"/></StgValue>
</operation>

<operation id="3952" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3634 %xor_ln896_184 = xor i1 %and_ln891_57, i1 %or_ln896_57

]]></Node>
<StgValue><ssdm name="xor_ln896_184"/></StgValue>
</operation>

<operation id="3953" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3635 %underflow_57 = and i1 %xor_ln896_184, i1 %p_Result_350

]]></Node>
<StgValue><ssdm name="underflow_57"/></StgValue>
</operation>

<operation id="3954" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3636 %or_ln346_57 = or i1 %overflow_176, i1 %underflow_57

]]></Node>
<StgValue><ssdm name="or_ln346_57"/></StgValue>
</operation>

<operation id="3955" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3658 %zext_ln1270_59 = zext i7 %delta_V_59

]]></Node>
<StgValue><ssdm name="zext_ln1270_59"/></StgValue>
</operation>

<operation id="3956" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3659 %r_V_307 = mul i14 %zext_ln1270_59, i14 %zext_ln1270_59

]]></Node>
<StgValue><ssdm name="r_V_307"/></StgValue>
</operation>

<operation id="3957" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3660 %select_ln346_175 = select i1 %overflow_176, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_175"/></StgValue>
</operation>

<operation id="3958" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3661 %select_ln346_176 = select i1 %or_ln346_57, i8 %select_ln346_175, i8 %p_Val2_353

]]></Node>
<StgValue><ssdm name="select_ln346_176"/></StgValue>
</operation>

<operation id="3959" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3665 %trunc_ln1347_58 = trunc i14 %r_V_307

]]></Node>
<StgValue><ssdm name="trunc_ln1347_58"/></StgValue>
</operation>

<operation id="3960" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3673 %tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_307, i32 4

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="3961" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3662 %lhs_V_118 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_176, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_118"/></StgValue>
</operation>

<operation id="3962" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3663 %sext_ln1347_116 = sext i13 %lhs_V_118

]]></Node>
<StgValue><ssdm name="sext_ln1347_116"/></StgValue>
</operation>

<operation id="3963" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3664 %zext_ln1347_58 = zext i14 %r_V_307

]]></Node>
<StgValue><ssdm name="zext_ln1347_58"/></StgValue>
</operation>

<operation id="3964" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3666 %sext_ln1347_117 = sext i13 %lhs_V_118

]]></Node>
<StgValue><ssdm name="sext_ln1347_117"/></StgValue>
</operation>

<operation id="3965" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3667 %ret_V_118 = add i16 %sext_ln1347_116, i16 %zext_ln1347_58

]]></Node>
<StgValue><ssdm name="ret_V_118"/></StgValue>
</operation>

<operation id="3966" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3668 %add_ln1347_117 = add i14 %sext_ln1347_117, i14 %r_V_307

]]></Node>
<StgValue><ssdm name="add_ln1347_117"/></StgValue>
</operation>

<operation id="3967" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3669 %add_ln1347_118 = add i13 %lhs_V_118, i13 %trunc_ln1347_58

]]></Node>
<StgValue><ssdm name="add_ln1347_118"/></StgValue>
</operation>

<operation id="3968" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3670 %p_Result_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_118, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_356"/></StgValue>
</operation>

<operation id="3969" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3671 %p_Val2_358 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_118, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_358"/></StgValue>
</operation>

<operation id="3970" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3672 %p_Result_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_118, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_357"/></StgValue>
</operation>

<operation id="3971" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3674 %zext_ln377_59 = zext i1 %tmp_659

]]></Node>
<StgValue><ssdm name="zext_ln377_59"/></StgValue>
</operation>

<operation id="3972" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3675 %p_Val2_359 = add i8 %zext_ln377_59, i8 %p_Val2_358

]]></Node>
<StgValue><ssdm name="p_Val2_359"/></StgValue>
</operation>

<operation id="3973" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3676 %p_Result_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_359, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_358"/></StgValue>
</operation>

<operation id="3974" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3677 %xor_ln896_118 = xor i1 %p_Result_358, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_118"/></StgValue>
</operation>

<operation id="3975" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3678 %carry_119 = and i1 %p_Result_357, i1 %xor_ln896_118

]]></Node>
<StgValue><ssdm name="carry_119"/></StgValue>
</operation>

<operation id="3976" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3679 %tmp_131 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_118, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="3977" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3680 %Range2_all_ones_58 = icmp_eq  i2 %tmp_131, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_58"/></StgValue>
</operation>

<operation id="3978" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3681 %tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_118, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="3979" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3682 %Range1_all_ones_118 = icmp_eq  i3 %tmp_132, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_118"/></StgValue>
</operation>

<operation id="3980" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3683 %Range1_all_zeros_58 = icmp_eq  i3 %tmp_132, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_58"/></StgValue>
</operation>

<operation id="3981" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3684 %deleted_zeros_58 = select i1 %carry_119, i1 %Range1_all_ones_118, i1 %Range1_all_zeros_58

]]></Node>
<StgValue><ssdm name="deleted_zeros_58"/></StgValue>
</operation>

<operation id="3982" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3685 %tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_117, i32 13

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="3983" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3686 %xor_ln890_58 = xor i1 %tmp_661, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_58"/></StgValue>
</operation>

<operation id="3984" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3687 %and_ln890_58 = and i1 %Range2_all_ones_58, i1 %xor_ln890_58

]]></Node>
<StgValue><ssdm name="and_ln890_58"/></StgValue>
</operation>

<operation id="3985" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3688 %deleted_ones_118 = select i1 %carry_119, i1 %and_ln890_58, i1 %Range1_all_ones_118

]]></Node>
<StgValue><ssdm name="deleted_ones_118"/></StgValue>
</operation>

<operation id="3986" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3689 %and_ln891_58 = and i1 %carry_119, i1 %Range1_all_ones_118

]]></Node>
<StgValue><ssdm name="and_ln891_58"/></StgValue>
</operation>

<operation id="3987" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3690 %xor_ln895_176 = xor i1 %deleted_zeros_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_176"/></StgValue>
</operation>

<operation id="3988" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3691 %or_ln895_117 = or i1 %p_Result_358, i1 %xor_ln895_176

]]></Node>
<StgValue><ssdm name="or_ln895_117"/></StgValue>
</operation>

<operation id="3989" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3692 %xor_ln895_177 = xor i1 %p_Result_356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_177"/></StgValue>
</operation>

<operation id="3990" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3693 %overflow_179 = and i1 %or_ln895_117, i1 %xor_ln895_177

]]></Node>
<StgValue><ssdm name="overflow_179"/></StgValue>
</operation>

<operation id="3991" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3694 %xor_ln896_119 = xor i1 %deleted_ones_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_119"/></StgValue>
</operation>

<operation id="3992" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3695 %or_ln896_58 = or i1 %xor_ln896_118, i1 %xor_ln896_119

]]></Node>
<StgValue><ssdm name="or_ln896_58"/></StgValue>
</operation>

<operation id="3993" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3696 %xor_ln896_185 = xor i1 %and_ln891_58, i1 %or_ln896_58

]]></Node>
<StgValue><ssdm name="xor_ln896_185"/></StgValue>
</operation>

<operation id="3994" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3697 %underflow_58 = and i1 %xor_ln896_185, i1 %p_Result_356

]]></Node>
<StgValue><ssdm name="underflow_58"/></StgValue>
</operation>

<operation id="3995" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3698 %or_ln346_58 = or i1 %overflow_179, i1 %underflow_58

]]></Node>
<StgValue><ssdm name="or_ln346_58"/></StgValue>
</operation>

<operation id="3996" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3720 %zext_ln1270_60 = zext i7 %delta_V_60

]]></Node>
<StgValue><ssdm name="zext_ln1270_60"/></StgValue>
</operation>

<operation id="3997" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3721 %r_V_309 = mul i14 %zext_ln1270_60, i14 %zext_ln1270_60

]]></Node>
<StgValue><ssdm name="r_V_309"/></StgValue>
</operation>

<operation id="3998" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3722 %select_ln346_178 = select i1 %overflow_179, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_178"/></StgValue>
</operation>

<operation id="3999" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3723 %select_ln346_179 = select i1 %or_ln346_58, i8 %select_ln346_178, i8 %p_Val2_359

]]></Node>
<StgValue><ssdm name="select_ln346_179"/></StgValue>
</operation>

<operation id="4000" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3727 %trunc_ln1347_59 = trunc i14 %r_V_309

]]></Node>
<StgValue><ssdm name="trunc_ln1347_59"/></StgValue>
</operation>

<operation id="4001" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3735 %tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_309, i32 4

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="4002" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3724 %lhs_V_120 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_179, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_120"/></StgValue>
</operation>

<operation id="4003" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3725 %sext_ln1347_118 = sext i13 %lhs_V_120

]]></Node>
<StgValue><ssdm name="sext_ln1347_118"/></StgValue>
</operation>

<operation id="4004" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3726 %zext_ln1347_59 = zext i14 %r_V_309

]]></Node>
<StgValue><ssdm name="zext_ln1347_59"/></StgValue>
</operation>

<operation id="4005" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3728 %sext_ln1347_119 = sext i13 %lhs_V_120

]]></Node>
<StgValue><ssdm name="sext_ln1347_119"/></StgValue>
</operation>

<operation id="4006" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3729 %ret_V_120 = add i16 %sext_ln1347_118, i16 %zext_ln1347_59

]]></Node>
<StgValue><ssdm name="ret_V_120"/></StgValue>
</operation>

<operation id="4007" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3730 %add_ln1347_119 = add i14 %sext_ln1347_119, i14 %r_V_309

]]></Node>
<StgValue><ssdm name="add_ln1347_119"/></StgValue>
</operation>

<operation id="4008" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3731 %add_ln1347_120 = add i13 %lhs_V_120, i13 %trunc_ln1347_59

]]></Node>
<StgValue><ssdm name="add_ln1347_120"/></StgValue>
</operation>

<operation id="4009" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3732 %p_Result_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_120, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_362"/></StgValue>
</operation>

<operation id="4010" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3733 %p_Val2_364 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_120, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_364"/></StgValue>
</operation>

<operation id="4011" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3734 %p_Result_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_120, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_363"/></StgValue>
</operation>

<operation id="4012" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3736 %zext_ln377_60 = zext i1 %tmp_668

]]></Node>
<StgValue><ssdm name="zext_ln377_60"/></StgValue>
</operation>

<operation id="4013" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3737 %p_Val2_365 = add i8 %zext_ln377_60, i8 %p_Val2_364

]]></Node>
<StgValue><ssdm name="p_Val2_365"/></StgValue>
</operation>

<operation id="4014" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3738 %p_Result_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_365, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_364"/></StgValue>
</operation>

<operation id="4015" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3739 %xor_ln896_120 = xor i1 %p_Result_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_120"/></StgValue>
</operation>

<operation id="4016" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3740 %carry_121 = and i1 %p_Result_363, i1 %xor_ln896_120

]]></Node>
<StgValue><ssdm name="carry_121"/></StgValue>
</operation>

<operation id="4017" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3741 %tmp_133 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_120, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="4018" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3742 %Range2_all_ones_59 = icmp_eq  i2 %tmp_133, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_59"/></StgValue>
</operation>

<operation id="4019" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3743 %tmp_134 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_120, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="4020" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3744 %Range1_all_ones_120 = icmp_eq  i3 %tmp_134, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_120"/></StgValue>
</operation>

<operation id="4021" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3745 %Range1_all_zeros_59 = icmp_eq  i3 %tmp_134, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_59"/></StgValue>
</operation>

<operation id="4022" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3746 %deleted_zeros_59 = select i1 %carry_121, i1 %Range1_all_ones_120, i1 %Range1_all_zeros_59

]]></Node>
<StgValue><ssdm name="deleted_zeros_59"/></StgValue>
</operation>

<operation id="4023" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3747 %tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_119, i32 13

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="4024" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3748 %xor_ln890_59 = xor i1 %tmp_670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_59"/></StgValue>
</operation>

<operation id="4025" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3749 %and_ln890_59 = and i1 %Range2_all_ones_59, i1 %xor_ln890_59

]]></Node>
<StgValue><ssdm name="and_ln890_59"/></StgValue>
</operation>

<operation id="4026" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3750 %deleted_ones_120 = select i1 %carry_121, i1 %and_ln890_59, i1 %Range1_all_ones_120

]]></Node>
<StgValue><ssdm name="deleted_ones_120"/></StgValue>
</operation>

<operation id="4027" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3751 %and_ln891_59 = and i1 %carry_121, i1 %Range1_all_ones_120

]]></Node>
<StgValue><ssdm name="and_ln891_59"/></StgValue>
</operation>

<operation id="4028" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3752 %xor_ln895_179 = xor i1 %deleted_zeros_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_179"/></StgValue>
</operation>

<operation id="4029" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3753 %or_ln895_119 = or i1 %p_Result_364, i1 %xor_ln895_179

]]></Node>
<StgValue><ssdm name="or_ln895_119"/></StgValue>
</operation>

<operation id="4030" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3754 %xor_ln895_180 = xor i1 %p_Result_362, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_180"/></StgValue>
</operation>

<operation id="4031" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3755 %overflow_182 = and i1 %or_ln895_119, i1 %xor_ln895_180

]]></Node>
<StgValue><ssdm name="overflow_182"/></StgValue>
</operation>

<operation id="4032" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3756 %xor_ln896_121 = xor i1 %deleted_ones_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_121"/></StgValue>
</operation>

<operation id="4033" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3757 %or_ln896_59 = or i1 %xor_ln896_120, i1 %xor_ln896_121

]]></Node>
<StgValue><ssdm name="or_ln896_59"/></StgValue>
</operation>

<operation id="4034" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3758 %xor_ln896_186 = xor i1 %and_ln891_59, i1 %or_ln896_59

]]></Node>
<StgValue><ssdm name="xor_ln896_186"/></StgValue>
</operation>

<operation id="4035" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3759 %underflow_59 = and i1 %xor_ln896_186, i1 %p_Result_362

]]></Node>
<StgValue><ssdm name="underflow_59"/></StgValue>
</operation>

<operation id="4036" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3760 %or_ln346_59 = or i1 %overflow_182, i1 %underflow_59

]]></Node>
<StgValue><ssdm name="or_ln346_59"/></StgValue>
</operation>

<operation id="4037" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3782 %zext_ln1270_61 = zext i7 %delta_V_61

]]></Node>
<StgValue><ssdm name="zext_ln1270_61"/></StgValue>
</operation>

<operation id="4038" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3783 %r_V_311 = mul i14 %zext_ln1270_61, i14 %zext_ln1270_61

]]></Node>
<StgValue><ssdm name="r_V_311"/></StgValue>
</operation>

<operation id="4039" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3784 %select_ln346_181 = select i1 %overflow_182, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_181"/></StgValue>
</operation>

<operation id="4040" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3785 %select_ln346_182 = select i1 %or_ln346_59, i8 %select_ln346_181, i8 %p_Val2_365

]]></Node>
<StgValue><ssdm name="select_ln346_182"/></StgValue>
</operation>

<operation id="4041" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3789 %trunc_ln1347_60 = trunc i14 %r_V_311

]]></Node>
<StgValue><ssdm name="trunc_ln1347_60"/></StgValue>
</operation>

<operation id="4042" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3797 %tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_311, i32 4

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="4043" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3786 %lhs_V_122 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_182, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_122"/></StgValue>
</operation>

<operation id="4044" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3787 %sext_ln1347_120 = sext i13 %lhs_V_122

]]></Node>
<StgValue><ssdm name="sext_ln1347_120"/></StgValue>
</operation>

<operation id="4045" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3788 %zext_ln1347_60 = zext i14 %r_V_311

]]></Node>
<StgValue><ssdm name="zext_ln1347_60"/></StgValue>
</operation>

<operation id="4046" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3790 %sext_ln1347_121 = sext i13 %lhs_V_122

]]></Node>
<StgValue><ssdm name="sext_ln1347_121"/></StgValue>
</operation>

<operation id="4047" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3791 %ret_V_122 = add i16 %sext_ln1347_120, i16 %zext_ln1347_60

]]></Node>
<StgValue><ssdm name="ret_V_122"/></StgValue>
</operation>

<operation id="4048" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3792 %add_ln1347_121 = add i14 %sext_ln1347_121, i14 %r_V_311

]]></Node>
<StgValue><ssdm name="add_ln1347_121"/></StgValue>
</operation>

<operation id="4049" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3793 %add_ln1347_122 = add i13 %lhs_V_122, i13 %trunc_ln1347_60

]]></Node>
<StgValue><ssdm name="add_ln1347_122"/></StgValue>
</operation>

<operation id="4050" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3794 %p_Result_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_122, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_368"/></StgValue>
</operation>

<operation id="4051" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3795 %p_Val2_370 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_122, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_370"/></StgValue>
</operation>

<operation id="4052" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3796 %p_Result_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_122, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_369"/></StgValue>
</operation>

<operation id="4053" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3798 %zext_ln377_61 = zext i1 %tmp_677

]]></Node>
<StgValue><ssdm name="zext_ln377_61"/></StgValue>
</operation>

<operation id="4054" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3799 %p_Val2_371 = add i8 %zext_ln377_61, i8 %p_Val2_370

]]></Node>
<StgValue><ssdm name="p_Val2_371"/></StgValue>
</operation>

<operation id="4055" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3800 %p_Result_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_371, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_370"/></StgValue>
</operation>

<operation id="4056" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3801 %xor_ln896_122 = xor i1 %p_Result_370, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_122"/></StgValue>
</operation>

<operation id="4057" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3802 %carry_123 = and i1 %p_Result_369, i1 %xor_ln896_122

]]></Node>
<StgValue><ssdm name="carry_123"/></StgValue>
</operation>

<operation id="4058" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3803 %tmp_135 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_122, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="4059" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3804 %Range2_all_ones_60 = icmp_eq  i2 %tmp_135, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_60"/></StgValue>
</operation>

<operation id="4060" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3805 %tmp_136 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_122, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4061" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3806 %Range1_all_ones_122 = icmp_eq  i3 %tmp_136, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_122"/></StgValue>
</operation>

<operation id="4062" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3807 %Range1_all_zeros_60 = icmp_eq  i3 %tmp_136, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_60"/></StgValue>
</operation>

<operation id="4063" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3808 %deleted_zeros_60 = select i1 %carry_123, i1 %Range1_all_ones_122, i1 %Range1_all_zeros_60

]]></Node>
<StgValue><ssdm name="deleted_zeros_60"/></StgValue>
</operation>

<operation id="4064" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3809 %tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_121, i32 13

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="4065" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3810 %xor_ln890_60 = xor i1 %tmp_679, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_60"/></StgValue>
</operation>

<operation id="4066" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3811 %and_ln890_60 = and i1 %Range2_all_ones_60, i1 %xor_ln890_60

]]></Node>
<StgValue><ssdm name="and_ln890_60"/></StgValue>
</operation>

<operation id="4067" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3812 %deleted_ones_122 = select i1 %carry_123, i1 %and_ln890_60, i1 %Range1_all_ones_122

]]></Node>
<StgValue><ssdm name="deleted_ones_122"/></StgValue>
</operation>

<operation id="4068" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3813 %and_ln891_60 = and i1 %carry_123, i1 %Range1_all_ones_122

]]></Node>
<StgValue><ssdm name="and_ln891_60"/></StgValue>
</operation>

<operation id="4069" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3814 %xor_ln895_182 = xor i1 %deleted_zeros_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_182"/></StgValue>
</operation>

<operation id="4070" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3815 %or_ln895_121 = or i1 %p_Result_370, i1 %xor_ln895_182

]]></Node>
<StgValue><ssdm name="or_ln895_121"/></StgValue>
</operation>

<operation id="4071" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3816 %xor_ln895_183 = xor i1 %p_Result_368, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_183"/></StgValue>
</operation>

<operation id="4072" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3817 %overflow_185 = and i1 %or_ln895_121, i1 %xor_ln895_183

]]></Node>
<StgValue><ssdm name="overflow_185"/></StgValue>
</operation>

<operation id="4073" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3818 %xor_ln896_123 = xor i1 %deleted_ones_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_123"/></StgValue>
</operation>

<operation id="4074" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3819 %or_ln896_60 = or i1 %xor_ln896_122, i1 %xor_ln896_123

]]></Node>
<StgValue><ssdm name="or_ln896_60"/></StgValue>
</operation>

<operation id="4075" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3820 %xor_ln896_187 = xor i1 %and_ln891_60, i1 %or_ln896_60

]]></Node>
<StgValue><ssdm name="xor_ln896_187"/></StgValue>
</operation>

<operation id="4076" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3821 %underflow_60 = and i1 %xor_ln896_187, i1 %p_Result_368

]]></Node>
<StgValue><ssdm name="underflow_60"/></StgValue>
</operation>

<operation id="4077" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3822 %or_ln346_60 = or i1 %overflow_185, i1 %underflow_60

]]></Node>
<StgValue><ssdm name="or_ln346_60"/></StgValue>
</operation>

<operation id="4078" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3844 %zext_ln1270_62 = zext i7 %delta_V_62

]]></Node>
<StgValue><ssdm name="zext_ln1270_62"/></StgValue>
</operation>

<operation id="4079" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3845 %r_V_313 = mul i14 %zext_ln1270_62, i14 %zext_ln1270_62

]]></Node>
<StgValue><ssdm name="r_V_313"/></StgValue>
</operation>

<operation id="4080" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3846 %select_ln346_184 = select i1 %overflow_185, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_184"/></StgValue>
</operation>

<operation id="4081" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3847 %select_ln346_185 = select i1 %or_ln346_60, i8 %select_ln346_184, i8 %p_Val2_371

]]></Node>
<StgValue><ssdm name="select_ln346_185"/></StgValue>
</operation>

<operation id="4082" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3851 %trunc_ln1347_61 = trunc i14 %r_V_313

]]></Node>
<StgValue><ssdm name="trunc_ln1347_61"/></StgValue>
</operation>

<operation id="4083" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3859 %tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_313, i32 4

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="4084" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3848 %lhs_V_124 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_185, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_124"/></StgValue>
</operation>

<operation id="4085" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3849 %sext_ln1347_122 = sext i13 %lhs_V_124

]]></Node>
<StgValue><ssdm name="sext_ln1347_122"/></StgValue>
</operation>

<operation id="4086" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3850 %zext_ln1347_61 = zext i14 %r_V_313

]]></Node>
<StgValue><ssdm name="zext_ln1347_61"/></StgValue>
</operation>

<operation id="4087" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3852 %sext_ln1347_123 = sext i13 %lhs_V_124

]]></Node>
<StgValue><ssdm name="sext_ln1347_123"/></StgValue>
</operation>

<operation id="4088" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3853 %ret_V_124 = add i16 %sext_ln1347_122, i16 %zext_ln1347_61

]]></Node>
<StgValue><ssdm name="ret_V_124"/></StgValue>
</operation>

<operation id="4089" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3854 %add_ln1347_123 = add i14 %sext_ln1347_123, i14 %r_V_313

]]></Node>
<StgValue><ssdm name="add_ln1347_123"/></StgValue>
</operation>

<operation id="4090" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3855 %add_ln1347_124 = add i13 %lhs_V_124, i13 %trunc_ln1347_61

]]></Node>
<StgValue><ssdm name="add_ln1347_124"/></StgValue>
</operation>

<operation id="4091" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3856 %p_Result_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_124, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_374"/></StgValue>
</operation>

<operation id="4092" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3857 %p_Val2_376 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_124, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_376"/></StgValue>
</operation>

<operation id="4093" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3858 %p_Result_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_124, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_375"/></StgValue>
</operation>

<operation id="4094" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3860 %zext_ln377_62 = zext i1 %tmp_686

]]></Node>
<StgValue><ssdm name="zext_ln377_62"/></StgValue>
</operation>

<operation id="4095" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3861 %p_Val2_377 = add i8 %zext_ln377_62, i8 %p_Val2_376

]]></Node>
<StgValue><ssdm name="p_Val2_377"/></StgValue>
</operation>

<operation id="4096" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3862 %p_Result_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_377, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_376"/></StgValue>
</operation>

<operation id="4097" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3863 %xor_ln896_124 = xor i1 %p_Result_376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_124"/></StgValue>
</operation>

<operation id="4098" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3864 %carry_125 = and i1 %p_Result_375, i1 %xor_ln896_124

]]></Node>
<StgValue><ssdm name="carry_125"/></StgValue>
</operation>

<operation id="4099" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3865 %tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_124, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="4100" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3866 %Range2_all_ones_61 = icmp_eq  i2 %tmp_138, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_61"/></StgValue>
</operation>

<operation id="4101" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3867 %tmp_139 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_124, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4102" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3868 %Range1_all_ones_124 = icmp_eq  i3 %tmp_139, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_124"/></StgValue>
</operation>

<operation id="4103" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3869 %Range1_all_zeros_61 = icmp_eq  i3 %tmp_139, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_61"/></StgValue>
</operation>

<operation id="4104" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3870 %deleted_zeros_61 = select i1 %carry_125, i1 %Range1_all_ones_124, i1 %Range1_all_zeros_61

]]></Node>
<StgValue><ssdm name="deleted_zeros_61"/></StgValue>
</operation>

<operation id="4105" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3871 %tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_123, i32 13

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="4106" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3872 %xor_ln890_61 = xor i1 %tmp_688, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_61"/></StgValue>
</operation>

<operation id="4107" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3873 %and_ln890_61 = and i1 %Range2_all_ones_61, i1 %xor_ln890_61

]]></Node>
<StgValue><ssdm name="and_ln890_61"/></StgValue>
</operation>

<operation id="4108" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3874 %deleted_ones_124 = select i1 %carry_125, i1 %and_ln890_61, i1 %Range1_all_ones_124

]]></Node>
<StgValue><ssdm name="deleted_ones_124"/></StgValue>
</operation>

<operation id="4109" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3875 %and_ln891_61 = and i1 %carry_125, i1 %Range1_all_ones_124

]]></Node>
<StgValue><ssdm name="and_ln891_61"/></StgValue>
</operation>

<operation id="4110" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3876 %xor_ln895_185 = xor i1 %deleted_zeros_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_185"/></StgValue>
</operation>

<operation id="4111" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3877 %or_ln895_123 = or i1 %p_Result_376, i1 %xor_ln895_185

]]></Node>
<StgValue><ssdm name="or_ln895_123"/></StgValue>
</operation>

<operation id="4112" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3878 %xor_ln895_186 = xor i1 %p_Result_374, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_186"/></StgValue>
</operation>

<operation id="4113" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3879 %overflow_188 = and i1 %or_ln895_123, i1 %xor_ln895_186

]]></Node>
<StgValue><ssdm name="overflow_188"/></StgValue>
</operation>

<operation id="4114" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3880 %xor_ln896_125 = xor i1 %deleted_ones_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_125"/></StgValue>
</operation>

<operation id="4115" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3881 %or_ln896_61 = or i1 %xor_ln896_124, i1 %xor_ln896_125

]]></Node>
<StgValue><ssdm name="or_ln896_61"/></StgValue>
</operation>

<operation id="4116" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3882 %xor_ln896_188 = xor i1 %and_ln891_61, i1 %or_ln896_61

]]></Node>
<StgValue><ssdm name="xor_ln896_188"/></StgValue>
</operation>

<operation id="4117" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3883 %underflow_61 = and i1 %xor_ln896_188, i1 %p_Result_374

]]></Node>
<StgValue><ssdm name="underflow_61"/></StgValue>
</operation>

<operation id="4118" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3884 %or_ln346_61 = or i1 %overflow_188, i1 %underflow_61

]]></Node>
<StgValue><ssdm name="or_ln346_61"/></StgValue>
</operation>

<operation id="4119" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="14" op_0_bw="7">
<![CDATA[
for.inc81:3906 %zext_ln1270_63 = zext i7 %delta_V_63

]]></Node>
<StgValue><ssdm name="zext_ln1270_63"/></StgValue>
</operation>

<operation id="4120" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3907 %r_V_315 = mul i14 %zext_ln1270_63, i14 %zext_ln1270_63

]]></Node>
<StgValue><ssdm name="r_V_315"/></StgValue>
</operation>

<operation id="4121" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3908 %select_ln346_187 = select i1 %overflow_188, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_187"/></StgValue>
</operation>

<operation id="4122" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3909 %select_ln346_188 = select i1 %or_ln346_61, i8 %select_ln346_187, i8 %p_Val2_377

]]></Node>
<StgValue><ssdm name="select_ln346_188"/></StgValue>
</operation>

<operation id="4123" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="13" op_0_bw="14">
<![CDATA[
for.inc81:3913 %trunc_ln1347_62 = trunc i14 %r_V_315

]]></Node>
<StgValue><ssdm name="trunc_ln1347_62"/></StgValue>
</operation>

<operation id="4124" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3921 %tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_315, i32 4

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="4125" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc81:3910 %lhs_V_126 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln346_188, i5 0

]]></Node>
<StgValue><ssdm name="lhs_V_126"/></StgValue>
</operation>

<operation id="4126" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="16" op_0_bw="13">
<![CDATA[
for.inc81:3911 %sext_ln1347_124 = sext i13 %lhs_V_126

]]></Node>
<StgValue><ssdm name="sext_ln1347_124"/></StgValue>
</operation>

<operation id="4127" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="16" op_0_bw="14">
<![CDATA[
for.inc81:3912 %zext_ln1347_62 = zext i14 %r_V_315

]]></Node>
<StgValue><ssdm name="zext_ln1347_62"/></StgValue>
</operation>

<operation id="4128" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="14" op_0_bw="13">
<![CDATA[
for.inc81:3914 %sext_ln1347_125 = sext i13 %lhs_V_126

]]></Node>
<StgValue><ssdm name="sext_ln1347_125"/></StgValue>
</operation>

<operation id="4129" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:3915 %ret_V_126 = add i16 %sext_ln1347_124, i16 %zext_ln1347_62

]]></Node>
<StgValue><ssdm name="ret_V_126"/></StgValue>
</operation>

<operation id="4130" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc81:3916 %add_ln1347_125 = add i14 %sext_ln1347_125, i14 %r_V_315

]]></Node>
<StgValue><ssdm name="add_ln1347_125"/></StgValue>
</operation>

<operation id="4131" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc81:3917 %add_ln1347_126 = add i13 %lhs_V_126, i13 %trunc_ln1347_62

]]></Node>
<StgValue><ssdm name="add_ln1347_126"/></StgValue>
</operation>

<operation id="4132" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc81:3918 %p_Result_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_126, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_380"/></StgValue>
</operation>

<operation id="4133" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3919 %p_Val2_382 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln1347_126, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="p_Val2_382"/></StgValue>
</operation>

<operation id="4134" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc81:3920 %p_Result_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln1347_126, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_381"/></StgValue>
</operation>

<operation id="4135" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="8" op_0_bw="1">
<![CDATA[
for.inc81:3922 %zext_ln377_63 = zext i1 %tmp_695

]]></Node>
<StgValue><ssdm name="zext_ln377_63"/></StgValue>
</operation>

<operation id="4136" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:3923 %p_Val2_383 = add i8 %zext_ln377_63, i8 %p_Val2_382

]]></Node>
<StgValue><ssdm name="p_Val2_383"/></StgValue>
</operation>

<operation id="4137" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc81:3924 %p_Result_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_Val2_383, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_382"/></StgValue>
</operation>

<operation id="4138" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3925 %xor_ln896_126 = xor i1 %p_Result_382, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_126"/></StgValue>
</operation>

<operation id="4139" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3926 %carry_127 = and i1 %p_Result_381, i1 %xor_ln896_126

]]></Node>
<StgValue><ssdm name="carry_127"/></StgValue>
</operation>

<operation id="4140" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3927 %tmp_140 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %ret_V_126, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="4141" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc81:3928 %Range2_all_ones_62 = icmp_eq  i2 %tmp_140, i2 3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_62"/></StgValue>
</operation>

<operation id="4142" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81:3929 %tmp_141 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %ret_V_126, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="4143" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3930 %Range1_all_ones_126 = icmp_eq  i3 %tmp_141, i3 7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_126"/></StgValue>
</operation>

<operation id="4144" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc81:3931 %Range1_all_zeros_62 = icmp_eq  i3 %tmp_141, i3 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_62"/></StgValue>
</operation>

<operation id="4145" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3932 %deleted_zeros_62 = select i1 %carry_127, i1 %Range1_all_ones_126, i1 %Range1_all_zeros_62

]]></Node>
<StgValue><ssdm name="deleted_zeros_62"/></StgValue>
</operation>

<operation id="4146" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.inc81:3933 %tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln1347_125, i32 13

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="4147" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3934 %xor_ln890_62 = xor i1 %tmp_697, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_62"/></StgValue>
</operation>

<operation id="4148" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3935 %and_ln890_62 = and i1 %Range2_all_ones_62, i1 %xor_ln890_62

]]></Node>
<StgValue><ssdm name="and_ln890_62"/></StgValue>
</operation>

<operation id="4149" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc81:3936 %deleted_ones_126 = select i1 %carry_127, i1 %and_ln890_62, i1 %Range1_all_ones_126

]]></Node>
<StgValue><ssdm name="deleted_ones_126"/></StgValue>
</operation>

<operation id="4150" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3937 %and_ln891_62 = and i1 %carry_127, i1 %Range1_all_ones_126

]]></Node>
<StgValue><ssdm name="and_ln891_62"/></StgValue>
</operation>

<operation id="4151" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3938 %xor_ln895_188 = xor i1 %deleted_zeros_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_188"/></StgValue>
</operation>

<operation id="4152" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3939 %or_ln895_125 = or i1 %p_Result_382, i1 %xor_ln895_188

]]></Node>
<StgValue><ssdm name="or_ln895_125"/></StgValue>
</operation>

<operation id="4153" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3940 %xor_ln895_189 = xor i1 %p_Result_380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_189"/></StgValue>
</operation>

<operation id="4154" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3941 %overflow_191 = and i1 %or_ln895_125, i1 %xor_ln895_189

]]></Node>
<StgValue><ssdm name="overflow_191"/></StgValue>
</operation>

<operation id="4155" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3942 %xor_ln896_127 = xor i1 %deleted_ones_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_127"/></StgValue>
</operation>

<operation id="4156" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3943 %or_ln896_62 = or i1 %xor_ln896_126, i1 %xor_ln896_127

]]></Node>
<StgValue><ssdm name="or_ln896_62"/></StgValue>
</operation>

<operation id="4157" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3944 %xor_ln896_189 = xor i1 %and_ln891_62, i1 %or_ln896_62

]]></Node>
<StgValue><ssdm name="xor_ln896_189"/></StgValue>
</operation>

<operation id="4158" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3945 %underflow_62 = and i1 %xor_ln896_189, i1 %p_Result_380

]]></Node>
<StgValue><ssdm name="underflow_62"/></StgValue>
</operation>

<operation id="4159" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3946 %select_ln346_189 = select i1 %overflow_191, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln346_189"/></StgValue>
</operation>

<operation id="4160" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc81:3947 %or_ln346_62 = or i1 %overflow_191, i1 %underflow_62

]]></Node>
<StgValue><ssdm name="or_ln346_62"/></StgValue>
</operation>

<operation id="4161" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc81:3948 %p_Val2_s = select i1 %or_ln346_62, i8 %select_ln346_189, i8 %p_Val2_383

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="4171" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="0">
<![CDATA[
for.end83.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="4162" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc81:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @COMPUTE_DATA_VITIS_LOOP_102_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4163" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc81:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139812, i64 139812, i64 139812

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4164" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc81:5 %specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln103"/></StgValue>
</operation>

<operation id="4165" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc81:6 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="4166" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc81:3950 %p_0 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="4167" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
V.i.i266.case.0:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %compute_to_sort_stream_0, i9 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="4168" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="0" op_0_bw="0">
<![CDATA[
V.i.i266.case.0:1 %br_ln151 = br void %V.i.i266.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="4169" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
V.i.i266.case.1:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %compute_to_sort_stream_1, i9 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="4170" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="0" op_0_bw="0">
<![CDATA[
V.i.i266.case.1:1 %br_ln151 = br void %V.i.i266.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
