<stg><name>clefia_Pipeline_ClefiaGfn8_label458</name>


<trans_list>

<trans id="724" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx21_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx21_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r_assign_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 9, i4 %r_assign_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %idx21_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i.i39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.body.i.i39:0 %idx21_i_load = load i8 %idx21_i

]]></Node>
<StgValue><ssdm name="idx21_i_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:32 %fin_2_addr_30 = getelementptr i8 %fin_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fin_2_addr_30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:33 %fin_2_addr_31 = getelementptr i8 %fin_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fin_2_addr_31"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:34 %idx21_i_cast = zext i8 %idx21_i_load

]]></Node>
<StgValue><ssdm name="idx21_i_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:38 %con256_addr = getelementptr i8 %con256, i64 0, i64 %idx21_i_cast

]]></Node>
<StgValue><ssdm name="con256_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:39 %fin_2_load = load i5 %fin_2_addr_31

]]></Node>
<StgValue><ssdm name="fin_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:40 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:45 %fin_2_load_1 = load i5 %fin_2_addr_30

]]></Node>
<StgValue><ssdm name="fin_2_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:30 %fin_2_addr_28 = getelementptr i8 %fin_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fin_2_addr_28"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:31 %fin_2_addr_29 = getelementptr i8 %fin_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fin_2_addr_29"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:39 %fin_2_load = load i5 %fin_2_addr_31

]]></Node>
<StgValue><ssdm name="fin_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:40 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:42 %or_ln121_6 = or i8 %idx21_i_load, i8 1

]]></Node>
<StgValue><ssdm name="or_ln121_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:43 %zext_ln121_38 = zext i8 %or_ln121_6

]]></Node>
<StgValue><ssdm name="zext_ln121_38"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:44 %con256_addr_1 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_38

]]></Node>
<StgValue><ssdm name="con256_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:45 %fin_2_load_1 = load i5 %fin_2_addr_30

]]></Node>
<StgValue><ssdm name="fin_2_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:46 %con256_load_1 = load i9 %con256_addr_1

]]></Node>
<StgValue><ssdm name="con256_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:51 %fin_2_load_2 = load i5 %fin_2_addr_29

]]></Node>
<StgValue><ssdm name="fin_2_load_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:57 %fin_2_load_3 = load i5 %fin_2_addr_28

]]></Node>
<StgValue><ssdm name="fin_2_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:24 %fin_2_addr_22 = getelementptr i8 %fin_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fin_2_addr_22"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:25 %fin_2_addr_23 = getelementptr i8 %fin_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fin_2_addr_23"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:41 %xor_ln124_16 = xor i8 %con256_load, i8 %fin_2_load

]]></Node>
<StgValue><ssdm name="xor_ln124_16"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:46 %con256_load_1 = load i9 %con256_addr_1

]]></Node>
<StgValue><ssdm name="con256_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:48 %or_ln121_7 = or i8 %idx21_i_load, i8 2

]]></Node>
<StgValue><ssdm name="or_ln121_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:49 %zext_ln121_39 = zext i8 %or_ln121_7

]]></Node>
<StgValue><ssdm name="zext_ln121_39"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:50 %con256_addr_2 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_39

]]></Node>
<StgValue><ssdm name="con256_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:51 %fin_2_load_2 = load i5 %fin_2_addr_29

]]></Node>
<StgValue><ssdm name="fin_2_load_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:52 %con256_load_2 = load i9 %con256_addr_2

]]></Node>
<StgValue><ssdm name="con256_load_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:57 %fin_2_load_3 = load i5 %fin_2_addr_28

]]></Node>
<StgValue><ssdm name="fin_2_load_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:60 %zext_ln150 = zext i8 %xor_ln124_16

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:61 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:62 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:147 %fin_2_load_8 = load i5 %fin_2_addr_23

]]></Node>
<StgValue><ssdm name="fin_2_load_8"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:153 %fin_2_load_9 = load i5 %fin_2_addr_22

]]></Node>
<StgValue><ssdm name="fin_2_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:22 %fin_2_addr_20 = getelementptr i8 %fin_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fin_2_addr_20"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:23 %fin_2_addr_21 = getelementptr i8 %fin_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fin_2_addr_21"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:47 %xor_ln124_17 = xor i8 %con256_load_1, i8 %fin_2_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_17"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:52 %con256_load_2 = load i9 %con256_addr_2

]]></Node>
<StgValue><ssdm name="con256_load_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:54 %or_ln121_8 = or i8 %idx21_i_load, i8 3

]]></Node>
<StgValue><ssdm name="or_ln121_8"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:55 %zext_ln121_41 = zext i8 %or_ln121_8

]]></Node>
<StgValue><ssdm name="zext_ln121_41"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:56 %con256_addr_3 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_41

]]></Node>
<StgValue><ssdm name="con256_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:58 %con256_load_3 = load i9 %con256_addr_3

]]></Node>
<StgValue><ssdm name="con256_load_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:62 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:63 %zext_ln151 = zext i8 %xor_ln124_17

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:64 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:65 %z_1 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:102 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:103 %xor_ln132_5 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_5"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:104 %select_ln131_5 = select i1 %tmp_75, i8 %xor_ln132_5, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:105 %trunc_ln134_5 = trunc i8 %select_ln131_5

]]></Node>
<StgValue><ssdm name="trunc_ln134_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:106 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:107 %x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:108 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:109 %xor_ln132_6 = xor i8 %x_assign_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_6"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:110 %select_ln131_6 = select i1 %tmp_77, i8 %xor_ln132_6, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="select_ln131_6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:111 %trunc_ln134_6 = trunc i8 %select_ln131_6

]]></Node>
<StgValue><ssdm name="trunc_ln134_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:112 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:147 %fin_2_load_8 = load i5 %fin_2_addr_23

]]></Node>
<StgValue><ssdm name="fin_2_load_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:153 %fin_2_load_9 = load i5 %fin_2_addr_22

]]></Node>
<StgValue><ssdm name="fin_2_load_9"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:159 %fin_2_load_10 = load i5 %fin_2_addr_21

]]></Node>
<StgValue><ssdm name="fin_2_load_10"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:165 %fin_2_load_11 = load i5 %fin_2_addr_20

]]></Node>
<StgValue><ssdm name="fin_2_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:16 %fin_2_addr_14 = getelementptr i8 %fin_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="fin_2_addr_14"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:17 %fin_2_addr_15 = getelementptr i8 %fin_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="fin_2_addr_15"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:53 %xor_ln124_19 = xor i8 %con256_load_2, i8 %fin_2_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_19"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:58 %con256_load_3 = load i9 %con256_addr_3

]]></Node>
<StgValue><ssdm name="con256_load_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:65 %z_1 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:66 %zext_ln152 = zext i8 %xor_ln124_19

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:67 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:68 %z_2 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:72 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:73 %xor_ln132 = xor i8 %z_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:74 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:75 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:76 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:77 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:114 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:115 %xor_ln132_7 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:116 %select_ln131_7 = select i1 %tmp_79, i8 %xor_ln132_7, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:117 %trunc_ln134_7 = trunc i8 %select_ln131_7

]]></Node>
<StgValue><ssdm name="trunc_ln134_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:118 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:144 %or_ln212 = or i8 %idx21_i_load, i8 4

]]></Node>
<StgValue><ssdm name="or_ln212"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:145 %zext_ln121_42 = zext i8 %or_ln212

]]></Node>
<StgValue><ssdm name="zext_ln121_42"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:146 %con256_addr_4 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_42

]]></Node>
<StgValue><ssdm name="con256_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:148 %con256_load_4 = load i9 %con256_addr_4

]]></Node>
<StgValue><ssdm name="con256_load_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:159 %fin_2_load_10 = load i5 %fin_2_addr_21

]]></Node>
<StgValue><ssdm name="fin_2_load_10"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:165 %fin_2_load_11 = load i5 %fin_2_addr_20

]]></Node>
<StgValue><ssdm name="fin_2_load_11"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:278 %fin_2_load_16 = load i5 %fin_2_addr_15

]]></Node>
<StgValue><ssdm name="fin_2_load_16"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:284 %fin_2_load_17 = load i5 %fin_2_addr_14

]]></Node>
<StgValue><ssdm name="fin_2_load_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:14 %fin_2_addr_12 = getelementptr i8 %fin_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="fin_2_addr_12"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:15 %fin_2_addr_13 = getelementptr i8 %fin_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="fin_2_addr_13"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:59 %xor_ln124_20 = xor i8 %con256_load_3, i8 %fin_2_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_20"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:68 %z_2 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:69 %zext_ln153 = zext i8 %xor_ln124_20

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:70 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:71 %z_3 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:78 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:79 %xor_ln132_1 = xor i8 %z_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:80 %select_ln131_1 = select i1 %tmp_67, i8 %xor_ln132_1, i8 %z_2

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:81 %trunc_ln134_1 = trunc i8 %select_ln131_1

]]></Node>
<StgValue><ssdm name="trunc_ln134_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:82 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:83 %x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:84 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:85 %xor_ln132_2 = xor i8 %x_assign_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:86 %select_ln131_2 = select i1 %tmp_69, i8 %xor_ln132_2, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="select_ln131_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:87 %trunc_ln134_2 = trunc i8 %select_ln131_2

]]></Node>
<StgValue><ssdm name="trunc_ln134_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:88 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:148 %con256_load_4 = load i9 %con256_addr_4

]]></Node>
<StgValue><ssdm name="con256_load_4"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:150 %or_ln121_9 = or i8 %idx21_i_load, i8 5

]]></Node>
<StgValue><ssdm name="or_ln121_9"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:151 %zext_ln121_43 = zext i8 %or_ln121_9

]]></Node>
<StgValue><ssdm name="zext_ln121_43"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:152 %con256_addr_5 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_43

]]></Node>
<StgValue><ssdm name="con256_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:154 %con256_load_5 = load i9 %con256_addr_5

]]></Node>
<StgValue><ssdm name="con256_load_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:278 %fin_2_load_16 = load i5 %fin_2_addr_15

]]></Node>
<StgValue><ssdm name="fin_2_load_16"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:284 %fin_2_load_17 = load i5 %fin_2_addr_14

]]></Node>
<StgValue><ssdm name="fin_2_load_17"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:290 %fin_2_load_18 = load i5 %fin_2_addr_13

]]></Node>
<StgValue><ssdm name="fin_2_load_18"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:296 %fin_2_load_19 = load i5 %fin_2_addr_12

]]></Node>
<StgValue><ssdm name="fin_2_load_19"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:8 %fin_2_addr_6 = getelementptr i8 %fin_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="fin_2_addr_6"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:9 %fin_2_addr_7 = getelementptr i8 %fin_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="fin_2_addr_7"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:71 %z_3 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:90 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:91 %xor_ln132_3 = xor i8 %z_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_3"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:92 %select_ln131_3 = select i1 %tmp_71, i8 %xor_ln132_3, i8 %z_3

]]></Node>
<StgValue><ssdm name="select_ln131_3"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:93 %trunc_ln134_3 = trunc i8 %select_ln131_3

]]></Node>
<StgValue><ssdm name="trunc_ln134_3"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:94 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:95 %x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:96 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:97 %xor_ln132_4 = xor i8 %x_assign_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_4"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:98 %select_ln131_4 = select i1 %tmp_73, i8 %xor_ln132_4, i8 %x_assign_2

]]></Node>
<StgValue><ssdm name="select_ln131_4"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:99 %trunc_ln134_4 = trunc i8 %select_ln131_4

]]></Node>
<StgValue><ssdm name="trunc_ln134_4"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:100 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:149 %xor_ln124_35 = xor i8 %con256_load_4, i8 %fin_2_load_8

]]></Node>
<StgValue><ssdm name="xor_ln124_35"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:154 %con256_load_5 = load i9 %con256_addr_5

]]></Node>
<StgValue><ssdm name="con256_load_5"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:156 %or_ln121_10 = or i8 %idx21_i_load, i8 6

]]></Node>
<StgValue><ssdm name="or_ln121_10"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:157 %zext_ln121_44 = zext i8 %or_ln121_10

]]></Node>
<StgValue><ssdm name="zext_ln121_44"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:158 %con256_addr_6 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_44

]]></Node>
<StgValue><ssdm name="con256_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:160 %con256_load_6 = load i9 %con256_addr_6

]]></Node>
<StgValue><ssdm name="con256_load_6"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:168 %zext_ln173 = zext i8 %xor_ln124_35

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:169 %clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_2"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:170 %z_4 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:290 %fin_2_load_18 = load i5 %fin_2_addr_13

]]></Node>
<StgValue><ssdm name="fin_2_load_18"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:296 %fin_2_load_19 = load i5 %fin_2_addr_12

]]></Node>
<StgValue><ssdm name="fin_2_load_19"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:386 %fin_2_load_24 = load i5 %fin_2_addr_7

]]></Node>
<StgValue><ssdm name="fin_2_load_24"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:392 %fin_2_load_25 = load i5 %fin_2_addr_6

]]></Node>
<StgValue><ssdm name="fin_2_load_25"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:6 %fin_2_addr_4 = getelementptr i8 %fin_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="fin_2_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:7 %fin_2_addr_5 = getelementptr i8 %fin_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="fin_2_addr_5"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:155 %xor_ln124_36 = xor i8 %con256_load_5, i8 %fin_2_load_9

]]></Node>
<StgValue><ssdm name="xor_ln124_36"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:160 %con256_load_6 = load i9 %con256_addr_6

]]></Node>
<StgValue><ssdm name="con256_load_6"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:162 %or_ln121_11 = or i8 %idx21_i_load, i8 7

]]></Node>
<StgValue><ssdm name="or_ln121_11"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:163 %zext_ln121_45 = zext i8 %or_ln121_11

]]></Node>
<StgValue><ssdm name="zext_ln121_45"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:164 %con256_addr_7 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_45

]]></Node>
<StgValue><ssdm name="con256_addr_7"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:166 %con256_load_7 = load i9 %con256_addr_7

]]></Node>
<StgValue><ssdm name="con256_load_7"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:170 %z_4 = load i8 %clefia_s1_addr_2

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:171 %zext_ln174 = zext i8 %xor_ln124_36

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:172 %clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:173 %z_5 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:222 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:223 %xor_ln132_15 = xor i8 %z_4, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_15"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:224 %select_ln131_15 = select i1 %tmp_95, i8 %xor_ln132_15, i8 %z_4

]]></Node>
<StgValue><ssdm name="select_ln131_15"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:225 %trunc_ln134_15 = trunc i8 %select_ln131_15

]]></Node>
<StgValue><ssdm name="trunc_ln134_15"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:226 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:227 %x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_15, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:228 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 6

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:229 %xor_ln132_16 = xor i8 %x_assign_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_16"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:230 %select_ln131_16 = select i1 %tmp_97, i8 %xor_ln132_16, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="select_ln131_16"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:231 %trunc_ln134_16 = trunc i8 %select_ln131_16

]]></Node>
<StgValue><ssdm name="trunc_ln134_16"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:232 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:233 %x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_16, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:234 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 6

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:235 %xor_ln132_17 = xor i8 %x_assign_10, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_17"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:236 %select_ln131_17 = select i1 %tmp_99, i8 %xor_ln132_17, i8 %x_assign_10

]]></Node>
<StgValue><ssdm name="select_ln131_17"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:237 %trunc_ln134_17 = trunc i8 %select_ln131_17

]]></Node>
<StgValue><ssdm name="trunc_ln134_17"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:238 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_17, i32 7

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:386 %fin_2_load_24 = load i5 %fin_2_addr_7

]]></Node>
<StgValue><ssdm name="fin_2_load_24"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:392 %fin_2_load_25 = load i5 %fin_2_addr_6

]]></Node>
<StgValue><ssdm name="fin_2_load_25"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:398 %fin_2_load_26 = load i5 %fin_2_addr_5

]]></Node>
<StgValue><ssdm name="fin_2_load_26"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:404 %fin_2_load_27 = load i5 %fin_2_addr_4

]]></Node>
<StgValue><ssdm name="fin_2_load_27"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i.i39:1 %r_assign_2_load = load i4 %r_assign_2

]]></Node>
<StgValue><ssdm name="r_assign_2_load"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:28 %fin_2_addr_26 = getelementptr i8 %fin_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fin_2_addr_26"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:29 %fin_2_addr_27 = getelementptr i8 %fin_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fin_2_addr_27"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:120 %fin_2_load_4 = load i5 %fin_2_addr_27

]]></Node>
<StgValue><ssdm name="fin_2_load_4"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:126 %fin_2_load_5 = load i5 %fin_2_addr_26

]]></Node>
<StgValue><ssdm name="fin_2_load_5"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:161 %xor_ln124_37 = xor i8 %con256_load_6, i8 %fin_2_load_10

]]></Node>
<StgValue><ssdm name="xor_ln124_37"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:166 %con256_load_7 = load i9 %con256_addr_7

]]></Node>
<StgValue><ssdm name="con256_load_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:173 %z_5 = load i8 %clefia_s0_addr_2

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:174 %zext_ln175 = zext i8 %xor_ln124_37

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:175 %clefia_s1_addr_3 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:176 %z_6 = load i8 %clefia_s1_addr_3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:180 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:181 %xor_ln132_8 = xor i8 %z_5, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_8"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:182 %select_ln131_8 = select i1 %tmp_81, i8 %xor_ln132_8, i8 %z_5

]]></Node>
<StgValue><ssdm name="select_ln131_8"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:183 %trunc_ln134_8 = trunc i8 %select_ln131_8

]]></Node>
<StgValue><ssdm name="trunc_ln134_8"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:184 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:185 %x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:186 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:187 %xor_ln132_9 = xor i8 %x_assign_4, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_9"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:188 %select_ln131_9 = select i1 %tmp_83, i8 %xor_ln132_9, i8 %x_assign_4

]]></Node>
<StgValue><ssdm name="select_ln131_9"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:189 %trunc_ln134_9 = trunc i8 %select_ln131_9

]]></Node>
<StgValue><ssdm name="trunc_ln134_9"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:190 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:191 %x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:192 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 6

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:193 %xor_ln132_10 = xor i8 %x_assign_5, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_10"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:194 %select_ln131_10 = select i1 %tmp_85, i8 %xor_ln132_10, i8 %x_assign_5

]]></Node>
<StgValue><ssdm name="select_ln131_10"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:195 %trunc_ln134_10 = trunc i8 %select_ln131_10

]]></Node>
<StgValue><ssdm name="trunc_ln134_10"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:196 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:252 %xor_ln180 = xor i8 %x_assign_4, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:275 %or_ln213 = or i8 %idx21_i_load, i8 8

]]></Node>
<StgValue><ssdm name="or_ln213"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:276 %zext_ln121_46 = zext i8 %or_ln213

]]></Node>
<StgValue><ssdm name="zext_ln121_46"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:277 %con256_addr_8 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_46

]]></Node>
<StgValue><ssdm name="con256_addr_8"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:279 %con256_load_8 = load i9 %con256_addr_8

]]></Node>
<StgValue><ssdm name="con256_load_8"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:398 %fin_2_load_26 = load i5 %fin_2_addr_5

]]></Node>
<StgValue><ssdm name="fin_2_load_26"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:404 %fin_2_load_27 = load i5 %fin_2_addr_4

]]></Node>
<StgValue><ssdm name="fin_2_load_27"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i.i39:515 %icmp_ln216 = icmp_eq  i4 %r_assign_2_load, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:4 %store_ln117 = store i8 %fin_2_load_8, i5 %fin_2_addr_27

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:5 %store_ln117 = store i8 %fin_2_load_9, i5 %fin_2_addr_26

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:26 %fin_2_addr_24 = getelementptr i8 %fin_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fin_2_addr_24"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:27 %fin_2_addr_25 = getelementptr i8 %fin_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fin_2_addr_25"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:89 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:101 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:120 %fin_2_load_4 = load i5 %fin_2_addr_27

]]></Node>
<StgValue><ssdm name="fin_2_load_4"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:121 %xor_ln124 = xor i8 %fin_2_load_4, i8 %x_assign_2

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:122 %xor_ln124_217 = xor i8 %xor_ln124, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_217"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:123 %xor_ln124_218 = xor i8 %or_ln134_9, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_218"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:124 %xor_ln124_219 = xor i8 %xor_ln124_218, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_219"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:125 %xor_ln124_29 = xor i8 %xor_ln124_219, i8 %xor_ln124_217

]]></Node>
<StgValue><ssdm name="xor_ln124_29"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:126 %fin_2_load_5 = load i5 %fin_2_addr_26

]]></Node>
<StgValue><ssdm name="fin_2_load_5"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:127 %xor_ln124_220 = xor i8 %fin_2_load_5, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_220"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:128 %xor_ln124_221 = xor i8 %xor_ln124_220, i8 %z_1

]]></Node>
<StgValue><ssdm name="xor_ln124_221"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:129 %xor_ln124_222 = xor i8 %x_assign_1, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln124_222"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:130 %xor_ln124_223 = xor i8 %xor_ln124_222, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_223"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:131 %xor_ln124_30 = xor i8 %xor_ln124_223, i8 %xor_ln124_221

]]></Node>
<StgValue><ssdm name="xor_ln124_30"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:132 %fin_2_load_6 = load i5 %fin_2_addr_25

]]></Node>
<StgValue><ssdm name="fin_2_load_6"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:138 %fin_2_load_7 = load i5 %fin_2_addr_24

]]></Node>
<StgValue><ssdm name="fin_2_load_7"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:167 %xor_ln124_38 = xor i8 %con256_load_7, i8 %fin_2_load_11

]]></Node>
<StgValue><ssdm name="xor_ln124_38"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:176 %z_6 = load i8 %clefia_s1_addr_3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:177 %zext_ln176 = zext i8 %xor_ln124_38

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:178 %clefia_s0_addr_3 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:179 %z_7 = load i8 %clefia_s0_addr_3

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:198 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:199 %xor_ln132_11 = xor i8 %z_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_11"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:200 %select_ln131_11 = select i1 %tmp_87, i8 %xor_ln132_11, i8 %z_6

]]></Node>
<StgValue><ssdm name="select_ln131_11"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:201 %trunc_ln134_11 = trunc i8 %select_ln131_11

]]></Node>
<StgValue><ssdm name="trunc_ln134_11"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:202 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:203 %x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:240 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 6

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:241 %xor_ln132_18 = xor i8 %x_assign_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_18"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:242 %select_ln131_18 = select i1 %tmp_101, i8 %xor_ln132_18, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="select_ln131_18"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:243 %trunc_ln134_18 = trunc i8 %select_ln131_18

]]></Node>
<StgValue><ssdm name="trunc_ln134_18"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:244 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:245 %x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_18, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:246 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 6

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:247 %xor_ln132_19 = xor i8 %x_assign_11, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_19"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:248 %select_ln131_19 = select i1 %tmp_103, i8 %xor_ln132_19, i8 %x_assign_11

]]></Node>
<StgValue><ssdm name="select_ln131_19"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:249 %trunc_ln134_19 = trunc i8 %select_ln131_19

]]></Node>
<StgValue><ssdm name="trunc_ln134_19"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:250 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:279 %con256_load_8 = load i9 %con256_addr_8

]]></Node>
<StgValue><ssdm name="con256_load_8"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:281 %or_ln121_12 = or i8 %idx21_i_load, i8 9

]]></Node>
<StgValue><ssdm name="or_ln121_12"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:282 %zext_ln121_47 = zext i8 %or_ln121_12

]]></Node>
<StgValue><ssdm name="zext_ln121_47"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:283 %con256_addr_9 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_47

]]></Node>
<StgValue><ssdm name="con256_addr_9"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:285 %con256_load_9 = load i9 %con256_addr_9

]]></Node>
<StgValue><ssdm name="con256_load_9"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:6 %store_ln117 = store i8 %fin_2_load_10, i5 %fin_2_addr_25

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:7 %store_ln117 = store i8 %fin_2_load_11, i5 %fin_2_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:20 %fin_2_addr_18 = getelementptr i8 %fin_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fin_2_addr_18"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:21 %fin_2_addr_19 = getelementptr i8 %fin_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fin_2_addr_19"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:113 %or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="or_ln134_8"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:119 %or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="or_ln134_s"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:132 %fin_2_load_6 = load i5 %fin_2_addr_25

]]></Node>
<StgValue><ssdm name="fin_2_load_6"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:133 %xor_ln124_224 = xor i8 %fin_2_load_6, i8 %or_ln134_s

]]></Node>
<StgValue><ssdm name="xor_ln124_224"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:134 %xor_ln124_225 = xor i8 %xor_ln124_224, i8 %z_2

]]></Node>
<StgValue><ssdm name="xor_ln124_225"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:135 %xor_ln124_226 = xor i8 %or_ln134_8, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_226"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:136 %xor_ln124_227 = xor i8 %xor_ln124_226, i8 %x_assign_2

]]></Node>
<StgValue><ssdm name="xor_ln124_227"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:137 %xor_ln124_33 = xor i8 %xor_ln124_227, i8 %xor_ln124_225

]]></Node>
<StgValue><ssdm name="xor_ln124_33"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:138 %fin_2_load_7 = load i5 %fin_2_addr_24

]]></Node>
<StgValue><ssdm name="fin_2_load_7"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:139 %xor_ln124_228 = xor i8 %fin_2_load_7, i8 %or_ln134_s

]]></Node>
<StgValue><ssdm name="xor_ln124_228"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:140 %xor_ln124_229 = xor i8 %xor_ln124_228, i8 %z_3

]]></Node>
<StgValue><ssdm name="xor_ln124_229"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:141 %xor_ln124_230 = xor i8 %x_assign_3, i8 %or_ln134_8

]]></Node>
<StgValue><ssdm name="xor_ln124_230"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:142 %xor_ln124_231 = xor i8 %xor_ln124_230, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln124_231"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:143 %xor_ln124_34 = xor i8 %xor_ln124_231, i8 %xor_ln124_229

]]></Node>
<StgValue><ssdm name="xor_ln124_34"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:179 %z_7 = load i8 %clefia_s0_addr_3

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:204 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:205 %xor_ln132_12 = xor i8 %z_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_12"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:206 %select_ln131_12 = select i1 %tmp_89, i8 %xor_ln132_12, i8 %z_7

]]></Node>
<StgValue><ssdm name="select_ln131_12"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:207 %trunc_ln134_12 = trunc i8 %select_ln131_12

]]></Node>
<StgValue><ssdm name="trunc_ln134_12"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:208 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:209 %x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_12, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:210 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 6

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:211 %xor_ln132_13 = xor i8 %x_assign_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_13"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:212 %select_ln131_13 = select i1 %tmp_91, i8 %xor_ln132_13, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln131_13"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:213 %trunc_ln134_13 = trunc i8 %select_ln131_13

]]></Node>
<StgValue><ssdm name="trunc_ln134_13"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:214 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:215 %x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_13, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:216 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 6

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:217 %xor_ln132_14 = xor i8 %x_assign_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_14"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:218 %select_ln131_14 = select i1 %tmp_93, i8 %xor_ln132_14, i8 %x_assign_8

]]></Node>
<StgValue><ssdm name="select_ln131_14"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:219 %trunc_ln134_14 = trunc i8 %select_ln131_14

]]></Node>
<StgValue><ssdm name="trunc_ln134_14"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:220 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:253 %fin_2_load_12 = load i5 %fin_2_addr_19

]]></Node>
<StgValue><ssdm name="fin_2_load_12"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:259 %fin_2_load_13 = load i5 %fin_2_addr_18

]]></Node>
<StgValue><ssdm name="fin_2_load_13"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:280 %xor_ln124_53 = xor i8 %con256_load_8, i8 %fin_2_load_16

]]></Node>
<StgValue><ssdm name="xor_ln124_53"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:285 %con256_load_9 = load i9 %con256_addr_9

]]></Node>
<StgValue><ssdm name="con256_load_9"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:287 %or_ln121_13 = or i8 %idx21_i_load, i8 10

]]></Node>
<StgValue><ssdm name="or_ln121_13"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:288 %zext_ln121_48 = zext i8 %or_ln121_13

]]></Node>
<StgValue><ssdm name="zext_ln121_48"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:289 %con256_addr_10 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_48

]]></Node>
<StgValue><ssdm name="con256_addr_10"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:291 %con256_load_10 = load i9 %con256_addr_10

]]></Node>
<StgValue><ssdm name="con256_load_10"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:299 %zext_ln150_1 = zext i8 %xor_ln124_53

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:300 %clefia_s0_addr_4 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_4"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:301 %z_8 = load i8 %clefia_s0_addr_4

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:12 %store_ln117 = store i8 %fin_2_load_16, i5 %fin_2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:13 %store_ln117 = store i8 %fin_2_load_17, i5 %fin_2_addr_18

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:18 %fin_2_addr_16 = getelementptr i8 %fin_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fin_2_addr_16"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:19 %fin_2_addr_17 = getelementptr i8 %fin_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fin_2_addr_17"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:197 %or_ln134_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="or_ln134_1"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:221 %or_ln134_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_14, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="or_ln134_2"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:239 %or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_17, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="or_ln134_3"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:251 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_19, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:253 %fin_2_load_12 = load i5 %fin_2_addr_19

]]></Node>
<StgValue><ssdm name="fin_2_load_12"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:254 %xor_ln124_232 = xor i8 %fin_2_load_12, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln124_232"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:255 %xor_ln124_233 = xor i8 %xor_ln124_232, i8 %z_4

]]></Node>
<StgValue><ssdm name="xor_ln124_233"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:256 %xor_ln124_234 = xor i8 %or_ln134_2, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="xor_ln124_234"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:257 %xor_ln124_235 = xor i8 %xor_ln124_234, i8 %or_ln134_1

]]></Node>
<StgValue><ssdm name="xor_ln124_235"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:258 %xor_ln124_47 = xor i8 %xor_ln124_235, i8 %xor_ln124_233

]]></Node>
<StgValue><ssdm name="xor_ln124_47"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:259 %fin_2_load_13 = load i5 %fin_2_addr_18

]]></Node>
<StgValue><ssdm name="fin_2_load_13"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:260 %xor_ln124_236 = xor i8 %fin_2_load_13, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln124_236"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:261 %xor_ln124_237 = xor i8 %xor_ln124_236, i8 %z_5

]]></Node>
<StgValue><ssdm name="xor_ln124_237"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:262 %xor_ln124_238 = xor i8 %or_ln134_3, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="xor_ln124_238"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:263 %xor_ln124_239 = xor i8 %xor_ln124_237, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_239"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:264 %xor_ln124_48 = xor i8 %xor_ln124_239, i8 %xor_ln124_238

]]></Node>
<StgValue><ssdm name="xor_ln124_48"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:265 %fin_2_load_14 = load i5 %fin_2_addr_17

]]></Node>
<StgValue><ssdm name="fin_2_load_14"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:270 %fin_2_load_15 = load i5 %fin_2_addr_16

]]></Node>
<StgValue><ssdm name="fin_2_load_15"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:286 %xor_ln124_54 = xor i8 %con256_load_9, i8 %fin_2_load_17

]]></Node>
<StgValue><ssdm name="xor_ln124_54"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:291 %con256_load_10 = load i9 %con256_addr_10

]]></Node>
<StgValue><ssdm name="con256_load_10"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:293 %or_ln121_14 = or i8 %idx21_i_load, i8 11

]]></Node>
<StgValue><ssdm name="or_ln121_14"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:294 %zext_ln121_49 = zext i8 %or_ln121_14

]]></Node>
<StgValue><ssdm name="zext_ln121_49"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:295 %con256_addr_11 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_49

]]></Node>
<StgValue><ssdm name="con256_addr_11"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:297 %con256_load_11 = load i9 %con256_addr_11

]]></Node>
<StgValue><ssdm name="con256_load_11"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:301 %z_8 = load i8 %clefia_s0_addr_4

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:302 %zext_ln151_1 = zext i8 %xor_ln124_54

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:303 %clefia_s1_addr_4 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_4"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:304 %z_9 = load i8 %clefia_s1_addr_4

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:341 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:342 %xor_ln132_25 = xor i8 %z_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_25"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:343 %select_ln131_25 = select i1 %tmp_115, i8 %xor_ln132_25, i8 %z_8

]]></Node>
<StgValue><ssdm name="select_ln131_25"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:344 %trunc_ln134_25 = trunc i8 %select_ln131_25

]]></Node>
<StgValue><ssdm name="trunc_ln134_25"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:345 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 7

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:346 %x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_25, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:347 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 6

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:348 %xor_ln132_26 = xor i8 %x_assign_15, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_26"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:349 %select_ln131_26 = select i1 %tmp_117, i8 %xor_ln132_26, i8 %x_assign_15

]]></Node>
<StgValue><ssdm name="select_ln131_26"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:350 %trunc_ln134_26 = trunc i8 %select_ln131_26

]]></Node>
<StgValue><ssdm name="trunc_ln134_26"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:351 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:14 %store_ln117 = store i8 %fin_2_load_18, i5 %fin_2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:15 %store_ln117 = store i8 %fin_2_load_19, i5 %fin_2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:12 %fin_2_addr_10 = getelementptr i8 %fin_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="fin_2_addr_10"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:13 %fin_2_addr_11 = getelementptr i8 %fin_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="fin_2_addr_11"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:265 %fin_2_load_14 = load i5 %fin_2_addr_17

]]></Node>
<StgValue><ssdm name="fin_2_load_14"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:266 %xor_ln124_240 = xor i8 %z_6, i8 %fin_2_load_14

]]></Node>
<StgValue><ssdm name="xor_ln124_240"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:267 %xor_ln124_241 = xor i8 %or_ln134_2, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_241"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:268 %xor_ln124_242 = xor i8 %xor_ln124_240, i8 %or_ln134_1

]]></Node>
<StgValue><ssdm name="xor_ln124_242"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:269 %xor_ln124_49 = xor i8 %xor_ln124_242, i8 %xor_ln124_241

]]></Node>
<StgValue><ssdm name="xor_ln124_49"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:270 %fin_2_load_15 = load i5 %fin_2_addr_16

]]></Node>
<StgValue><ssdm name="fin_2_load_15"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:271 %xor_ln124_243 = xor i8 %z_7, i8 %fin_2_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_243"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:272 %xor_ln124_244 = xor i8 %or_ln134_4, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_244"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:273 %xor_ln124_245 = xor i8 %xor_ln124_243, i8 %or_ln134_3

]]></Node>
<StgValue><ssdm name="xor_ln124_245"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:274 %xor_ln124_50 = xor i8 %xor_ln124_245, i8 %xor_ln124_244

]]></Node>
<StgValue><ssdm name="xor_ln124_50"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:292 %xor_ln124_55 = xor i8 %con256_load_10, i8 %fin_2_load_18

]]></Node>
<StgValue><ssdm name="xor_ln124_55"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:297 %con256_load_11 = load i9 %con256_addr_11

]]></Node>
<StgValue><ssdm name="con256_load_11"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:304 %z_9 = load i8 %clefia_s1_addr_4

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:305 %zext_ln152_1 = zext i8 %xor_ln124_55

]]></Node>
<StgValue><ssdm name="zext_ln152_1"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:306 %clefia_s0_addr_5 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_1

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_5"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:307 %z_10 = load i8 %clefia_s0_addr_5

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:311 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:312 %xor_ln132_20 = xor i8 %z_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_20"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:313 %select_ln131_20 = select i1 %tmp_105, i8 %xor_ln132_20, i8 %z_9

]]></Node>
<StgValue><ssdm name="select_ln131_20"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:314 %trunc_ln134_20 = trunc i8 %select_ln131_20

]]></Node>
<StgValue><ssdm name="trunc_ln134_20"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:315 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:316 %x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_20, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:353 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 6

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:354 %xor_ln132_27 = xor i8 %x_assign_12, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_27"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:355 %select_ln131_27 = select i1 %tmp_119, i8 %xor_ln132_27, i8 %x_assign_12

]]></Node>
<StgValue><ssdm name="select_ln131_27"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:356 %trunc_ln134_27 = trunc i8 %select_ln131_27

]]></Node>
<StgValue><ssdm name="trunc_ln134_27"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:357 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:359 %fin_2_load_20 = load i5 %fin_2_addr_11

]]></Node>
<StgValue><ssdm name="fin_2_load_20"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:365 %fin_2_load_21 = load i5 %fin_2_addr_10

]]></Node>
<StgValue><ssdm name="fin_2_load_21"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:383 %or_ln214 = or i8 %idx21_i_load, i8 12

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:384 %zext_ln121_50 = zext i8 %or_ln214

]]></Node>
<StgValue><ssdm name="zext_ln121_50"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:385 %con256_addr_12 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_50

]]></Node>
<StgValue><ssdm name="con256_addr_12"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:387 %con256_load_12 = load i9 %con256_addr_12

]]></Node>
<StgValue><ssdm name="con256_load_12"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:20 %store_ln117 = store i8 %fin_2_load_24, i5 %fin_2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:21 %store_ln117 = store i8 %fin_2_load_25, i5 %fin_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:10 %fin_2_addr_8 = getelementptr i8 %fin_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="fin_2_addr_8"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:11 %fin_2_addr_9 = getelementptr i8 %fin_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="fin_2_addr_9"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:298 %xor_ln124_56 = xor i8 %con256_load_11, i8 %fin_2_load_19

]]></Node>
<StgValue><ssdm name="xor_ln124_56"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:307 %z_10 = load i8 %clefia_s0_addr_5

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:308 %zext_ln153_1 = zext i8 %xor_ln124_56

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:309 %clefia_s1_addr_5 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_1

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_5"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:310 %z_11 = load i8 %clefia_s1_addr_5

]]></Node>
<StgValue><ssdm name="z_11"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:317 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:318 %xor_ln132_21 = xor i8 %z_10, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_21"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:319 %select_ln131_21 = select i1 %tmp_107, i8 %xor_ln132_21, i8 %z_10

]]></Node>
<StgValue><ssdm name="select_ln131_21"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:320 %trunc_ln134_21 = trunc i8 %select_ln131_21

]]></Node>
<StgValue><ssdm name="trunc_ln134_21"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:321 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:322 %x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_21, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:323 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 6

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:324 %xor_ln132_22 = xor i8 %x_assign_13, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_22"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:325 %select_ln131_22 = select i1 %tmp_109, i8 %xor_ln132_22, i8 %x_assign_13

]]></Node>
<StgValue><ssdm name="select_ln131_22"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:326 %trunc_ln134_22 = trunc i8 %select_ln131_22

]]></Node>
<StgValue><ssdm name="trunc_ln134_22"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:327 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:359 %fin_2_load_20 = load i5 %fin_2_addr_11

]]></Node>
<StgValue><ssdm name="fin_2_load_20"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:365 %fin_2_load_21 = load i5 %fin_2_addr_10

]]></Node>
<StgValue><ssdm name="fin_2_load_21"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:371 %fin_2_load_22 = load i5 %fin_2_addr_9

]]></Node>
<StgValue><ssdm name="fin_2_load_22"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:377 %fin_2_load_23 = load i5 %fin_2_addr_8

]]></Node>
<StgValue><ssdm name="fin_2_load_23"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:387 %con256_load_12 = load i9 %con256_addr_12

]]></Node>
<StgValue><ssdm name="con256_load_12"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:389 %or_ln121_15 = or i8 %idx21_i_load, i8 13

]]></Node>
<StgValue><ssdm name="or_ln121_15"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:390 %zext_ln121_51 = zext i8 %or_ln121_15

]]></Node>
<StgValue><ssdm name="zext_ln121_51"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:391 %con256_addr_13 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_51

]]></Node>
<StgValue><ssdm name="con256_addr_13"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:393 %con256_load_13 = load i9 %con256_addr_13

]]></Node>
<StgValue><ssdm name="con256_load_13"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:22 %store_ln117 = store i8 %fin_2_load_26, i5 %fin_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:23 %store_ln117 = store i8 %fin_2_load_27, i5 %fin_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:4 %fin_2_addr_2 = getelementptr i8 %fin_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="fin_2_addr_2"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:5 %fin_2_addr_3 = getelementptr i8 %fin_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="fin_2_addr_3"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:310 %z_11 = load i8 %clefia_s1_addr_5

]]></Node>
<StgValue><ssdm name="z_11"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:328 %or_ln134_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_22, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="or_ln134_5"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:329 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:330 %xor_ln132_23 = xor i8 %z_11, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_23"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:331 %select_ln131_23 = select i1 %tmp_111, i8 %xor_ln132_23, i8 %z_11

]]></Node>
<StgValue><ssdm name="select_ln131_23"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:332 %trunc_ln134_23 = trunc i8 %select_ln131_23

]]></Node>
<StgValue><ssdm name="trunc_ln134_23"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:333 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:334 %x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_23, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:335 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 6

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:336 %xor_ln132_24 = xor i8 %x_assign_14, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_24"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:337 %select_ln131_24 = select i1 %tmp_113, i8 %xor_ln132_24, i8 %x_assign_14

]]></Node>
<StgValue><ssdm name="select_ln131_24"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:338 %trunc_ln134_24 = trunc i8 %select_ln131_24

]]></Node>
<StgValue><ssdm name="trunc_ln134_24"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:339 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:340 %or_ln134_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_24, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="or_ln134_6"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:352 %or_ln134_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_26, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="or_ln134_10"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:358 %or_ln134_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_27, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="or_ln134_11"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:360 %xor_ln124_246 = xor i8 %fin_2_load_20, i8 %x_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln124_246"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:361 %xor_ln124_247 = xor i8 %xor_ln124_246, i8 %z_8

]]></Node>
<StgValue><ssdm name="xor_ln124_247"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:362 %xor_ln124_248 = xor i8 %or_ln134_5, i8 %x_assign_12

]]></Node>
<StgValue><ssdm name="xor_ln124_248"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:363 %xor_ln124_249 = xor i8 %xor_ln124_248, i8 %or_ln134_6

]]></Node>
<StgValue><ssdm name="xor_ln124_249"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:364 %xor_ln124_57 = xor i8 %xor_ln124_249, i8 %xor_ln124_247

]]></Node>
<StgValue><ssdm name="xor_ln124_57"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:366 %xor_ln124_250 = xor i8 %fin_2_load_21, i8 %or_ln134_5

]]></Node>
<StgValue><ssdm name="xor_ln124_250"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:367 %xor_ln124_251 = xor i8 %xor_ln124_250, i8 %z_9

]]></Node>
<StgValue><ssdm name="xor_ln124_251"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:368 %xor_ln124_252 = xor i8 %x_assign_13, i8 %x_assign_15

]]></Node>
<StgValue><ssdm name="xor_ln124_252"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:369 %xor_ln124_253 = xor i8 %xor_ln124_252, i8 %or_ln134_6

]]></Node>
<StgValue><ssdm name="xor_ln124_253"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:370 %xor_ln124_58 = xor i8 %xor_ln124_253, i8 %xor_ln124_251

]]></Node>
<StgValue><ssdm name="xor_ln124_58"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:371 %fin_2_load_22 = load i5 %fin_2_addr_9

]]></Node>
<StgValue><ssdm name="fin_2_load_22"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:372 %xor_ln124_254 = xor i8 %fin_2_load_22, i8 %or_ln134_11

]]></Node>
<StgValue><ssdm name="xor_ln124_254"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:373 %xor_ln124_255 = xor i8 %xor_ln124_254, i8 %z_10

]]></Node>
<StgValue><ssdm name="xor_ln124_255"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:374 %xor_ln124_256 = xor i8 %or_ln134_10, i8 %x_assign_12

]]></Node>
<StgValue><ssdm name="xor_ln124_256"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:375 %xor_ln124_257 = xor i8 %xor_ln124_256, i8 %x_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln124_257"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:376 %xor_ln124_59 = xor i8 %xor_ln124_257, i8 %xor_ln124_255

]]></Node>
<StgValue><ssdm name="xor_ln124_59"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:377 %fin_2_load_23 = load i5 %fin_2_addr_8

]]></Node>
<StgValue><ssdm name="fin_2_load_23"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:378 %xor_ln124_258 = xor i8 %fin_2_load_23, i8 %or_ln134_11

]]></Node>
<StgValue><ssdm name="xor_ln124_258"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:379 %xor_ln124_259 = xor i8 %xor_ln124_258, i8 %z_11

]]></Node>
<StgValue><ssdm name="xor_ln124_259"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:380 %xor_ln124_260 = xor i8 %x_assign_15, i8 %or_ln134_10

]]></Node>
<StgValue><ssdm name="xor_ln124_260"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:381 %xor_ln124_261 = xor i8 %xor_ln124_260, i8 %x_assign_13

]]></Node>
<StgValue><ssdm name="xor_ln124_261"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:382 %xor_ln124_60 = xor i8 %xor_ln124_261, i8 %xor_ln124_259

]]></Node>
<StgValue><ssdm name="xor_ln124_60"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:388 %xor_ln124_61 = xor i8 %con256_load_12, i8 %fin_2_load_24

]]></Node>
<StgValue><ssdm name="xor_ln124_61"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:393 %con256_load_13 = load i9 %con256_addr_13

]]></Node>
<StgValue><ssdm name="con256_load_13"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:395 %or_ln121_16 = or i8 %idx21_i_load, i8 14

]]></Node>
<StgValue><ssdm name="or_ln121_16"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:396 %zext_ln121_52 = zext i8 %or_ln121_16

]]></Node>
<StgValue><ssdm name="zext_ln121_52"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:397 %con256_addr_14 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_52

]]></Node>
<StgValue><ssdm name="con256_addr_14"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:399 %con256_load_14 = load i9 %con256_addr_14

]]></Node>
<StgValue><ssdm name="con256_load_14"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:407 %zext_ln173_1 = zext i8 %xor_ln124_61

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:408 %clefia_s1_addr_6 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_6"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:409 %z_12 = load i8 %clefia_s1_addr_6

]]></Node>
<StgValue><ssdm name="z_12"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:492 %fin_2_load_28 = load i5 %fin_2_addr_3

]]></Node>
<StgValue><ssdm name="fin_2_load_28"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:498 %fin_2_load_29 = load i5 %fin_2_addr_2

]]></Node>
<StgValue><ssdm name="fin_2_load_29"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:28 %store_ln117 = store i8 %fin_2_load, i5 %fin_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:29 %store_ln117 = store i8 %fin_2_load_1, i5 %fin_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:2 %fin_2_addr = getelementptr i8 %fin_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="fin_2_addr"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:3 %fin_2_addr_1 = getelementptr i8 %fin_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="fin_2_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:394 %xor_ln124_62 = xor i8 %con256_load_13, i8 %fin_2_load_25

]]></Node>
<StgValue><ssdm name="xor_ln124_62"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:399 %con256_load_14 = load i9 %con256_addr_14

]]></Node>
<StgValue><ssdm name="con256_load_14"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:401 %or_ln121_17 = or i8 %idx21_i_load, i8 15

]]></Node>
<StgValue><ssdm name="or_ln121_17"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:402 %zext_ln121_53 = zext i8 %or_ln121_17

]]></Node>
<StgValue><ssdm name="zext_ln121_53"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:403 %con256_addr_15 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_53

]]></Node>
<StgValue><ssdm name="con256_addr_15"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:405 %con256_load_15 = load i9 %con256_addr_15

]]></Node>
<StgValue><ssdm name="con256_load_15"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:409 %z_12 = load i8 %clefia_s1_addr_6

]]></Node>
<StgValue><ssdm name="z_12"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:410 %zext_ln174_1 = zext i8 %xor_ln124_62

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:411 %clefia_s0_addr_6 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_6"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:412 %z_13 = load i8 %clefia_s0_addr_6

]]></Node>
<StgValue><ssdm name="z_13"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:461 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:462 %xor_ln132_35 = xor i8 %z_12, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_35"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:463 %select_ln131_35 = select i1 %tmp_135, i8 %xor_ln132_35, i8 %z_12

]]></Node>
<StgValue><ssdm name="select_ln131_35"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:464 %trunc_ln134_35 = trunc i8 %select_ln131_35

]]></Node>
<StgValue><ssdm name="trunc_ln134_35"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:465 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:466 %x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:467 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 6

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:468 %xor_ln132_36 = xor i8 %x_assign_21, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_36"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:469 %select_ln131_36 = select i1 %tmp_137, i8 %xor_ln132_36, i8 %x_assign_21

]]></Node>
<StgValue><ssdm name="select_ln131_36"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:470 %trunc_ln134_36 = trunc i8 %select_ln131_36

]]></Node>
<StgValue><ssdm name="trunc_ln134_36"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:471 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:472 %x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_36, i1 %tmp_138

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:473 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:474 %xor_ln132_37 = xor i8 %x_assign_22, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_37"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:475 %select_ln131_37 = select i1 %tmp_139, i8 %xor_ln132_37, i8 %x_assign_22

]]></Node>
<StgValue><ssdm name="select_ln131_37"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:476 %trunc_ln134_37 = trunc i8 %select_ln131_37

]]></Node>
<StgValue><ssdm name="trunc_ln134_37"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:477 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:492 %fin_2_load_28 = load i5 %fin_2_addr_3

]]></Node>
<StgValue><ssdm name="fin_2_load_28"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:498 %fin_2_load_29 = load i5 %fin_2_addr_2

]]></Node>
<StgValue><ssdm name="fin_2_load_29"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:504 %fin_2_load_30 = load i5 %fin_2_addr_1

]]></Node>
<StgValue><ssdm name="fin_2_load_30"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:509 %fin_2_load_31 = load i5 %fin_2_addr

]]></Node>
<StgValue><ssdm name="fin_2_load_31"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:30 %store_ln117 = store i8 %fin_2_load_2, i5 %fin_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:31 %store_ln117 = store i8 %fin_2_load_3, i5 %fin_2_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="536" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:400 %xor_ln124_63 = xor i8 %con256_load_14, i8 %fin_2_load_26

]]></Node>
<StgValue><ssdm name="xor_ln124_63"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i39:405 %con256_load_15 = load i9 %con256_addr_15

]]></Node>
<StgValue><ssdm name="con256_load_15"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:412 %z_13 = load i8 %clefia_s0_addr_6

]]></Node>
<StgValue><ssdm name="z_13"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:413 %zext_ln175_1 = zext i8 %xor_ln124_63

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:414 %clefia_s1_addr_7 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_7"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:415 %z_14 = load i8 %clefia_s1_addr_7

]]></Node>
<StgValue><ssdm name="z_14"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:419 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:420 %xor_ln132_28 = xor i8 %z_13, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_28"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:421 %select_ln131_28 = select i1 %tmp_121, i8 %xor_ln132_28, i8 %z_13

]]></Node>
<StgValue><ssdm name="select_ln131_28"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:422 %trunc_ln134_28 = trunc i8 %select_ln131_28

]]></Node>
<StgValue><ssdm name="trunc_ln134_28"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:423 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 7

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:424 %x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_28, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:425 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 6

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:426 %xor_ln132_29 = xor i8 %x_assign_16, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_29"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:427 %select_ln131_29 = select i1 %tmp_123, i8 %xor_ln132_29, i8 %x_assign_16

]]></Node>
<StgValue><ssdm name="select_ln131_29"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:428 %trunc_ln134_29 = trunc i8 %select_ln131_29

]]></Node>
<StgValue><ssdm name="trunc_ln134_29"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:429 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:430 %x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_29, i1 %tmp_124

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:431 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 6

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:432 %xor_ln132_30 = xor i8 %x_assign_17, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_30"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:433 %select_ln131_30 = select i1 %tmp_125, i8 %xor_ln132_30, i8 %x_assign_17

]]></Node>
<StgValue><ssdm name="select_ln131_30"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:434 %trunc_ln134_30 = trunc i8 %select_ln131_30

]]></Node>
<StgValue><ssdm name="trunc_ln134_30"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:435 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 7

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:491 %xor_ln180_1 = xor i8 %x_assign_16, i8 %x_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln180_1"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:504 %fin_2_load_30 = load i5 %fin_2_addr_1

]]></Node>
<StgValue><ssdm name="fin_2_load_30"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i39:509 %fin_2_load_31 = load i5 %fin_2_addr

]]></Node>
<StgValue><ssdm name="fin_2_load_31"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:0 %store_ln117 = store i8 %xor_ln124_29, i5 %fin_2_addr_31

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:1 %store_ln117 = store i8 %xor_ln124_30, i5 %fin_2_addr_30

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="564" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:406 %xor_ln124_64 = xor i8 %con256_load_15, i8 %fin_2_load_27

]]></Node>
<StgValue><ssdm name="xor_ln124_64"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:415 %z_14 = load i8 %clefia_s1_addr_7

]]></Node>
<StgValue><ssdm name="z_14"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i39:416 %zext_ln176_1 = zext i8 %xor_ln124_64

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i39:417 %clefia_s0_addr_7 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_7"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:418 %z_15 = load i8 %clefia_s0_addr_7

]]></Node>
<StgValue><ssdm name="z_15"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:437 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:438 %xor_ln132_31 = xor i8 %z_14, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_31"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:439 %select_ln131_31 = select i1 %tmp_127, i8 %xor_ln132_31, i8 %z_14

]]></Node>
<StgValue><ssdm name="select_ln131_31"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:440 %trunc_ln134_31 = trunc i8 %select_ln131_31

]]></Node>
<StgValue><ssdm name="trunc_ln134_31"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:441 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 7

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:442 %x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_31, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:479 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 6

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:480 %xor_ln132_38 = xor i8 %x_assign_18, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_38"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:481 %select_ln131_38 = select i1 %tmp_141, i8 %xor_ln132_38, i8 %x_assign_18

]]></Node>
<StgValue><ssdm name="select_ln131_38"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:482 %trunc_ln134_38 = trunc i8 %select_ln131_38

]]></Node>
<StgValue><ssdm name="trunc_ln134_38"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:483 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:484 %x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_38, i1 %tmp_142

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:485 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:486 %xor_ln132_39 = xor i8 %x_assign_23, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_39"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:487 %select_ln131_39 = select i1 %tmp_143, i8 %xor_ln132_39, i8 %x_assign_23

]]></Node>
<StgValue><ssdm name="select_ln131_39"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:488 %trunc_ln134_39 = trunc i8 %select_ln131_39

]]></Node>
<StgValue><ssdm name="trunc_ln134_39"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:489 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:2 %store_ln117 = store i8 %xor_ln124_33, i5 %fin_2_addr_29

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:3 %store_ln117 = store i8 %xor_ln124_34, i5 %fin_2_addr_28

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="588" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i39:418 %z_15 = load i8 %clefia_s0_addr_7

]]></Node>
<StgValue><ssdm name="z_15"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:443 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:444 %xor_ln132_32 = xor i8 %z_15, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_32"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:445 %select_ln131_32 = select i1 %tmp_129, i8 %xor_ln132_32, i8 %z_15

]]></Node>
<StgValue><ssdm name="select_ln131_32"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:446 %trunc_ln134_32 = trunc i8 %select_ln131_32

]]></Node>
<StgValue><ssdm name="trunc_ln134_32"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:447 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:448 %x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_32, i1 %tmp_130

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:449 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 6

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:450 %xor_ln132_33 = xor i8 %x_assign_19, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_33"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:451 %select_ln131_33 = select i1 %tmp_131, i8 %xor_ln132_33, i8 %x_assign_19

]]></Node>
<StgValue><ssdm name="select_ln131_33"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:452 %trunc_ln134_33 = trunc i8 %select_ln131_33

]]></Node>
<StgValue><ssdm name="trunc_ln134_33"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:453 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 7

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:454 %x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_33, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:455 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 6

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:456 %xor_ln132_34 = xor i8 %x_assign_20, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_34"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i39:457 %select_ln131_34 = select i1 %tmp_133, i8 %xor_ln132_34, i8 %x_assign_20

]]></Node>
<StgValue><ssdm name="select_ln131_34"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i39:458 %trunc_ln134_34 = trunc i8 %select_ln131_34

]]></Node>
<StgValue><ssdm name="trunc_ln134_34"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i39:459 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:478 %or_ln134_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_37, i1 %tmp_140

]]></Node>
<StgValue><ssdm name="or_ln134_14"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:490 %or_ln134_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_39, i1 %tmp_144

]]></Node>
<StgValue><ssdm name="or_ln134_15"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:499 %xor_ln124_266 = xor i8 %fin_2_load_29, i8 %x_assign_19

]]></Node>
<StgValue><ssdm name="xor_ln124_266"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:500 %xor_ln124_267 = xor i8 %xor_ln124_266, i8 %z_13

]]></Node>
<StgValue><ssdm name="xor_ln124_267"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:501 %xor_ln124_268 = xor i8 %or_ln134_14, i8 %x_assign_18

]]></Node>
<StgValue><ssdm name="xor_ln124_268"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:502 %xor_ln124_269 = xor i8 %xor_ln124_267, i8 %or_ln134_15

]]></Node>
<StgValue><ssdm name="xor_ln124_269"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:503 %xor_ln124_66 = xor i8 %xor_ln124_269, i8 %xor_ln124_268

]]></Node>
<StgValue><ssdm name="xor_ln124_66"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:510 %xor_ln124_273 = xor i8 %z_15, i8 %fin_2_load_31

]]></Node>
<StgValue><ssdm name="xor_ln124_273"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:511 %xor_ln124_274 = xor i8 %or_ln134_15, i8 %xor_ln180_1

]]></Node>
<StgValue><ssdm name="xor_ln124_274"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:512 %xor_ln124_275 = xor i8 %xor_ln124_273, i8 %or_ln134_14

]]></Node>
<StgValue><ssdm name="xor_ln124_275"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:513 %xor_ln124_68 = xor i8 %xor_ln124_275, i8 %xor_ln124_274

]]></Node>
<StgValue><ssdm name="xor_ln124_68"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:8 %store_ln117 = store i8 %xor_ln124_47, i5 %fin_2_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:9 %store_ln117 = store i8 %xor_ln124_48, i5 %fin_2_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i.i39:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i39:36 %specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln205"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i39:37 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:436 %or_ln134_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_30, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="or_ln134_12"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i39:460 %or_ln134_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_34, i1 %tmp_134

]]></Node>
<StgValue><ssdm name="or_ln134_13"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:493 %xor_ln124_262 = xor i8 %fin_2_load_28, i8 %x_assign_19

]]></Node>
<StgValue><ssdm name="xor_ln124_262"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:494 %xor_ln124_263 = xor i8 %xor_ln124_262, i8 %z_12

]]></Node>
<StgValue><ssdm name="xor_ln124_263"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:495 %xor_ln124_264 = xor i8 %or_ln134_13, i8 %x_assign_18

]]></Node>
<StgValue><ssdm name="xor_ln124_264"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:496 %xor_ln124_265 = xor i8 %xor_ln124_264, i8 %or_ln134_12

]]></Node>
<StgValue><ssdm name="xor_ln124_265"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:497 %xor_ln124_65 = xor i8 %xor_ln124_265, i8 %xor_ln124_263

]]></Node>
<StgValue><ssdm name="xor_ln124_65"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:505 %xor_ln124_270 = xor i8 %z_14, i8 %fin_2_load_30

]]></Node>
<StgValue><ssdm name="xor_ln124_270"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:506 %xor_ln124_271 = xor i8 %or_ln134_13, i8 %xor_ln180_1

]]></Node>
<StgValue><ssdm name="xor_ln124_271"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:507 %xor_ln124_272 = xor i8 %xor_ln124_270, i8 %or_ln134_12

]]></Node>
<StgValue><ssdm name="xor_ln124_272"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:508 %xor_ln124_67 = xor i8 %xor_ln124_272, i8 %xor_ln124_271

]]></Node>
<StgValue><ssdm name="xor_ln124_67"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i39:514 %add_ln215 = add i8 %idx21_i_load, i8 16

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i39:516 %br_ln216 = br i1 %icmp_ln216, void %while.body.i22.i.i41.0, void %if.end.i.i47

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:10 %store_ln117 = store i8 %xor_ln124_49, i5 %fin_2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:11 %store_ln117 = store i8 %xor_ln124_50, i5 %fin_2_addr_20

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="637" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:16 %store_ln117 = store i8 %xor_ln124_57, i5 %fin_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:17 %store_ln117 = store i8 %xor_ln124_58, i5 %fin_2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="639" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:18 %store_ln117 = store i8 %xor_ln124_59, i5 %fin_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:19 %store_ln117 = store i8 %xor_ln124_60, i5 %fin_2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="641" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:24 %store_ln117 = store i8 %xor_ln124_65, i5 %fin_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:25 %store_ln117 = store i8 %xor_ln124_66, i5 %fin_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="643" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:26 %store_ln117 = store i8 %xor_ln124_67, i5 %fin_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i41.0:27 %store_ln117 = store i8 %xor_ln124_68, i5 %fin_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
while.body.i22.i.i41.0:32 %br_ln0 = br void %if.end.i.i47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.i.i47:0 %add_ln210 = add i4 %r_assign_2_load, i4 15

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i47:1 %br_ln210 = br i1 %icmp_ln216, void %if.end.i.i47.while.body.i.i39_crit_edge, void %while.body.i40.i.i49.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i47.while.body.i.i39_crit_edge:0 %store_ln210 = store i4 %add_ln210, i4 %r_assign_2

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i47.while.body.i.i39_crit_edge:1 %store_ln210 = store i8 %add_ln215, i8 %idx21_i

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i47.while.body.i.i39_crit_edge:2 %br_ln210 = br void %while.body.i.i39

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:0 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_out, i8 %fin_2_load

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:1 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_1_out, i8 %fin_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:2 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_2_out, i8 %fin_2_load_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:3 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_3_out, i8 %fin_2_load_3

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:4 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_29_out, i8 %xor_ln124_29

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:5 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_30_out, i8 %xor_ln124_30

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:6 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_33_out, i8 %xor_ln124_33

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:7 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_34_out, i8 %xor_ln124_34

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:8 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_8_out, i8 %fin_2_load_8

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:9 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_9_out, i8 %fin_2_load_9

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:10 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_10_out, i8 %fin_2_load_10

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:11 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_11_out, i8 %fin_2_load_11

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:12 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_47_out, i8 %xor_ln124_47

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:13 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_48_out, i8 %xor_ln124_48

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:14 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_49_out, i8 %xor_ln124_49

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:15 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_50_out, i8 %xor_ln124_50

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:16 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_16_out, i8 %fin_2_load_16

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:17 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_17_out, i8 %fin_2_load_17

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:18 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_18_out, i8 %fin_2_load_18

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:19 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_19_out, i8 %fin_2_load_19

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:20 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_57_out, i8 %xor_ln124_57

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:21 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_58_out, i8 %xor_ln124_58

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:22 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_59_out, i8 %xor_ln124_59

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:23 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_60_out, i8 %xor_ln124_60

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:24 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_24_out, i8 %fin_2_load_24

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:25 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_25_out, i8 %fin_2_load_25

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:26 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_26_out, i8 %fin_2_load_26

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:27 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_27_out, i8 %fin_2_load_27

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:28 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_65_out, i8 %xor_ln124_65

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:29 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_66_out, i8 %xor_ln124_66

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:30 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_67_out, i8 %xor_ln124_67

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:31 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_68_out, i8 %xor_ln124_68

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0">
<![CDATA[
while.body.i40.i.i49.preheader.exitStub:32 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
