#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11ef3b000 .scope module, "cache_controller_tb" "cache_controller_tb" 2 5;
 .timescale 0 0;
v0x11ef648e0_0 .var "clk", 0 0;
v0x11ef64970_0 .net "data_out", 7 0, L_0x11ef685b0;  1 drivers
v0x11ef64a00_0 .var "opcode", 0 0;
v0x11ef64a90_0 .net "ready", 0 0, L_0x11ef658a0;  1 drivers
v0x11ef64b20_0 .var "rst_b", 0 0;
S_0x11ef4fd30 .scope module, "uut" "cache_controller" 2 14, 3 5 0, S_0x11ef3b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "ready";
P_0x11ef378a0 .param/l "ADDRESS_WORD_SIZE" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x11ef378e0 .param/l "BLOCK_SIZE" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x11ef37920 .param/l "NUMBER_OF_SETS" 0 3 10, +C4<00000000000000000000000010000000>;
P_0x11ef37960 .param/l "TAG_SIZE" 0 3 7, +C4<00000000000000000000000000010011>;
P_0x11ef379a0 .param/l "WORD_SIZE" 0 3 9, +C4<00000000000000000000000000001000>;
L_0x11ef65950 .functor NOT 1, v0x11ef64a00_0, C4<0>, C4<0>, C4<0>;
L_0x11ef685b0 .functor BUFZ 8, L_0x11ef68240, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x108068010 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x11ef63c80_0 .net "address", 31 0, L_0x108068010;  1 drivers
v0x11ef63d30_0 .net "cache_data", 7 0, L_0x11ef68240;  1 drivers
v0x11ef63dd0_0 .net "cache_write", 0 0, L_0x11ef65380;  1 drivers
v0x11ef63e60_0 .net "clk", 0 0, v0x11ef648e0_0;  1 drivers
v0x11ef63ff0_0 .net "data_out", 7 0, L_0x11ef685b0;  alias, 1 drivers
v0x11ef640c0_0 .net "dirty", 0 0, L_0x11ef682f0;  1 drivers
v0x11ef64150_0 .net "fsm_state", 2 0, v0x11ef629f0_0;  1 drivers
v0x11ef64260_0 .net "hit", 0 0, L_0x11ef67650;  1 drivers
v0x11ef64370_0 .net "mem_read", 0 0, L_0x11ef651a0;  1 drivers
v0x11ef64480_0 .net "mem_write", 0 0, L_0x11ef65080;  1 drivers
v0x11ef64510_0 .net "opcode", 0 0, v0x11ef64a00_0;  1 drivers
v0x11ef645a0_0 .net "ready", 0 0, L_0x11ef658a0;  alias, 1 drivers
v0x11ef64630_0 .net "rst_b", 0 0, v0x11ef64b20_0;  1 drivers
v0x11ef647c0_0 .net "try_read", 0 0, L_0x11ef64cc0;  1 drivers
v0x11ef64850_0 .net "try_write", 0 0, L_0x11ef64f10;  1 drivers
S_0x11ef4f970 .scope module, "cache_inst" "cache_memory" 3 51, 4 2 0, S_0x11ef4fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "try_read";
    .port_info 4 /INPUT 1 "try_write";
    .port_info 5 /INPUT 1 "cache_write";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "dirty";
P_0x11ef20260 .param/l "ADDRESS_WORD_SIZE" 0 4 3, +C4<00000000000000000000000000100000>;
v0x11ef60820_0 .net "addr", 31 0, L_0x108068010;  alias, 1 drivers
v0x11ef608b0_0 .net "cache_write", 0 0, L_0x11ef65380;  alias, 1 drivers
v0x11ef60940_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef609d0_0 .net "data_out", 7 0, L_0x11ef68240;  alias, 1 drivers
v0x11ef60a60_0 .net "dirty", 0 0, L_0x11ef682f0;  alias, 1 drivers
v0x11ef60b30_0 .net "hit", 0 0, L_0x11ef67650;  alias, 1 drivers
v0x11ef60be0_0 .net "index", 1 0, L_0x11ef67f30;  1 drivers
v0x11ef60c90_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef60d20_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef60e30_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
v0x11ef60ec0_0 .net "valid", 0 0, L_0x11ef684d0;  1 drivers
S_0x11ef411c0 .scope module, "set" "four_way_set" 4 19, 5 4 0, S_0x11ef4f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 32 "address_word";
    .port_info 3 /INPUT 1 "try_read";
    .port_info 4 /INPUT 1 "try_write";
    .port_info 5 /INPUT 1 "cache_write";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "data";
    .port_info 8 /OUTPUT 1 "hit_miss";
    .port_info 9 /OUTPUT 2 "hit_index";
    .port_info 10 /OUTPUT 1 "dirty_out";
    .port_info 11 /OUTPUT 1 "valid_out";
P_0x11ef4bf20 .param/l "ADDRESS_WORD_SIZE" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x11ef4bf60 .param/l "BLOCK_SIZE" 0 5 7, +C4<00000000000000000000000000001000>;
P_0x11ef4bfa0 .param/l "TAG_SIZE" 0 5 6, +C4<00000000000000000000000000010011>;
P_0x11ef4bfe0 .param/l "WORD_SIZE" 0 5 8, +C4<00000000000000000000000000001000>;
L_0x11ef68240 .functor BUFZ 8, L_0x11ef68050, C4<00000000>, C4<00000000>, C4<00000000>;
v0x11ef5ef90_0 .net *"_ivl_30", 0 0, L_0x11ef67730;  1 drivers
L_0x108068298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef5f040_0 .net/2u *"_ivl_31", 1 0, L_0x108068298;  1 drivers
v0x11ef5f0f0_0 .net *"_ivl_34", 0 0, L_0x11ef67800;  1 drivers
L_0x1080682e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11ef5f1b0_0 .net/2u *"_ivl_35", 1 0, L_0x1080682e0;  1 drivers
v0x11ef5f260_0 .net *"_ivl_38", 0 0, L_0x11ef67960;  1 drivers
L_0x108068328 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x11ef5f350_0 .net/2u *"_ivl_39", 1 0, L_0x108068328;  1 drivers
v0x11ef5f400_0 .net *"_ivl_42", 0 0, L_0x11ef67a40;  1 drivers
L_0x108068370 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x11ef5f4b0_0 .net/2u *"_ivl_43", 1 0, L_0x108068370;  1 drivers
L_0x1080683b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef5f560_0 .net/2u *"_ivl_45", 1 0, L_0x1080683b8;  1 drivers
v0x11ef5f670_0 .net *"_ivl_47", 1 0, L_0x11ef67b20;  1 drivers
v0x11ef5f720_0 .net *"_ivl_49", 1 0, L_0x11ef67c90;  1 drivers
v0x11ef5f7d0_0 .net *"_ivl_51", 1 0, L_0x11ef67df0;  1 drivers
v0x11ef5f880_0 .net *"_ivl_55", 7 0, L_0x11ef68050;  1 drivers
v0x11ef5f930_0 .net *"_ivl_57", 3 0, L_0x11ef68160;  1 drivers
L_0x108068400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef5f9e0_0 .net *"_ivl_60", 1 0, L_0x108068400;  1 drivers
v0x11ef5fa90_0 .net "address_word", 31 0, L_0x108068010;  alias, 1 drivers
v0x11ef5fbb0_0 .net "cache_write", 0 0, L_0x11ef65380;  alias, 1 drivers
v0x11ef5fd40_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef5fdd0_0 .net "data", 7 0, L_0x11ef68240;  alias, 1 drivers
v0x11ef5fe60 .array "data_vec", 0 3;
v0x11ef5fe60_0 .net v0x11ef5fe60 0, 7 0, v0x11ef5a640_0; 1 drivers
v0x11ef5fe60_1 .net v0x11ef5fe60 1, 7 0, v0x11ef5bb80_0; 1 drivers
v0x11ef5fe60_2 .net v0x11ef5fe60 2, 7 0, v0x11ef5d110_0; 1 drivers
v0x11ef5fe60_3 .net v0x11ef5fe60 3, 7 0, v0x11ef5e650_0; 1 drivers
v0x11ef5ff10_0 .net "dirty_out", 0 0, L_0x11ef682f0;  alias, 1 drivers
v0x11ef5ffa0_0 .net "dirty_vec", 3 0, L_0x11ef67570;  1 drivers
v0x11ef60030_0 .net "hit_index", 1 0, L_0x11ef67f30;  alias, 1 drivers
v0x11ef600d0_0 .net "hit_miss", 0 0, L_0x11ef67650;  alias, 1 drivers
v0x11ef60170_0 .net "hit_vec", 3 0, L_0x11ef67280;  1 drivers
v0x11ef60220_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef60330_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef60440_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
v0x11ef60550_0 .net "valid_out", 0 0, L_0x11ef684d0;  alias, 1 drivers
v0x11ef605e0_0 .net "valid_vec", 3 0, L_0x11ef673e0;  1 drivers
L_0x108068448 .functor BUFT 1, C4<10101010>, C4<0>, C4<0>, C4<0>;
v0x11ef60670_0 .net "write_data", 7 0, L_0x108068448;  1 drivers
L_0x11ef67280 .concat8 [ 1 1 1 1], L_0x11ef65c00, L_0x11ef661c0, L_0x11ef66780, L_0x11ef66d40;
L_0x11ef673e0 .concat8 [ 1 1 1 1], v0x11ef5ab20_0, v0x11ef5c050_0, v0x11ef5d620_0, v0x11ef5eb00_0;
L_0x11ef67570 .concat8 [ 1 1 1 1], v0x11ef5a6f0_0, v0x11ef5bc10_0, v0x11ef5d1a0_0, v0x11ef5e700_0;
L_0x11ef67650 .reduce/or L_0x11ef67280;
L_0x11ef67730 .part L_0x11ef67280, 0, 1;
L_0x11ef67800 .part L_0x11ef67280, 1, 1;
L_0x11ef67960 .part L_0x11ef67280, 2, 1;
L_0x11ef67a40 .part L_0x11ef67280, 3, 1;
L_0x11ef67b20 .functor MUXZ 2, L_0x1080683b8, L_0x108068370, L_0x11ef67a40, C4<>;
L_0x11ef67c90 .functor MUXZ 2, L_0x11ef67b20, L_0x108068328, L_0x11ef67960, C4<>;
L_0x11ef67df0 .functor MUXZ 2, L_0x11ef67c90, L_0x1080682e0, L_0x11ef67800, C4<>;
L_0x11ef67f30 .functor MUXZ 2, L_0x11ef67df0, L_0x108068298, L_0x11ef67730, C4<>;
L_0x11ef68050 .array/port v0x11ef5fe60, L_0x11ef68160;
L_0x11ef68160 .concat [ 2 2 0 0], L_0x11ef67f30, L_0x108068400;
L_0x11ef682f0 .part/v L_0x11ef67570, L_0x11ef67f30, 1;
L_0x11ef684d0 .part/v L_0x11ef673e0, L_0x11ef67f30, 1;
S_0x11ef49180 .scope generate, "cache_lines[0]" "cache_lines[0]" 5 31, 5 31 0, S_0x11ef411c0;
 .timescale 0 0;
P_0x11ef0bd30 .param/l "i" 1 5 31, +C4<00>;
L_0x11ef65f70 .functor AND 1, L_0x11ef65380, L_0x11ef65e30, C4<1>, C4<1>;
v0x11ef5ad80_0 .net *"_ivl_0", 2 0, L_0x11ef65cd0;  1 drivers
L_0x108068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef5ae10_0 .net *"_ivl_3", 0 0, L_0x108068058;  1 drivers
L_0x1080680a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11ef5aea0_0 .net/2u *"_ivl_4", 2 0, L_0x1080680a0;  1 drivers
v0x11ef5af30_0 .net *"_ivl_6", 0 0, L_0x11ef65e30;  1 drivers
L_0x11ef65cd0 .concat [ 2 1 0 0], L_0x11ef67f30, L_0x108068058;
L_0x11ef65e30 .cmp/eq 3, L_0x11ef65cd0, L_0x1080680a0;
S_0x11ef457c0 .scope module, "line" "cache_line" 5 32, 6 3 0, S_0x11ef49180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "try_read";
    .port_info 4 /INPUT 1 "try_write";
    .port_info 5 /INPUT 1 "cache_write";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "hit";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "dirty";
P_0x11ef16ff0 .param/l "ADDRESS_WORD_SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x11ef17030 .param/l "TAG_SIZE" 0 6 5, +C4<00000000000000000000000000010011>;
P_0x11ef17070 .param/l "WORD_SIZE" 0 6 6, +C4<00000000000000000000000000001000>;
L_0x11ef65c00 .functor AND 1, v0x11ef5ab20_0, L_0x11ef65b60, C4<1>, C4<1>;
v0x11ef40e40_0 .net *"_ivl_2", 0 0, L_0x11ef65b60;  1 drivers
v0x11ef5a320_0 .net "addr", 31 0, L_0x108068010;  alias, 1 drivers
v0x11ef5a3c0_0 .net "addr_tag", 18 0, L_0x11ef659c0;  1 drivers
v0x11ef5a450_0 .net "cache_write", 0 0, L_0x11ef65f70;  1 drivers
v0x11ef5a4e0_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef5a5b0_0 .var "data", 7 0;
v0x11ef5a640_0 .var "data_out", 7 0;
v0x11ef5a6f0_0 .var "dirty", 0 0;
v0x11ef5a790_0 .net "hit", 0 0, L_0x11ef65c00;  1 drivers
v0x11ef5a8a0_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef5a930_0 .var "tag", 18 0;
v0x11ef5a9e0_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef5aa80_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
v0x11ef5ab20_0 .var "valid", 0 0;
v0x11ef5abc0_0 .net "write_data", 7 0, L_0x108068448;  alias, 1 drivers
E_0x11ef0be80/0 .event negedge, v0x11ef5a8a0_0;
E_0x11ef0be80/1 .event posedge, v0x11ef5a4e0_0;
E_0x11ef0be80 .event/or E_0x11ef0be80/0, E_0x11ef0be80/1;
L_0x11ef659c0 .part L_0x108068010, 13, 19;
L_0x11ef65b60 .cmp/eq 19, v0x11ef5a930_0, L_0x11ef659c0;
S_0x11ef5afc0 .scope generate, "cache_lines[1]" "cache_lines[1]" 5 31, 5 31 0, S_0x11ef411c0;
 .timescale 0 0;
P_0x11ef5b190 .param/l "i" 1 5 31, +C4<01>;
L_0x11ef66530 .functor AND 1, L_0x11ef65380, L_0x11ef66410, C4<1>, C4<1>;
v0x11ef5c280_0 .net *"_ivl_0", 2 0, L_0x11ef662b0;  1 drivers
L_0x1080680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef5c340_0 .net *"_ivl_3", 0 0, L_0x1080680e8;  1 drivers
L_0x108068130 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x11ef5c3e0_0 .net/2u *"_ivl_4", 2 0, L_0x108068130;  1 drivers
v0x11ef5c470_0 .net *"_ivl_6", 0 0, L_0x11ef66410;  1 drivers
L_0x11ef662b0 .concat [ 2 1 0 0], L_0x11ef67f30, L_0x1080680e8;
L_0x11ef66410 .cmp/eq 3, L_0x11ef662b0, L_0x108068130;
S_0x11ef5b220 .scope module, "line" "cache_line" 5 32, 6 3 0, S_0x11ef5afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "try_read";
    .port_info 4 /INPUT 1 "try_write";
    .port_info 5 /INPUT 1 "cache_write";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "hit";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "dirty";
P_0x11ef5b3e0 .param/l "ADDRESS_WORD_SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x11ef5b420 .param/l "TAG_SIZE" 0 6 5, +C4<00000000000000000000000000010011>;
P_0x11ef5b460 .param/l "WORD_SIZE" 0 6 6, +C4<00000000000000000000000000001000>;
L_0x11ef661c0 .functor AND 1, v0x11ef5c050_0, L_0x11ef660c0, C4<1>, C4<1>;
v0x11ef5b7b0_0 .net *"_ivl_2", 0 0, L_0x11ef660c0;  1 drivers
v0x11ef5b860_0 .net "addr", 31 0, L_0x108068010;  alias, 1 drivers
v0x11ef5b900_0 .net "addr_tag", 18 0, L_0x11ef66020;  1 drivers
v0x11ef5b990_0 .net "cache_write", 0 0, L_0x11ef66530;  1 drivers
v0x11ef5ba20_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef5baf0_0 .var "data", 7 0;
v0x11ef5bb80_0 .var "data_out", 7 0;
v0x11ef5bc10_0 .var "dirty", 0 0;
v0x11ef5bcb0_0 .net "hit", 0 0, L_0x11ef661c0;  1 drivers
v0x11ef5bdd0_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef5be80_0 .var "tag", 18 0;
v0x11ef5bf10_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef5bfa0_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
v0x11ef5c050_0 .var "valid", 0 0;
v0x11ef5c0e0_0 .net "write_data", 7 0, L_0x108068448;  alias, 1 drivers
L_0x11ef66020 .part L_0x108068010, 13, 19;
L_0x11ef660c0 .cmp/eq 19, v0x11ef5be80_0, L_0x11ef66020;
S_0x11ef5c500 .scope generate, "cache_lines[2]" "cache_lines[2]" 5 31, 5 31 0, S_0x11ef411c0;
 .timescale 0 0;
P_0x11ef5c6e0 .param/l "i" 1 5 31, +C4<010>;
L_0x11ef66af0 .functor AND 1, L_0x11ef65380, L_0x11ef669b0, C4<1>, C4<1>;
v0x11ef5d850_0 .net *"_ivl_0", 3 0, L_0x11ef66870;  1 drivers
L_0x108068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef5d8f0_0 .net *"_ivl_3", 1 0, L_0x108068178;  1 drivers
L_0x1080681c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x11ef5d990_0 .net/2u *"_ivl_4", 3 0, L_0x1080681c0;  1 drivers
v0x11ef5da20_0 .net *"_ivl_6", 0 0, L_0x11ef669b0;  1 drivers
L_0x11ef66870 .concat [ 2 2 0 0], L_0x11ef67f30, L_0x108068178;
L_0x11ef669b0 .cmp/eq 4, L_0x11ef66870, L_0x1080681c0;
S_0x11ef5c770 .scope module, "line" "cache_line" 5 32, 6 3 0, S_0x11ef5c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "try_read";
    .port_info 4 /INPUT 1 "try_write";
    .port_info 5 /INPUT 1 "cache_write";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "hit";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "dirty";
P_0x11ef5c930 .param/l "ADDRESS_WORD_SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x11ef5c970 .param/l "TAG_SIZE" 0 6 5, +C4<00000000000000000000000000010011>;
P_0x11ef5c9b0 .param/l "WORD_SIZE" 0 6 6, +C4<00000000000000000000000000001000>;
L_0x11ef66780 .functor AND 1, v0x11ef5d620_0, L_0x11ef66680, C4<1>, C4<1>;
v0x11ef5cd00_0 .net *"_ivl_2", 0 0, L_0x11ef66680;  1 drivers
v0x11ef5cdb0_0 .net "addr", 31 0, L_0x108068010;  alias, 1 drivers
v0x11ef5ce50_0 .net "addr_tag", 18 0, L_0x11ef665e0;  1 drivers
v0x11ef5cee0_0 .net "cache_write", 0 0, L_0x11ef66af0;  1 drivers
v0x11ef5cf70_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef5d080_0 .var "data", 7 0;
v0x11ef5d110_0 .var "data_out", 7 0;
v0x11ef5d1a0_0 .var "dirty", 0 0;
v0x11ef5d240_0 .net "hit", 0 0, L_0x11ef66780;  1 drivers
v0x11ef5d350_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef5d3e0_0 .var "tag", 18 0;
v0x11ef5d480_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef5d550_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
v0x11ef5d620_0 .var "valid", 0 0;
v0x11ef5d6b0_0 .net "write_data", 7 0, L_0x108068448;  alias, 1 drivers
L_0x11ef665e0 .part L_0x108068010, 13, 19;
L_0x11ef66680 .cmp/eq 19, v0x11ef5d3e0_0, L_0x11ef665e0;
S_0x11ef5dab0 .scope generate, "cache_lines[3]" "cache_lines[3]" 5 31, 5 31 0, S_0x11ef411c0;
 .timescale 0 0;
P_0x11ef5dc70 .param/l "i" 1 5 31, +C4<011>;
L_0x11ef670d0 .functor AND 1, L_0x11ef65380, L_0x11ef66fd0, C4<1>, C4<1>;
v0x11ef5ed50_0 .net *"_ivl_0", 3 0, L_0x11ef66e30;  1 drivers
L_0x108068208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef5ede0_0 .net *"_ivl_3", 1 0, L_0x108068208;  1 drivers
L_0x108068250 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x11ef5ee70_0 .net/2u *"_ivl_4", 3 0, L_0x108068250;  1 drivers
v0x11ef5ef00_0 .net *"_ivl_6", 0 0, L_0x11ef66fd0;  1 drivers
L_0x11ef66e30 .concat [ 2 2 0 0], L_0x11ef67f30, L_0x108068208;
L_0x11ef66fd0 .cmp/eq 4, L_0x11ef66e30, L_0x108068250;
S_0x11ef5dd10 .scope module, "line" "cache_line" 5 32, 6 3 0, S_0x11ef5dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "try_read";
    .port_info 4 /INPUT 1 "try_write";
    .port_info 5 /INPUT 1 "cache_write";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "hit";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "dirty";
P_0x11ef5ded0 .param/l "ADDRESS_WORD_SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x11ef5df10 .param/l "TAG_SIZE" 0 6 5, +C4<00000000000000000000000000010011>;
P_0x11ef5df50 .param/l "WORD_SIZE" 0 6 6, +C4<00000000000000000000000000001000>;
L_0x11ef66d40 .functor AND 1, v0x11ef5eb00_0, L_0x11ef66c40, C4<1>, C4<1>;
v0x11ef5e2a0_0 .net *"_ivl_2", 0 0, L_0x11ef66c40;  1 drivers
v0x11ef5e350_0 .net "addr", 31 0, L_0x108068010;  alias, 1 drivers
v0x11ef5e3f0_0 .net "addr_tag", 18 0, L_0x11ef66ba0;  1 drivers
v0x11ef5e480_0 .net "cache_write", 0 0, L_0x11ef670d0;  1 drivers
v0x11ef5e510_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef5e5a0_0 .var "data", 7 0;
v0x11ef5e650_0 .var "data_out", 7 0;
v0x11ef5e700_0 .var "dirty", 0 0;
v0x11ef5e7a0_0 .net "hit", 0 0, L_0x11ef66d40;  1 drivers
v0x11ef5e8b0_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef5e940_0 .var "tag", 18 0;
v0x11ef5e9e0_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef5ea70_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
v0x11ef5eb00_0 .var "valid", 0 0;
v0x11ef5eba0_0 .net "write_data", 7 0, L_0x108068448;  alias, 1 drivers
L_0x11ef66ba0 .part L_0x108068010, 13, 19;
L_0x11ef66c40 .cmp/eq 19, v0x11ef5e940_0, L_0x11ef66ba0;
S_0x11ef60fc0 .scope module, "fsm" "fsm_structural" 3 34, 7 4 0, S_0x11ef4fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "hit";
    .port_info 3 /INPUT 1 "dirty";
    .port_info 4 /INPUT 1 "op_read";
    .port_info 5 /INPUT 1 "op_write";
    .port_info 6 /OUTPUT 3 "current_state";
    .port_info 7 /OUTPUT 1 "try_read";
    .port_info 8 /OUTPUT 1 "try_write";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /OUTPUT 1 "cache_write";
    .port_info 12 /OUTPUT 1 "ready";
P_0x11ef61130 .param/l "ALLOCATE" 1 7 27, C4<110>;
P_0x11ef61170 .param/l "EVICT" 1 7 26, C4<101>;
P_0x11ef611b0 .param/l "IDLE" 1 7 21, C4<000>;
P_0x11ef611f0 .param/l "READ_HIT" 1 7 22, C4<001>;
P_0x11ef61230 .param/l "READ_MISS" 1 7 23, C4<010>;
P_0x11ef61270 .param/l "WRITE_HIT" 1 7 24, C4<011>;
P_0x11ef612b0 .param/l "WRITE_MISS" 1 7 25, C4<100>;
L_0x11ef64cc0 .functor AND 1, L_0x11ef64be0, L_0x11ef65950, C4<1>, C4<1>;
L_0x11ef64f10 .functor AND 1, L_0x11ef64e70, v0x11ef64a00_0, C4<1>, C4<1>;
L_0x11ef65380 .functor OR 1, L_0x11ef65240, L_0x11ef652e0, C4<0>, C4<0>;
L_0x11ef65120 .functor OR 1, L_0x11ef654b0, L_0x11ef65650, C4<0>, C4<0>;
L_0x11ef658a0 .functor OR 1, L_0x11ef65120, L_0x11ef657b0, C4<0>, C4<0>;
v0x11ef62ba0_0 .net *"_ivl_1", 0 0, L_0x11ef64be0;  1 drivers
v0x11ef62c60_0 .net *"_ivl_13", 0 0, L_0x11ef65240;  1 drivers
v0x11ef62d00_0 .net *"_ivl_15", 0 0, L_0x11ef652e0;  1 drivers
v0x11ef62db0_0 .net *"_ivl_19", 0 0, L_0x11ef654b0;  1 drivers
v0x11ef62e60_0 .net *"_ivl_21", 0 0, L_0x11ef65650;  1 drivers
v0x11ef62f50_0 .net *"_ivl_22", 0 0, L_0x11ef65120;  1 drivers
v0x11ef63000_0 .net *"_ivl_25", 0 0, L_0x11ef657b0;  1 drivers
v0x11ef630b0_0 .net *"_ivl_5", 0 0, L_0x11ef64e70;  1 drivers
v0x11ef63160_0 .net "cache_write", 0 0, L_0x11ef65380;  alias, 1 drivers
v0x11ef63270_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef63300_0 .net "current_state", 2 0, v0x11ef629f0_0;  alias, 1 drivers
v0x11ef63390_0 .net "dirty", 0 0, L_0x11ef682f0;  alias, 1 drivers
v0x11ef63420_0 .net "hit", 0 0, L_0x11ef67650;  alias, 1 drivers
v0x11ef634b0_0 .net "mem_read", 0 0, L_0x11ef651a0;  alias, 1 drivers
v0x11ef63540_0 .net "mem_write", 0 0, L_0x11ef65080;  alias, 1 drivers
v0x11ef635e0_0 .net "next_state", 2 0, v0x11ef62410_0;  1 drivers
v0x11ef636c0_0 .net "op_read", 0 0, L_0x11ef65950;  1 drivers
v0x11ef63850_0 .net "op_write", 0 0, v0x11ef64a00_0;  alias, 1 drivers
v0x11ef638e0_0 .net "ready", 0 0, L_0x11ef658a0;  alias, 1 drivers
v0x11ef63970_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
v0x11ef63a00_0 .net "state_decode", 7 0, v0x11ef619e0_0;  1 drivers
v0x11ef63a90_0 .net "try_read", 0 0, L_0x11ef64cc0;  alias, 1 drivers
v0x11ef63b20_0 .net "try_write", 0 0, L_0x11ef64f10;  alias, 1 drivers
L_0x11ef64be0 .part v0x11ef619e0_0, 0, 1;
L_0x11ef64e70 .part v0x11ef619e0_0, 0, 1;
L_0x11ef65080 .part v0x11ef619e0_0, 5, 1;
L_0x11ef651a0 .part v0x11ef619e0_0, 6, 1;
L_0x11ef65240 .part v0x11ef619e0_0, 3, 1;
L_0x11ef652e0 .part v0x11ef619e0_0, 6, 1;
L_0x11ef654b0 .part v0x11ef619e0_0, 1, 1;
L_0x11ef65650 .part v0x11ef619e0_0, 3, 1;
L_0x11ef657b0 .part v0x11ef619e0_0, 6, 1;
S_0x11ef616c0 .scope module, "decode_state" "decoder_3x8" 7 41, 7 66 0, S_0x11ef60fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 8 "out";
v0x11ef61920_0 .net "in", 2 0, v0x11ef629f0_0;  alias, 1 drivers
v0x11ef619e0_0 .var "out", 7 0;
E_0x11ef618c0 .event anyedge, v0x11ef61920_0;
S_0x11ef61ac0 .scope module, "logic_unit" "next_state_logic" 7 47, 7 76 0, S_0x11ef60fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "current_state";
    .port_info 1 /INPUT 1 "hit";
    .port_info 2 /INPUT 1 "dirty";
    .port_info 3 /INPUT 1 "op_read";
    .port_info 4 /INPUT 1 "op_write";
    .port_info 5 /OUTPUT 3 "next_state";
P_0x11ef61c80 .param/l "ALLOCATE" 1 7 90, C4<110>;
P_0x11ef61cc0 .param/l "EVICT" 1 7 89, C4<101>;
P_0x11ef61d00 .param/l "IDLE" 1 7 84, C4<000>;
P_0x11ef61d40 .param/l "READ_HIT" 1 7 85, C4<001>;
P_0x11ef61d80 .param/l "READ_MISS" 1 7 86, C4<010>;
P_0x11ef61dc0 .param/l "WRITE_HIT" 1 7 87, C4<011>;
P_0x11ef61e00 .param/l "WRITE_MISS" 1 7 88, C4<100>;
v0x11ef621a0_0 .net "current_state", 2 0, v0x11ef629f0_0;  alias, 1 drivers
v0x11ef62270_0 .net "dirty", 0 0, L_0x11ef682f0;  alias, 1 drivers
v0x11ef62340_0 .net "hit", 0 0, L_0x11ef67650;  alias, 1 drivers
v0x11ef62410_0 .var "next_state", 2 0;
v0x11ef624a0_0 .net "op_read", 0 0, L_0x11ef65950;  alias, 1 drivers
v0x11ef62570_0 .net "op_write", 0 0, v0x11ef64a00_0;  alias, 1 drivers
E_0x11ef62130/0 .event anyedge, v0x11ef61920_0, v0x11ef624a0_0, v0x11ef600d0_0, v0x11ef62570_0;
E_0x11ef62130/1 .event anyedge, v0x11ef5ff10_0;
E_0x11ef62130 .event/or E_0x11ef62130/0, E_0x11ef62130/1;
S_0x11ef62690 .scope module, "state_reg" "dff_3bit" 7 33, 7 113 0, S_0x11ef60fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
v0x11ef628b0_0 .net "clk", 0 0, v0x11ef648e0_0;  alias, 1 drivers
v0x11ef62940_0 .net "d", 2 0, v0x11ef62410_0;  alias, 1 drivers
v0x11ef629f0_0 .var "q", 2 0;
v0x11ef62ae0_0 .net "rst_b", 0 0, v0x11ef64b20_0;  alias, 1 drivers
    .scope S_0x11ef62690;
T_0 ;
    %wait E_0x11ef0be80;
    %load/vec4 v0x11ef62ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11ef629f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11ef62940_0;
    %assign/vec4 v0x11ef629f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11ef616c0;
T_1 ;
    %wait E_0x11ef618c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ef619e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x11ef61920_0;
    %store/vec4 v0x11ef619e0_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11ef61ac0;
T_2 ;
    %wait E_0x11ef62130;
    %load/vec4 v0x11ef621a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x11ef624a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x11ef62340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x11ef62570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x11ef62340_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11ef62410_0, 0, 3;
T_2.14 ;
T_2.10 ;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x11ef62270_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x11ef62270_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11ef62410_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11ef457c0;
T_3 ;
    %wait E_0x11ef0be80;
    %load/vec4 v0x11ef5a8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x11ef5a930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5ab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5a6f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5a640_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11ef5a9e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x11ef5a790_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11ef5a5b0_0;
    %assign/vec4 v0x11ef5a640_0, 0;
T_3.2 ;
    %load/vec4 v0x11ef5aa80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x11ef5a790_0;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x11ef5abc0_0;
    %assign/vec4 v0x11ef5a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5a6f0_0, 0;
T_3.5 ;
    %load/vec4 v0x11ef5a450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x11ef5a790_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x11ef5abc0_0;
    %assign/vec4 v0x11ef5a5b0_0, 0;
    %load/vec4 v0x11ef5a3c0_0;
    %assign/vec4 v0x11ef5a930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5ab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5a6f0_0, 0;
T_3.8 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11ef5b220;
T_4 ;
    %wait E_0x11ef0be80;
    %load/vec4 v0x11ef5bdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x11ef5be80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5baf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5bc10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5bb80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11ef5bf10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x11ef5bcb0_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x11ef5baf0_0;
    %assign/vec4 v0x11ef5bb80_0, 0;
T_4.2 ;
    %load/vec4 v0x11ef5bfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0x11ef5bcb0_0;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x11ef5c0e0_0;
    %assign/vec4 v0x11ef5baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5bc10_0, 0;
T_4.5 ;
    %load/vec4 v0x11ef5b990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0x11ef5bcb0_0;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x11ef5c0e0_0;
    %assign/vec4 v0x11ef5baf0_0, 0;
    %load/vec4 v0x11ef5b900_0;
    %assign/vec4 v0x11ef5be80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5bc10_0, 0;
T_4.8 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11ef5c770;
T_5 ;
    %wait E_0x11ef0be80;
    %load/vec4 v0x11ef5d350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x11ef5d3e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5d080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5d1a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5d110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11ef5d480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x11ef5d240_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x11ef5d080_0;
    %assign/vec4 v0x11ef5d110_0, 0;
T_5.2 ;
    %load/vec4 v0x11ef5d550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x11ef5d240_0;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x11ef5d6b0_0;
    %assign/vec4 v0x11ef5d080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5d1a0_0, 0;
T_5.5 ;
    %load/vec4 v0x11ef5cee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0x11ef5d240_0;
    %nor/r;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x11ef5d6b0_0;
    %assign/vec4 v0x11ef5d080_0, 0;
    %load/vec4 v0x11ef5ce50_0;
    %assign/vec4 v0x11ef5d3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5d1a0_0, 0;
T_5.8 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11ef5dd10;
T_6 ;
    %wait E_0x11ef0be80;
    %load/vec4 v0x11ef5e8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x11ef5e940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5e5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5eb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5e700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ef5e650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11ef5e9e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x11ef5e7a0_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x11ef5e5a0_0;
    %assign/vec4 v0x11ef5e650_0, 0;
T_6.2 ;
    %load/vec4 v0x11ef5ea70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x11ef5e7a0_0;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x11ef5eba0_0;
    %assign/vec4 v0x11ef5e5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5e700_0, 0;
T_6.5 ;
    %load/vec4 v0x11ef5e480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %load/vec4 v0x11ef5e7a0_0;
    %nor/r;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x11ef5eba0_0;
    %assign/vec4 v0x11ef5e5a0_0, 0;
    %load/vec4 v0x11ef5e3f0_0;
    %assign/vec4 v0x11ef5e940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef5eb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef5e700_0, 0;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11ef3b000;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x11ef648e0_0;
    %inv;
    %store/vec4 v0x11ef648e0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11ef3b000;
T_8 ;
    %vpi_call 2 26 "$display", "Start simulation" {0 0 0};
    %vpi_call 2 27 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11ef3b000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef648e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef64b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef64a00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef64b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef64a00_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 40 "$display", "[READ MISS] data_out = %h, ready = %b", v0x11ef64970_0, v0x11ef64a90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef64a00_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 45 "$display", "[WRITE MISS] data_out = %h, ready = %b", v0x11ef64970_0, v0x11ef64a90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef64a00_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 50 "$display", "[READ HIT] data_out = %h, ready = %b", v0x11ef64970_0, v0x11ef64a90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef64a00_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 55 "$display", "[WRITE HIT] data_out = %h, ready = %b", v0x11ef64970_0, v0x11ef64a90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef64a00_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 60 "$display", "[READ after eviction] data_out = %h, ready = %b", v0x11ef64970_0, v0x11ef64a90_0 {0 0 0};
    %vpi_call 2 62 "$display", "End simulation" {0 0 0};
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cache_controller_tb.v";
    "./cache_controller.v";
    "./cache_memory.v";
    "./four_way_set.v";
    "./cache_line.v";
    "./fsm_structural.v";
