# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:10 on May 15,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# ** Warning: ./DE1_SoC.sv(148): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:20:11 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:11 on May 15,2024
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 15:20:12 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:12 on May 15,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 15:20:12 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:13 on May 15,2024
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 15:20:13 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:14 on May 15,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 15:20:15 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:15 on May 15,2024
# vlog -reportprogress 300 ./twoFF.sv 
# -- Compiling module twoFF
# 
# Top level modules:
# 	twoFF
# End time: 15:20:17 on May 15,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:17 on May 15,2024
# vlog -reportprogress 300 ./victory.sv 
# -- Compiling module victory
# -- Compiling module victory_testbench
# 
# Top level modules:
# 	victory_testbench
# End time: 15:20:18 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:18 on May 15,2024
# vlog -reportprogress 300 ./LFSR.sv 
# -- Compiling module LFSR
# -- Compiling module LFSR_testbench
# 
# Top level modules:
# 	LFSR_testbench
# End time: 15:20:19 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:19 on May 15,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 15:20:20 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:20 on May 15,2024
# vlog -reportprogress 300 ./compButton.sv 
# -- Compiling module compButton
# -- Compiling module compButton_testbench
# 
# Top level modules:
# 	compButton_testbench
# End time: 15:20:21 on May 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 15:20:21 on May 15,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.twoFF
# Loading work.userInput
# Loading work.normalLight
# Loading work.centerLight
# Loading work.LFSR
# Loading work.compButton
# Loading work.comparator
# Loading work.victory
# ** Warning: (vsim-3015) ./DE1_SoC.sv(46): [PCDPC] - Port size (1) does not match connection size (32) for port 'NR'. The port definition is at: ./normalLight.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/one File: ./normalLight.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(56): [PCDPC] - Port size (1) does not match connection size (32) for port 'NL'. The port definition is at: ./normalLight.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/nine File: ./normalLight.sv
# ** Error: Cannot open macro file: LFSR.do
# Error in macro ./runlab.do line 30
# Cannot open macro file: LFSR.do
#     while executing
# "do LFSR.do"
