#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1de1360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1df3260 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1de27e0 .functor NOT 1, L_0x1e2c300, C4<0>, C4<0>, C4<0>;
L_0x1e2c060 .functor XOR 4, L_0x1e2be10, L_0x1e2beb0, C4<0000>, C4<0000>;
L_0x1e2c1f0 .functor XOR 4, L_0x1e2c060, L_0x1e2c120, C4<0000>, C4<0000>;
v0x1e28e90_0 .net *"_ivl_10", 3 0, L_0x1e2c120;  1 drivers
v0x1e28f90_0 .net *"_ivl_12", 3 0, L_0x1e2c1f0;  1 drivers
v0x1e29070_0 .net *"_ivl_2", 3 0, L_0x1e2bd70;  1 drivers
v0x1e29130_0 .net *"_ivl_4", 3 0, L_0x1e2be10;  1 drivers
v0x1e29210_0 .net *"_ivl_6", 3 0, L_0x1e2beb0;  1 drivers
v0x1e29340_0 .net *"_ivl_8", 3 0, L_0x1e2c060;  1 drivers
v0x1e29420_0 .net "c", 0 0, v0x1e26150_0;  1 drivers
v0x1e294c0_0 .var "clk", 0 0;
v0x1e29560_0 .net "d", 0 0, v0x1e26290_0;  1 drivers
RS_0x7f1b782eea98 .resolv tri, L_0x1e2a270, L_0x1e2bbc0;
v0x1e29600_0 .net8 "mux_in_dut", 3 0, RS_0x7f1b782eea98;  2 drivers
v0x1e296a0_0 .net "mux_in_ref", 3 0, L_0x1e29cf0;  1 drivers
v0x1e29740_0 .var/2u "stats1", 159 0;
v0x1e29800_0 .var/2u "strobe", 0 0;
v0x1e298c0_0 .net "tb_match", 0 0, L_0x1e2c300;  1 drivers
v0x1e29980_0 .net "tb_mismatch", 0 0, L_0x1de27e0;  1 drivers
v0x1e29a40_0 .net "wavedrom_enable", 0 0, v0x1e26330_0;  1 drivers
v0x1e29b10_0 .net "wavedrom_title", 511 0, v0x1e263d0_0;  1 drivers
L_0x1e2bd70 .concat [ 4 0 0 0], L_0x1e29cf0;
L_0x1e2be10 .concat [ 4 0 0 0], L_0x1e29cf0;
L_0x1e2beb0 .concat [ 4 0 0 0], RS_0x7f1b782eea98;
L_0x1e2c120 .concat [ 4 0 0 0], L_0x1e29cf0;
L_0x1e2c300 .cmp/eeq 4, L_0x1e2bd70, L_0x1e2c1f0;
S_0x1df33f0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1df3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1deae30 .functor OR 1, v0x1e26150_0, v0x1e26290_0, C4<0>, C4<0>;
L_0x1de9a70 .functor NOT 1, v0x1e26290_0, C4<0>, C4<0>, C4<0>;
L_0x1df81b0 .functor AND 1, v0x1e26150_0, v0x1e26290_0, C4<1>, C4<1>;
v0x1e03370_0 .net *"_ivl_10", 0 0, L_0x1de9a70;  1 drivers
v0x1de1f60_0 .net *"_ivl_15", 0 0, L_0x1df81b0;  1 drivers
v0x1de2270_0 .net *"_ivl_2", 0 0, L_0x1deae30;  1 drivers
L_0x7f1b782a5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1de25b0_0 .net/2s *"_ivl_6", 0 0, L_0x7f1b782a5018;  1 drivers
v0x1de28f0_0 .net "c", 0 0, v0x1e26150_0;  alias, 1 drivers
v0x1deaec0_0 .net "d", 0 0, v0x1e26290_0;  alias, 1 drivers
v0x1de9b00_0 .net "mux_in", 3 0, L_0x1e29cf0;  alias, 1 drivers
L_0x1e29cf0 .concat8 [ 1 1 1 1], L_0x1deae30, L_0x7f1b782a5018, L_0x1de9a70, L_0x1df81b0;
S_0x1e25960 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1df3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1e26150_0 .var "c", 0 0;
v0x1e261f0_0 .net "clk", 0 0, v0x1e294c0_0;  1 drivers
v0x1e26290_0 .var "d", 0 0;
v0x1e26330_0 .var "wavedrom_enable", 0 0;
v0x1e263d0_0 .var "wavedrom_title", 511 0;
E_0x1df1bd0/0 .event negedge, v0x1e261f0_0;
E_0x1df1bd0/1 .event posedge, v0x1e261f0_0;
E_0x1df1bd0 .event/or E_0x1df1bd0/0, E_0x1df1bd0/1;
E_0x1df1e40 .event negedge, v0x1e261f0_0;
E_0x1df21e0 .event posedge, v0x1e261f0_0;
S_0x1e25c50 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1e25960;
 .timescale -12 -12;
v0x1e25e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e25f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1e25960;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e26580 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1df3260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1e030d0 .functor AND 1, v0x1e26150_0, v0x1e26290_0, C4<1>, C4<1>;
L_0x1e29e80 .functor NOT 1, v0x1e26290_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a020 .functor NOT 1, v0x1e26150_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a090 .functor NOT 1, v0x1e26290_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a130 .functor AND 1, L_0x1e2a020, L_0x1e2a090, C4<1>, C4<1>;
L_0x1e2a450 .functor NOT 1, v0x1e26150_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a610 .functor NOT 1, v0x1e26290_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a680 .functor AND 1, L_0x1e2a450, L_0x1e2a610, C4<1>, C4<1>;
L_0x1e2a7e0 .functor OR 1, v0x1e26150_0, L_0x1e2a680, C4<0>, C4<0>;
L_0x1e2a8f0 .functor BUFZ 1, v0x1e26150_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a9c0 .functor NOT 1, v0x1e26150_0, C4<0>, C4<0>, C4<0>;
L_0x7f1b782a52a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x1e2abf0 .functor AND 4, L_0x7f1b782a52a0, L_0x1e2aad0, C4<1111>, C4<1111>;
L_0x7f1b782a52e8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x1e2af90 .functor AND 4, L_0x7f1b782a52e8, L_0x1e2ae20, C4<1111>, C4<1111>;
L_0x1e2b050 .functor OR 4, L_0x1e2abf0, L_0x1e2af90, C4<0000>, C4<0000>;
L_0x1e2ace0 .functor AND 4, L_0x1e2b1e0, L_0x1e2b400, C4<1111>, C4<1111>;
L_0x1e2b630 .functor OR 4, L_0x1e2b050, L_0x1e2ace0, C4<0000>, C4<0000>;
L_0x1e2bb00 .functor AND 4, L_0x1e2b7d0, L_0x1e2ba10, C4<1111>, C4<1111>;
L_0x1e2bbc0 .functor OR 4, L_0x1e2b630, L_0x1e2bb00, C4<0000>, C4<0000>;
v0x1e26760_0 .net *"_ivl_10", 0 0, L_0x1e2a020;  1 drivers
v0x1e26860_0 .net *"_ivl_12", 0 0, L_0x1e2a090;  1 drivers
v0x1e26940_0 .net *"_ivl_14", 0 0, L_0x1e2a130;  1 drivers
v0x1e26a00_0 .net *"_ivl_19", 0 0, L_0x1e2a450;  1 drivers
v0x1e26ae0_0 .net *"_ivl_2", 0 0, L_0x1e030d0;  1 drivers
v0x1e26c10_0 .net *"_ivl_21", 0 0, L_0x1e2a610;  1 drivers
v0x1e26cf0_0 .net *"_ivl_23", 0 0, L_0x1e2a680;  1 drivers
v0x1e26dd0_0 .net *"_ivl_25", 0 0, L_0x1e2a7e0;  1 drivers
v0x1e26eb0_0 .net *"_ivl_35", 3 0, L_0x7f1b782a52a0;  1 drivers
v0x1e26f90_0 .net *"_ivl_40", 0 0, L_0x1e2aa30;  1 drivers
v0x1e27070_0 .net *"_ivl_41", 3 0, L_0x1e2aad0;  1 drivers
L_0x7f1b782a50f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e27150_0 .net *"_ivl_44", 2 0, L_0x7f1b782a50f0;  1 drivers
v0x1e27230_0 .net *"_ivl_45", 3 0, L_0x1e2abf0;  1 drivers
v0x1e27310_0 .net *"_ivl_47", 3 0, L_0x7f1b782a52e8;  1 drivers
v0x1e273f0_0 .net *"_ivl_52", 0 0, L_0x1e2ad50;  1 drivers
v0x1e274d0_0 .net *"_ivl_53", 3 0, L_0x1e2ae20;  1 drivers
L_0x7f1b782a5138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e275b0_0 .net *"_ivl_56", 2 0, L_0x7f1b782a5138;  1 drivers
v0x1e27690_0 .net *"_ivl_57", 3 0, L_0x1e2af90;  1 drivers
v0x1e27770_0 .net *"_ivl_59", 3 0, L_0x1e2b050;  1 drivers
v0x1e27850_0 .net *"_ivl_6", 0 0, L_0x1e29e80;  1 drivers
v0x1e27930_0 .net *"_ivl_61", 3 0, L_0x1e2b1e0;  1 drivers
L_0x7f1b782a5180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e27a10_0 .net *"_ivl_64", 2 0, L_0x7f1b782a5180;  1 drivers
v0x1e27af0_0 .net *"_ivl_66", 0 0, L_0x1e2b360;  1 drivers
v0x1e27bd0_0 .net *"_ivl_67", 3 0, L_0x1e2b400;  1 drivers
L_0x7f1b782a51c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e27cb0_0 .net *"_ivl_70", 2 0, L_0x7f1b782a51c8;  1 drivers
v0x1e27d90_0 .net *"_ivl_71", 3 0, L_0x1e2ace0;  1 drivers
v0x1e27e70_0 .net *"_ivl_73", 3 0, L_0x1e2b630;  1 drivers
v0x1e27f50_0 .net *"_ivl_75", 3 0, L_0x1e2b7d0;  1 drivers
L_0x7f1b782a5210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e28030_0 .net *"_ivl_78", 2 0, L_0x7f1b782a5210;  1 drivers
v0x1e28110_0 .net *"_ivl_80", 0 0, L_0x1e2b910;  1 drivers
v0x1e281f0_0 .net *"_ivl_81", 3 0, L_0x1e2ba10;  1 drivers
L_0x7f1b782a5258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e282d0_0 .net *"_ivl_84", 2 0, L_0x7f1b782a5258;  1 drivers
v0x1e283b0_0 .net *"_ivl_85", 3 0, L_0x1e2bb00;  1 drivers
L_0x7f1b782a5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e286a0_0 .net "ab_00", 0 0, L_0x7f1b782a5060;  1 drivers
L_0x7f1b782a50a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e28760_0 .net "ab_01", 0 0, L_0x7f1b782a50a8;  1 drivers
v0x1e28820_0 .net "ab_10", 0 0, L_0x1e2a9c0;  1 drivers
v0x1e288e0_0 .net "ab_11", 0 0, L_0x1e2a8f0;  1 drivers
v0x1e289a0_0 .net "c", 0 0, v0x1e26150_0;  alias, 1 drivers
v0x1e28a40_0 .net "d", 0 0, v0x1e26290_0;  alias, 1 drivers
v0x1e28b30_0 .net8 "mux_in", 3 0, RS_0x7f1b782eea98;  alias, 2 drivers
L_0x1e2a270 .concat8 [ 1 1 1 1], L_0x1e2a7e0, L_0x1e2a130, L_0x1e29e80, L_0x1e030d0;
L_0x1e2aa30 .part RS_0x7f1b782eea98, 0, 1;
L_0x1e2aad0 .concat [ 1 3 0 0], L_0x1e2aa30, L_0x7f1b782a50f0;
L_0x1e2ad50 .part RS_0x7f1b782eea98, 1, 1;
L_0x1e2ae20 .concat [ 1 3 0 0], L_0x1e2ad50, L_0x7f1b782a5138;
L_0x1e2b1e0 .concat [ 1 3 0 0], L_0x1e2a8f0, L_0x7f1b782a5180;
L_0x1e2b360 .part RS_0x7f1b782eea98, 2, 1;
L_0x1e2b400 .concat [ 1 3 0 0], L_0x1e2b360, L_0x7f1b782a51c8;
L_0x1e2b7d0 .concat [ 1 3 0 0], L_0x1e2a9c0, L_0x7f1b782a5210;
L_0x1e2b910 .part RS_0x7f1b782eea98, 3, 1;
L_0x1e2ba10 .concat [ 1 3 0 0], L_0x1e2b910, L_0x7f1b782a5258;
S_0x1e28c90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1df3260;
 .timescale -12 -12;
E_0x1ddb9f0 .event anyedge, v0x1e29800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e29800_0;
    %nor/r;
    %assign/vec4 v0x1e29800_0, 0;
    %wait E_0x1ddb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e25960;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e26290_0, 0;
    %assign/vec4 v0x1e26150_0, 0;
    %wait E_0x1df1e40;
    %wait E_0x1df21e0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e26290_0, 0;
    %assign/vec4 v0x1e26150_0, 0;
    %wait E_0x1df21e0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e26290_0, 0;
    %assign/vec4 v0x1e26150_0, 0;
    %wait E_0x1df21e0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e26290_0, 0;
    %assign/vec4 v0x1e26150_0, 0;
    %wait E_0x1df21e0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e26290_0, 0;
    %assign/vec4 v0x1e26150_0, 0;
    %wait E_0x1df1e40;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e25f50;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df1bd0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1e26290_0, 0;
    %assign/vec4 v0x1e26150_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1df3260;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e294c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e29800_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1df3260;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e294c0_0;
    %inv;
    %store/vec4 v0x1e294c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1df3260;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e261f0_0, v0x1e29980_0, v0x1e29420_0, v0x1e29560_0, v0x1e296a0_0, v0x1e29600_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1df3260;
T_7 ;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1df3260;
T_8 ;
    %wait E_0x1df1bd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e29740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29740_0, 4, 32;
    %load/vec4 v0x1e298c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29740_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e29740_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29740_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e296a0_0;
    %load/vec4 v0x1e296a0_0;
    %load/vec4 v0x1e29600_0;
    %xor;
    %load/vec4 v0x1e296a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29740_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e29740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29740_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2014_q3/iter0/response15/top_module.sv";
