# started on Wed Jan 15 08:14:30 2025

902.22	msec	task-clock:u	902223200	100.00	0.999	CPUs utilized
0		context-switches:u	902223200	100.00	0.000	/sec
0		cpu-migrations:u	902223200	100.00	0.000	/sec
34		page-faults:u	902223200	100.00	37.685	/sec
2161280531		cycles:u	451278905	50.00	2.396	GHz
6437883215		instructions:u	454658092	50.00	2.98	insn per cycle
2160927948		branches:u	454806798	50.00	2.395	G/sec
4128		branch-misses:u	454790220	50.00	0.00	of all branches
77505		L1-dcache-loads:u	454779018	50.00	85.904	K/sec
3941		L1-dcache-load-misses:u	454811481	50.00	5.08	of all L1-dcache accesses
8151		LLC-loads:u	454590149	50.00	9.034	K/sec
42		LLC-load-misses:u	383698000	42.00	0.52	of all LL-cache accesses
2149231137		L1-icache-loads:u	383568365	42.00	2.382	G/sec
51		L1-icache-load-misses:u	383434682	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383444425	42.00	0.000	/sec
7		dTLB-load-misses:u	383473310	42.00		
2136605580		iTLB-loads:u	383633053	42.00	2.368	G/sec
14		iTLB-load-misses:u	383651607	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
