Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Dropbox/Omat/trunk/EP994A/fpga/work/tb_tms9900_isim_beh.exe" -prj "D:/Dropbox/Omat/trunk/EP994A/fpga/work/tb_tms9900_beh.prj" "work.tb_tms9900" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Dropbox/Omat/trunk/EP994A/fpga/work/../src/alu9900.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/Dropbox/Omat/trunk/EP994A/fpga/work/../ep994a/ipcore_dir/multiplier.vhd" into library work
Parsing VHDL file "D:/Dropbox/Omat/trunk/EP994A/fpga/work/../src/tms9900.vhd" into library work
Parsing VHDL file "D:/Dropbox/Omat/trunk/EP994A/fpga/work/../src/ghdl/testrom.vhd" into library work
Parsing VHDL file "D:/Dropbox/Omat/trunk/EP994A/fpga/work/../src/ghdl/epcache.vhd" into library work
Parsing VHDL file "D:/Dropbox/Omat/trunk/EP994A/fpga/work/../src/ghdl/ghdl_tb_tms9900.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module alu9900
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package vcomponents
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_2
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"spartan6",1...]
Compiling architecture multiplier_a of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity tms9900 [tms9900_default]
Compiling architecture behavioral of entity testrom [testrom_default]
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(36,0,0,0,true,true,"...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture bram_v of entity BRAM_SINGLE_MACRO [\BRAM_SINGLE_MACRO("18Kb","SPART...]
Compiling architecture behavioral of entity epcache [epcache_default]
Compiling architecture behavior of entity tb_tms9900
Time Resolution for simulation is 1ps.
Compiled 31 VHDL Units
Compiled 2 Verilog Units
Built simulation executable D:/Dropbox/Omat/trunk/EP994A/fpga/work/tb_tms9900_isim_beh.exe
Fuse Memory Usage: 169492 KB
Fuse CPU Usage: 5014 ms
