INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
