<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Nov 10 21:06:18 2024" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:vcu118:part0:2.4" DEVICE="xcvu9p" NAME="verify_top" PACKAGE="flga2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="main_clk" SIGIS="clk" SIGNAME="External_Ports_main_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr" PORT="aclk"/>
        <CONNECTION INSTANCE="sr_cr" PORT="aclk"/>
        <CONNECTION INSTANCE="top" PORT="main_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="main_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_main_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top" PORT="main_rst"/>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="398437500" DIR="I" NAME="sa_clk" SIGIS="clk" SIGNAME="External_Ports_sa_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top" PORT="sa_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="12" FULLNAME="/ddr" HWVERSION="1.1" INSTANCE="ddr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="verify_top_axi_vip_0_1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_main_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="main_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ddr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ddr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="ddr_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ddr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ddr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ddr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ddr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ddr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ddr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="ddr_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ddr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ddr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="dma_m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="top_dma_m_axi" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="verify_top_main_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/sr_cr" HWVERSION="1.1" INSTANCE="sr_cr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="verify_top_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_main_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="main_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="sr_cr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="sr_cr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="sr_cr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="sr_cr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="sr_cr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="sr_cr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="sr_cr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="sr_cr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="sr_cr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="sr_cr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top" PORT="sr_cr_S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sr_cr_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="verify_top_main_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="top" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="sr_cr_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="top"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/top" HWVERSION="1.0" INSTANCE="top" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="top" VLNV="xilinx.com:module_ref:top:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="sr_cr_S_AXI" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="verify_top_top_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="main_clk" SIGIS="clk" SIGNAME="External_Ports_main_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="main_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="398437500" DIR="I" NAME="sa_clk" SIGIS="clk" SIGNAME="External_Ports_sa_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sa_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="main_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_main_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="main_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="sr_cr_S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="sr_cr_S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sr_cr_S_AXI_AWVALID" SIGIS="undef" SIGNAME="sr_cr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sr_cr_S_AXI_AWREADY" SIGIS="undef" SIGNAME="sr_cr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sr_cr_S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sr_cr_S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sr_cr_S_AXI_WVALID" SIGIS="undef" SIGNAME="sr_cr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sr_cr_S_AXI_WREADY" SIGIS="undef" SIGNAME="sr_cr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sr_cr_S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sr_cr_S_AXI_BVALID" SIGIS="undef" SIGNAME="sr_cr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sr_cr_S_AXI_BREADY" SIGIS="undef" SIGNAME="sr_cr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="sr_cr_S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="sr_cr_S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sr_cr_S_AXI_ARVALID" SIGIS="undef" SIGNAME="sr_cr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sr_cr_S_AXI_ARREADY" SIGIS="undef" SIGNAME="sr_cr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sr_cr_S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sr_cr_S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="sr_cr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sr_cr_S_AXI_RVALID" SIGIS="undef" SIGNAME="sr_cr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sr_cr_S_AXI_RREADY" SIGIS="undef" SIGNAME="sr_cr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sr_cr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dma_m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dma_m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dma_m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma_m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dma_m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_awlock" SIGIS="undef" SIGNAME="ddr_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dma_m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma_m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_awvalid" SIGIS="undef" SIGNAME="ddr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_m_axi_awready" SIGIS="undef" SIGNAME="ddr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dma_m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dma_m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_wlast" SIGIS="undef" SIGNAME="ddr_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_wvalid" SIGIS="undef" SIGNAME="ddr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_m_axi_wready" SIGIS="undef" SIGNAME="ddr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dma_m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="dma_m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_m_axi_bvalid" SIGIS="undef" SIGNAME="ddr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_bready" SIGIS="undef" SIGNAME="ddr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dma_m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dma_m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dma_m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma_m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dma_m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_arlock" SIGIS="undef" SIGNAME="ddr_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dma_m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dma_m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_arvalid" SIGIS="undef" SIGNAME="ddr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_m_axi_arready" SIGIS="undef" SIGNAME="ddr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dma_m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dma_m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="dma_m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_m_axi_rlast" SIGIS="undef" SIGNAME="ddr_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_m_axi_rvalid" SIGIS="undef" SIGNAME="ddr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_m_axi_rready" SIGIS="undef" SIGNAME="ddr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="xdma_usr_irq_req" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="top_dma_m_axi" DATAWIDTH="512" NAME="dma_m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="verify_top_main_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="dma_m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="dma_m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="dma_m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="dma_m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="dma_m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="dma_m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="dma_m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="dma_m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="dma_m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="dma_m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="dma_m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="dma_m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="dma_m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="dma_m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="dma_m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="dma_m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="dma_m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="dma_m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="dma_m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="dma_m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="dma_m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="dma_m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="dma_m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="dma_m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="dma_m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="dma_m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="dma_m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="dma_m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="dma_m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="dma_m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="dma_m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="dma_m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="dma_m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="dma_m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="dma_m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sr_cr_M_AXI" DATAWIDTH="32" NAME="sr_cr_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="verify_top_main_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="sr_cr_S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="sr_cr_S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="sr_cr_S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="sr_cr_S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="sr_cr_S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="sr_cr_S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="sr_cr_S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="sr_cr_S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="sr_cr_S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="sr_cr_S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="sr_cr_S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="sr_cr_S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="sr_cr_S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="sr_cr_S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="sr_cr_S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="sr_cr_S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="sr_cr_S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="sr_cr_S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="sr_cr_S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="ddr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="dma_m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="verify_top_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_main_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="main_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr" PORT="aresetn"/>
            <CONNECTION INSTANCE="sr_cr" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
