Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 30 19:20:32 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file FPU_Multiplication_Function_control_sets_placed.rpt
| Design       : FPU_Multiplication_Function
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |    87 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             295 |           89 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                       |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_2[0]                       | FSM_FPU_Multiplication/AR[1]        |                1 |              1 |
|  clk_IBUF_BUFG |                                                            | FSM_FPU_Multiplication/AR[1]        |                2 |              2 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_9[0]                       | FSM_FPU_Multiplication/Q_reg[14][0] |                2 |              5 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/FSM_sequential_state_reg[5]_i_1_n_0 | rst_IBUF                            |                4 |              6 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0][0]                         | FSM_FPU_Multiplication/AR[1]        |                2 |              9 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_0[0]                       | FSM_FPU_Multiplication/AR[1]        |                3 |              9 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_5[0]                       | FSM_FPU_Multiplication/AR[1]        |                3 |              9 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_3[0]                       | FSM_FPU_Multiplication/AR[1]        |                2 |              9 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_4[0]                       | FSM_FPU_Multiplication/AR[1]        |                3 |              9 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_7[0]                       | FSM_FPU_Multiplication/AR[1]        |                3 |              9 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_6[0]                       | FSM_FPU_Multiplication/AR[1]        |                3 |             10 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_9[0]                       | FSM_FPU_Multiplication/AR[0]        |                3 |             13 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_4[0]                       | FSM_FPU_Multiplication/AR[0]        |                4 |             23 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_7[0]                       | FSM_FPU_Multiplication/AR[0]        |                5 |             23 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_2[0]                       | FSM_FPU_Multiplication/AR[0]        |               12 |             24 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/E[0]                                | FSM_FPU_Multiplication/Q_reg[14][0] |                7 |             25 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_1[0]                       | FSM_FPU_Multiplication/AR[0]        |                7 |             29 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_1[0]                       | FSM_FPU_Multiplication/Q_reg[14][0] |               15 |             35 |
|  clk_IBUF_BUFG | FSM_FPU_Multiplication/Q_reg[0]_8[0]                       | FSM_FPU_Multiplication/Q_reg[14][0] |               10 |             47 |
+----------------+------------------------------------------------------------+-------------------------------------+------------------+----------------+


