ARM GAS  /tmp/ccDF7Mve.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccDF7Mve.s 			page 2


  31:Core/Src/gpio.c **** 
  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins as
  35:Core/Src/gpio.c ****         * Analog
  36:Core/Src/gpio.c ****         * Input
  37:Core/Src/gpio.c ****         * Output
  38:Core/Src/gpio.c ****         * EVENT_OUT
  39:Core/Src/gpio.c ****         * EXTI
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 36
  36              		.cfi_offset 4, -36
  37              		.cfi_offset 5, -32
  38              		.cfi_offset 6, -28
  39              		.cfi_offset 7, -24
  40              		.cfi_offset 8, -20
  41              		.cfi_offset 9, -16
  42              		.cfi_offset 10, -12
  43              		.cfi_offset 11, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 96
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  48              		.loc 1 44 3 view .LVU1
  49              		.loc 1 44 20 is_stmt 0 view .LVU2
  50 0006 0024     		movs	r4, #0
  51 0008 0994     		str	r4, [sp, #36]
  52 000a 0A94     		str	r4, [sp, #40]
  53 000c 0B94     		str	r4, [sp, #44]
  54 000e 0C94     		str	r4, [sp, #48]
  55 0010 0D94     		str	r4, [sp, #52]
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  56              		.loc 1 47 3 is_stmt 1 view .LVU3
  57              	.LBB2:
  58              		.loc 1 47 3 view .LVU4
  59 0012 0194     		str	r4, [sp, #4]
  60              		.loc 1 47 3 view .LVU5
  61 0014 634B     		ldr	r3, .L3
  62 0016 1A6B     		ldr	r2, [r3, #48]
  63 0018 42F00402 		orr	r2, r2, #4
  64 001c 1A63     		str	r2, [r3, #48]
  65              		.loc 1 47 3 view .LVU6
  66 001e 1A6B     		ldr	r2, [r3, #48]
  67 0020 02F00402 		and	r2, r2, #4
  68 0024 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccDF7Mve.s 			page 3


  69              		.loc 1 47 3 view .LVU7
  70 0026 019A     		ldr	r2, [sp, #4]
  71              	.LBE2:
  72              		.loc 1 47 3 view .LVU8
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  73              		.loc 1 48 3 view .LVU9
  74              	.LBB3:
  75              		.loc 1 48 3 view .LVU10
  76 0028 0294     		str	r4, [sp, #8]
  77              		.loc 1 48 3 view .LVU11
  78 002a 1A6B     		ldr	r2, [r3, #48]
  79 002c 42F02002 		orr	r2, r2, #32
  80 0030 1A63     		str	r2, [r3, #48]
  81              		.loc 1 48 3 view .LVU12
  82 0032 1A6B     		ldr	r2, [r3, #48]
  83 0034 02F02002 		and	r2, r2, #32
  84 0038 0292     		str	r2, [sp, #8]
  85              		.loc 1 48 3 view .LVU13
  86 003a 029A     		ldr	r2, [sp, #8]
  87              	.LBE3:
  88              		.loc 1 48 3 view .LVU14
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  89              		.loc 1 49 3 view .LVU15
  90              	.LBB4:
  91              		.loc 1 49 3 view .LVU16
  92 003c 0394     		str	r4, [sp, #12]
  93              		.loc 1 49 3 view .LVU17
  94 003e 1A6B     		ldr	r2, [r3, #48]
  95 0040 42F08002 		orr	r2, r2, #128
  96 0044 1A63     		str	r2, [r3, #48]
  97              		.loc 1 49 3 view .LVU18
  98 0046 1A6B     		ldr	r2, [r3, #48]
  99 0048 02F08002 		and	r2, r2, #128
 100 004c 0392     		str	r2, [sp, #12]
 101              		.loc 1 49 3 view .LVU19
 102 004e 039A     		ldr	r2, [sp, #12]
 103              	.LBE4:
 104              		.loc 1 49 3 view .LVU20
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 105              		.loc 1 50 3 view .LVU21
 106              	.LBB5:
 107              		.loc 1 50 3 view .LVU22
 108 0050 0494     		str	r4, [sp, #16]
 109              		.loc 1 50 3 view .LVU23
 110 0052 1A6B     		ldr	r2, [r3, #48]
 111 0054 42F00102 		orr	r2, r2, #1
 112 0058 1A63     		str	r2, [r3, #48]
 113              		.loc 1 50 3 view .LVU24
 114 005a 1A6B     		ldr	r2, [r3, #48]
 115 005c 02F00102 		and	r2, r2, #1
 116 0060 0492     		str	r2, [sp, #16]
 117              		.loc 1 50 3 view .LVU25
 118 0062 049A     		ldr	r2, [sp, #16]
 119              	.LBE5:
 120              		.loc 1 50 3 view .LVU26
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 121              		.loc 1 51 3 view .LVU27
ARM GAS  /tmp/ccDF7Mve.s 			page 4


 122              	.LBB6:
 123              		.loc 1 51 3 view .LVU28
 124 0064 0594     		str	r4, [sp, #20]
 125              		.loc 1 51 3 view .LVU29
 126 0066 1A6B     		ldr	r2, [r3, #48]
 127 0068 42F01002 		orr	r2, r2, #16
 128 006c 1A63     		str	r2, [r3, #48]
 129              		.loc 1 51 3 view .LVU30
 130 006e 1A6B     		ldr	r2, [r3, #48]
 131 0070 02F01002 		and	r2, r2, #16
 132 0074 0592     		str	r2, [sp, #20]
 133              		.loc 1 51 3 view .LVU31
 134 0076 059A     		ldr	r2, [sp, #20]
 135              	.LBE6:
 136              		.loc 1 51 3 view .LVU32
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 137              		.loc 1 52 3 view .LVU33
 138              	.LBB7:
 139              		.loc 1 52 3 view .LVU34
 140 0078 0694     		str	r4, [sp, #24]
 141              		.loc 1 52 3 view .LVU35
 142 007a 1A6B     		ldr	r2, [r3, #48]
 143 007c 42F00202 		orr	r2, r2, #2
 144 0080 1A63     		str	r2, [r3, #48]
 145              		.loc 1 52 3 view .LVU36
 146 0082 1A6B     		ldr	r2, [r3, #48]
 147 0084 02F00202 		and	r2, r2, #2
 148 0088 0692     		str	r2, [sp, #24]
 149              		.loc 1 52 3 view .LVU37
 150 008a 069A     		ldr	r2, [sp, #24]
 151              	.LBE7:
 152              		.loc 1 52 3 view .LVU38
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 153              		.loc 1 53 3 view .LVU39
 154              	.LBB8:
 155              		.loc 1 53 3 view .LVU40
 156 008c 0794     		str	r4, [sp, #28]
 157              		.loc 1 53 3 view .LVU41
 158 008e 1A6B     		ldr	r2, [r3, #48]
 159 0090 42F00802 		orr	r2, r2, #8
 160 0094 1A63     		str	r2, [r3, #48]
 161              		.loc 1 53 3 view .LVU42
 162 0096 1A6B     		ldr	r2, [r3, #48]
 163 0098 02F00802 		and	r2, r2, #8
 164 009c 0792     		str	r2, [sp, #28]
 165              		.loc 1 53 3 view .LVU43
 166 009e 079A     		ldr	r2, [sp, #28]
 167              	.LBE8:
 168              		.loc 1 53 3 view .LVU44
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 169              		.loc 1 54 3 view .LVU45
 170              	.LBB9:
 171              		.loc 1 54 3 view .LVU46
 172 00a0 0894     		str	r4, [sp, #32]
 173              		.loc 1 54 3 view .LVU47
 174 00a2 1A6B     		ldr	r2, [r3, #48]
 175 00a4 42F04002 		orr	r2, r2, #64
ARM GAS  /tmp/ccDF7Mve.s 			page 5


 176 00a8 1A63     		str	r2, [r3, #48]
 177              		.loc 1 54 3 view .LVU48
 178 00aa 1B6B     		ldr	r3, [r3, #48]
 179 00ac 03F04003 		and	r3, r3, #64
 180 00b0 0893     		str	r3, [sp, #32]
 181              		.loc 1 54 3 view .LVU49
 182 00b2 089B     		ldr	r3, [sp, #32]
 183              	.LBE9:
 184              		.loc 1 54 3 view .LVU50
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOF, LED_Pin|T1_Pin|T2_Pin, GPIO_PIN_RESET);
 185              		.loc 1 57 3 view .LVU51
 186 00b4 3C4D     		ldr	r5, .L3+4
 187 00b6 2246     		mov	r2, r4
 188 00b8 4FF4C441 		mov	r1, #25088
 189 00bc 2846     		mov	r0, r5
 190 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 191              	.LVL0:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LCD_BACK_Pin|D4_Pin|A2_Pin|D5_Pin
 192              		.loc 1 60 3 view .LVU52
 193 00c2 DFF8F0B0 		ldr	fp, .L3+16
 194 00c6 2246     		mov	r2, r4
 195 00c8 48F2F831 		movw	r1, #33784
 196 00cc 5846     		mov	r0, fp
 197 00ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 198              	.LVL1:
  61:Core/Src/gpio.c ****                           |A3_Pin|D6_Pin|A4_Pin|D7_Pin, GPIO_PIN_RESET);
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  64:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOG, FSK_Pin|D0_Pin|UCLK_Pin|D2_Pin
 199              		.loc 1 64 3 view .LVU53
 200 00d2 DFF8E4A0 		ldr	r10, .L3+20
 201 00d6 2246     		mov	r2, r4
 202 00d8 4EF68031 		movw	r1, #60288
 203 00dc 5046     		mov	r0, r10
 204 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 205              	.LVL2:
  65:Core/Src/gpio.c ****                           |A0_Pin|D3_Pin|A1_Pin, GPIO_PIN_RESET);
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  68:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, OSK_Pin|D1_Pin, GPIO_PIN_RESET);
 206              		.loc 1 68 3 view .LVU54
 207 00e2 DFF8D890 		ldr	r9, .L3+24
 208 00e6 2246     		mov	r2, r4
 209 00e8 C021     		movs	r1, #192
 210 00ea 4846     		mov	r0, r9
 211 00ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 212              	.LVL3:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  71:Core/Src/gpio.c ****   HAL_GPIO_WritePin(RD_GPIO_Port, RD_Pin, GPIO_PIN_RESET);
 213              		.loc 1 71 3 view .LVU55
 214 00f0 DFF8CC80 		ldr	r8, .L3+28
 215 00f4 2246     		mov	r2, r4
ARM GAS  /tmp/ccDF7Mve.s 			page 6


 216 00f6 4FF48071 		mov	r1, #256
 217 00fa 4046     		mov	r0, r8
 218 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 219              	.LVL4:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  74:Core/Src/gpio.c ****   HAL_GPIO_WritePin(WD_GPIO_Port, WD_Pin, GPIO_PIN_RESET);
 220              		.loc 1 74 3 view .LVU56
 221 0100 2A4F     		ldr	r7, .L3+8
 222 0102 2246     		mov	r2, r4
 223 0104 4021     		movs	r1, #64
 224 0106 3846     		mov	r0, r7
 225 0108 FFF7FEFF 		bl	HAL_GPIO_WritePin
 226              	.LVL5:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  77:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOE, A5_Pin|RST_Pin, GPIO_PIN_RESET);
 227              		.loc 1 77 3 view .LVU57
 228 010c 2246     		mov	r2, r4
 229 010e 0321     		movs	r1, #3
 230 0110 2748     		ldr	r0, .L3+12
 231 0112 FFF7FEFF 		bl	HAL_GPIO_WritePin
 232              	.LVL6:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pins : PFPin PFPin PFPin */
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED_Pin|T1_Pin|T2_Pin;
 233              		.loc 1 80 3 view .LVU58
 234              		.loc 1 80 23 is_stmt 0 view .LVU59
 235 0116 4FF4C443 		mov	r3, #25088
 236 011a 0993     		str	r3, [sp, #36]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 237              		.loc 1 81 3 is_stmt 1 view .LVU60
 238              		.loc 1 81 24 is_stmt 0 view .LVU61
 239 011c 0126     		movs	r6, #1
 240 011e 0A96     		str	r6, [sp, #40]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 82 3 is_stmt 1 view .LVU62
 242              		.loc 1 82 24 is_stmt 0 view .LVU63
 243 0120 0B94     		str	r4, [sp, #44]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 244              		.loc 1 83 3 is_stmt 1 view .LVU64
 245              		.loc 1 83 25 is_stmt 0 view .LVU65
 246 0122 0C94     		str	r4, [sp, #48]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 247              		.loc 1 84 3 is_stmt 1 view .LVU66
 248 0124 09A9     		add	r1, sp, #36
 249 0126 2846     		mov	r0, r5
 250 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 251              	.LVL7:
  85:Core/Src/gpio.c **** 
  86:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin PBPin
  87:Core/Src/gpio.c ****                            PBPin PBPin PBPin PBPin */
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LCD_BACK_Pin|D4_Pin|A2_Pin|D5_Pin
 252              		.loc 1 88 3 view .LVU67
 253              		.loc 1 88 23 is_stmt 0 view .LVU68
 254 012c 48F2F833 		movw	r3, #33784
 255 0130 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccDF7Mve.s 			page 7


  89:Core/Src/gpio.c ****                           |A3_Pin|D6_Pin|A4_Pin|D7_Pin;
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 256              		.loc 1 90 3 is_stmt 1 view .LVU69
 257              		.loc 1 90 24 is_stmt 0 view .LVU70
 258 0132 0A96     		str	r6, [sp, #40]
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 91 3 is_stmt 1 view .LVU71
 260              		.loc 1 91 24 is_stmt 0 view .LVU72
 261 0134 0B94     		str	r4, [sp, #44]
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 262              		.loc 1 92 3 is_stmt 1 view .LVU73
 263              		.loc 1 92 25 is_stmt 0 view .LVU74
 264 0136 0325     		movs	r5, #3
 265 0138 0C95     		str	r5, [sp, #48]
  93:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 266              		.loc 1 93 3 is_stmt 1 view .LVU75
 267 013a 09A9     		add	r1, sp, #36
 268 013c 5846     		mov	r0, fp
 269 013e FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL8:
  94:Core/Src/gpio.c **** 
  95:Core/Src/gpio.c ****   /*Configure GPIO pins : PGPin PGPin PGPin PGPin
  96:Core/Src/gpio.c ****                            PGPin PGPin PGPin */
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = FSK_Pin|D0_Pin|UCLK_Pin|D2_Pin
 271              		.loc 1 97 3 view .LVU76
 272              		.loc 1 97 23 is_stmt 0 view .LVU77
 273 0142 4EF68033 		movw	r3, #60288
 274 0146 0993     		str	r3, [sp, #36]
  98:Core/Src/gpio.c ****                           |A0_Pin|D3_Pin|A1_Pin;
  99:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 275              		.loc 1 99 3 is_stmt 1 view .LVU78
 276              		.loc 1 99 24 is_stmt 0 view .LVU79
 277 0148 0A96     		str	r6, [sp, #40]
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 100 3 is_stmt 1 view .LVU80
 279              		.loc 1 100 24 is_stmt 0 view .LVU81
 280 014a 0B94     		str	r4, [sp, #44]
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 281              		.loc 1 101 3 is_stmt 1 view .LVU82
 282              		.loc 1 101 25 is_stmt 0 view .LVU83
 283 014c 0C95     		str	r5, [sp, #48]
 102:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 284              		.loc 1 102 3 is_stmt 1 view .LVU84
 285 014e 09A9     		add	r1, sp, #36
 286 0150 5046     		mov	r0, r10
 287 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL9:
 103:Core/Src/gpio.c **** 
 104:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
 105:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = OSK_Pin|D1_Pin;
 289              		.loc 1 105 3 view .LVU85
 290              		.loc 1 105 23 is_stmt 0 view .LVU86
 291 0156 C023     		movs	r3, #192
 292 0158 0993     		str	r3, [sp, #36]
 106:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 293              		.loc 1 106 3 is_stmt 1 view .LVU87
 294              		.loc 1 106 24 is_stmt 0 view .LVU88
ARM GAS  /tmp/ccDF7Mve.s 			page 8


 295 015a 0A96     		str	r6, [sp, #40]
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 107 3 is_stmt 1 view .LVU89
 297              		.loc 1 107 24 is_stmt 0 view .LVU90
 298 015c 0B94     		str	r4, [sp, #44]
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 299              		.loc 1 108 3 is_stmt 1 view .LVU91
 300              		.loc 1 108 25 is_stmt 0 view .LVU92
 301 015e 0C95     		str	r5, [sp, #48]
 109:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 302              		.loc 1 109 3 is_stmt 1 view .LVU93
 303 0160 09A9     		add	r1, sp, #36
 304 0162 4846     		mov	r0, r9
 305 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL10:
 110:Core/Src/gpio.c **** 
 111:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 112:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RD_Pin;
 307              		.loc 1 112 3 view .LVU94
 308              		.loc 1 112 23 is_stmt 0 view .LVU95
 309 0168 4FF48073 		mov	r3, #256
 310 016c 0993     		str	r3, [sp, #36]
 113:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 311              		.loc 1 113 3 is_stmt 1 view .LVU96
 312              		.loc 1 113 24 is_stmt 0 view .LVU97
 313 016e 0A96     		str	r6, [sp, #40]
 114:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 314              		.loc 1 114 3 is_stmt 1 view .LVU98
 315              		.loc 1 114 24 is_stmt 0 view .LVU99
 316 0170 0B94     		str	r4, [sp, #44]
 115:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 317              		.loc 1 115 3 is_stmt 1 view .LVU100
 318              		.loc 1 115 25 is_stmt 0 view .LVU101
 319 0172 0C95     		str	r5, [sp, #48]
 116:Core/Src/gpio.c ****   HAL_GPIO_Init(RD_GPIO_Port, &GPIO_InitStruct);
 320              		.loc 1 116 3 is_stmt 1 view .LVU102
 321 0174 09A9     		add	r1, sp, #36
 322 0176 4046     		mov	r0, r8
 323 0178 FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL11:
 117:Core/Src/gpio.c **** 
 118:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 119:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = WD_Pin;
 325              		.loc 1 119 3 view .LVU103
 326              		.loc 1 119 23 is_stmt 0 view .LVU104
 327 017c 4023     		movs	r3, #64
 328 017e 0993     		str	r3, [sp, #36]
 120:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 329              		.loc 1 120 3 is_stmt 1 view .LVU105
 330              		.loc 1 120 24 is_stmt 0 view .LVU106
 331 0180 0A96     		str	r6, [sp, #40]
 121:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 121 3 is_stmt 1 view .LVU107
 333              		.loc 1 121 24 is_stmt 0 view .LVU108
 334 0182 0B94     		str	r4, [sp, #44]
 122:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 335              		.loc 1 122 3 is_stmt 1 view .LVU109
ARM GAS  /tmp/ccDF7Mve.s 			page 9


 336              		.loc 1 122 25 is_stmt 0 view .LVU110
 337 0184 0C95     		str	r5, [sp, #48]
 123:Core/Src/gpio.c ****   HAL_GPIO_Init(WD_GPIO_Port, &GPIO_InitStruct);
 338              		.loc 1 123 3 is_stmt 1 view .LVU111
 339 0186 09A9     		add	r1, sp, #36
 340 0188 3846     		mov	r0, r7
 341 018a FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL12:
 124:Core/Src/gpio.c **** 
 125:Core/Src/gpio.c ****   /*Configure GPIO pins : PEPin PEPin */
 126:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = A5_Pin|RST_Pin;
 343              		.loc 1 126 3 view .LVU112
 344              		.loc 1 126 23 is_stmt 0 view .LVU113
 345 018e 0995     		str	r5, [sp, #36]
 127:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 346              		.loc 1 127 3 is_stmt 1 view .LVU114
 347              		.loc 1 127 24 is_stmt 0 view .LVU115
 348 0190 0A96     		str	r6, [sp, #40]
 128:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 128 3 is_stmt 1 view .LVU116
 350              		.loc 1 128 24 is_stmt 0 view .LVU117
 351 0192 0B94     		str	r4, [sp, #44]
 129:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 352              		.loc 1 129 3 is_stmt 1 view .LVU118
 353              		.loc 1 129 25 is_stmt 0 view .LVU119
 354 0194 0C95     		str	r5, [sp, #48]
 130:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 355              		.loc 1 130 3 is_stmt 1 view .LVU120
 356 0196 09A9     		add	r1, sp, #36
 357 0198 0548     		ldr	r0, .L3+12
 358 019a FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL13:
 131:Core/Src/gpio.c **** 
 132:Core/Src/gpio.c **** }
 360              		.loc 1 132 1 is_stmt 0 view .LVU121
 361 019e 0FB0     		add	sp, sp, #60
 362              	.LCFI2:
 363              		.cfi_def_cfa_offset 36
 364              		@ sp needed
 365 01a0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 366              	.L4:
 367              		.align	2
 368              	.L3:
 369 01a4 00380240 		.word	1073887232
 370 01a8 00140240 		.word	1073878016
 371 01ac 000C0240 		.word	1073875968
 372 01b0 00100240 		.word	1073876992
 373 01b4 00040240 		.word	1073873920
 374 01b8 00180240 		.word	1073879040
 375 01bc 00080240 		.word	1073874944
 376 01c0 00000240 		.word	1073872896
 377              		.cfi_endproc
 378              	.LFE235:
 380              		.text
 381              	.Letext0:
 382              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 383              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccDF7Mve.s 			page 10


 384              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 385              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/ccDF7Mve.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccDF7Mve.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccDF7Mve.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccDF7Mve.s:369    .text.MX_GPIO_Init:00000000000001a4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
