2018-06-21 11:55:40,166 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:40,178 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:40,197 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:40,197 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:40,198 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:40,199 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:40,199 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:40,199 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:40,200 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:40,200 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.1\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
