0.6
2018.2
Jun 14 2018
20:41:02
E:/sandy/projects/co 2/mips/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/sandy/projects/co 2/mips/project_5/project_5.srcs/sources_1/new/register.v,1549803038,verilog,,,,ALU;ALUControl;Forwarding;INSmem;PC;control;control_mux;hazard;mips;regfile;signextend;stage1;stage2;stage3;stage4;stage5;tb_mips;tb_stage1;tb_stage2;tb_stage3;tb_stage4;tb_stage5,,,,,,,,
