set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {core.svo core_v.sdo}}
	{{"Fast Model"} {core_fast.svo core_v_fast.sdo}}
}
