#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Apr 11 16:44:18 2018
# Process ID: 9144
# Current directory: C:/Users/chris/Desktop/32BitDadda/32bitdadda
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18256 C:\Users\chris\Desktop\32BitDadda\32bitdadda\32bitdadda.xpr
# Log file: C:/Users/chris/Desktop/32BitDadda/32bitdadda/vivado.log
# Journal file: C:/Users/chris/Desktop/32BitDadda/32bitdadda\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 798.352 ; gain = 128.270
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThirtyTwobit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.sim/sim_1/behav'
"xvlog -m64 --relax -prj ThirtyTwobit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/Full-Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage30
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage29
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage28
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage27
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage25
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage23
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage22
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage19
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderStage0
INFO: [VRFC 10-2458] undeclared symbol s34, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:43]
INFO: [VRFC 10-2458] undeclared symbol s35, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:44]
INFO: [VRFC 10-2458] undeclared symbol s36, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:45]
INFO: [VRFC 10-2458] undeclared symbol s37, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:46]
INFO: [VRFC 10-2458] undeclared symbol s38, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:47]
INFO: [VRFC 10-2458] undeclared symbol s39, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:48]
INFO: [VRFC 10-2458] undeclared symbol s40, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:49]
INFO: [VRFC 10-2458] undeclared symbol s41, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:50]
INFO: [VRFC 10-2458] undeclared symbol s42, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:51]
INFO: [VRFC 10-2458] undeclared symbol s43, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:52]
INFO: [VRFC 10-2458] undeclared symbol s44, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:53]
INFO: [VRFC 10-2458] undeclared symbol s45, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:54]
INFO: [VRFC 10-2458] undeclared symbol s46, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:55]
INFO: [VRFC 10-2458] undeclared symbol s47, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:56]
INFO: [VRFC 10-2458] undeclared symbol s48, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:57]
INFO: [VRFC 10-2458] undeclared symbol s49, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:58]
INFO: [VRFC 10-2458] undeclared symbol s50, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:59]
INFO: [VRFC 10-2458] undeclared symbol s51, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:60]
INFO: [VRFC 10-2458] undeclared symbol s52, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:61]
INFO: [VRFC 10-2458] undeclared symbol s53, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:62]
INFO: [VRFC 10-2458] undeclared symbol s54, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:63]
INFO: [VRFC 10-2458] undeclared symbol s55, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:64]
INFO: [VRFC 10-2458] undeclared symbol s56, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:65]
INFO: [VRFC 10-2458] undeclared symbol s57, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:66]
INFO: [VRFC 10-2458] undeclared symbol s58, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:67]
INFO: [VRFC 10-2458] undeclared symbol s59, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:68]
INFO: [VRFC 10-2458] undeclared symbol s60, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:69]
INFO: [VRFC 10-2458] undeclared symbol s61, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/AdderStage0.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow29
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow27
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow25
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow23
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow19
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow30
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow28
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow22
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/FinalSum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalSum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/PartialProductRow31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartialProductRow31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaddaMultiplier
INFO: [VRFC 10-2458] undeclared symbol s65, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s66, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s67, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s68, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s69, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s70, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s71, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s72, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s73, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s74, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s75, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s76, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s77, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s78, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s79, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s80, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s81, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s82, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s83, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s84, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s85, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s86, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s87, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s88, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s89, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s90, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s91, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s92, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:44]
INFO: [VRFC 10-2458] undeclared symbol s93, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s94, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s95, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s96, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s97, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s98, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s99, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s100, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s101, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s102, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s103, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s104, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s105, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s106, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s107, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s108, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s109, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s110, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s111, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s112, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s113, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s114, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s115, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s116, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s117, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s118, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s119, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s120, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s121, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s122, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s123, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s124, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s125, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s126, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s127, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s128, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s129, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s130, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s131, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s132, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s133, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s134, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s135, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [VRFC 10-2458] undeclared symbol s136, assumed default net type wire [C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sources_1/new/DaddaMultiplier.v:45]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.srcs/sim_1/new/4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwobit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 803.172 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 648a069288ad4d6499efedddef3eab74 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ThirtyTwobit_tb_behav xil_defaultlib.ThirtyTwobit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PartialProductRow0
Compiling module xil_defaultlib.PartialProductRow1
Compiling module xil_defaultlib.PartialProductRow2
Compiling module xil_defaultlib.PartialProductRow3
Compiling module xil_defaultlib.PartialProductRow4
Compiling module xil_defaultlib.PartialProductRow5
Compiling module xil_defaultlib.PartialProductRow6
Compiling module xil_defaultlib.PartialProductRow7
Compiling module xil_defaultlib.PartialProductRow8
Compiling module xil_defaultlib.PartialProductRow9
Compiling module xil_defaultlib.PartialProductRow10
Compiling module xil_defaultlib.PartialProductRow11
Compiling module xil_defaultlib.PartialProductRow12
Compiling module xil_defaultlib.PartialProductRow13
Compiling module xil_defaultlib.PartialProductRow14
Compiling module xil_defaultlib.PartialProductRow15
Compiling module xil_defaultlib.PartialProductRow16
Compiling module xil_defaultlib.PartialProductRow17
Compiling module xil_defaultlib.PartialProductRow18
Compiling module xil_defaultlib.PartialProductRow19
Compiling module xil_defaultlib.PartialProductRow20
Compiling module xil_defaultlib.PartialProductRow21
Compiling module xil_defaultlib.PartialProductRow22
Compiling module xil_defaultlib.PartialProductRow23
Compiling module xil_defaultlib.PartialProductRow24
Compiling module xil_defaultlib.PartialProductRow25
Compiling module xil_defaultlib.PartialProductRow26
Compiling module xil_defaultlib.PartialProductRow27
Compiling module xil_defaultlib.PartialProductRow28
Compiling module xil_defaultlib.PartialProductRow29
Compiling module xil_defaultlib.PartialProductRow30
Compiling module xil_defaultlib.PartialProductRow31
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.AdderStage0
Compiling module xil_defaultlib.AdderStage1
Compiling module xil_defaultlib.AdderStage2
Compiling module xil_defaultlib.AdderStage3
Compiling module xil_defaultlib.AdderStage4
Compiling module xil_defaultlib.AdderStage5
Compiling module xil_defaultlib.AdderStage6
Compiling module xil_defaultlib.AdderStage7
Compiling module xil_defaultlib.AdderStage8
Compiling module xil_defaultlib.AdderStage9
Compiling module xil_defaultlib.AdderStage10
Compiling module xil_defaultlib.AdderStage11
Compiling module xil_defaultlib.AdderStage12
Compiling module xil_defaultlib.AdderStage13
Compiling module xil_defaultlib.AdderStage14
Compiling module xil_defaultlib.AdderStage15
Compiling module xil_defaultlib.AdderStage16
Compiling module xil_defaultlib.AdderStage17
Compiling module xil_defaultlib.AdderStage18
Compiling module xil_defaultlib.AdderStage19
Compiling module xil_defaultlib.AdderStage20
Compiling module xil_defaultlib.AdderStage21
Compiling module xil_defaultlib.AdderStage22
Compiling module xil_defaultlib.AdderStage23
Compiling module xil_defaultlib.AdderStage24
Compiling module xil_defaultlib.AdderStage25
Compiling module xil_defaultlib.AdderStage26
Compiling module xil_defaultlib.AdderStage27
Compiling module xil_defaultlib.AdderStage28
Compiling module xil_defaultlib.AdderStage29
Compiling module xil_defaultlib.AdderStage30
Compiling module xil_defaultlib.FinalSum
Compiling module xil_defaultlib.DaddaMultiplier
Compiling module xil_defaultlib.ThirtyTwobit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ThirtyTwobit_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.sim/sim_1/behav/xsim.dir/ThirtyTwobit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 11 16:45:17 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 803.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThirtyTwobit_tb_behav -key {Behavioral:sim_1:Functional:ThirtyTwobit_tb} -tclbatch {ThirtyTwobit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ThirtyTwobit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThirtyTwobit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 803.172 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
launch_runs impl_1
[Wed Apr 11 16:59:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DaddaMultiplier' is not ideal for floorplanning, since the cellview 'DaddaMultiplier' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1050.758 ; gain = 3.340
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1050.758 ; gain = 3.340
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1140.367 ; gain = 301.438
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.965 ; gain = 0.000
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/chris/Desktop/32BitDadda/32bitdadda/32bitdadda.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 11 18:19:33 2018...
create_project fulladder C:/Users/chris/Desktop/FullAdderTest/fulladder -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
file mkdir C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new
close [ open C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/a.v w ]
add_files C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/a.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/a.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v w ]
add_files -fileset sim_1 C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fulladder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav'
"xvlog -m64 --relax -prj fulladder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_tb
ERROR: [VRFC 10-51] Reg is an unknown type [C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v:24]
ERROR: [VRFC 10-51] Wire is an unknown type [C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v:25]
ERROR: [VRFC 10-1040] module fulladder_tb ignored due to previous errors [C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v" into library work [C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v:1]
[Wed Apr 11 18:22:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v" into library work [C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v:1]
[Wed Apr 11 18:23:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fulladder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav'
"xvlog -m64 --relax -prj fulladder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sources_1/new/Full-Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 69a88bd51e124267878352083a710e26 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_tb_behav xil_defaultlib.fulladder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.fulladder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav/xsim.dir/fulladder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 11 18:24:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chris/Desktop/FullAdderTest/fulladder/fulladder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_tb_behav -key {Behavioral:sim_1:Functional:fulladder_tb} -tclbatch {fulladder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source fulladder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 18:25:35 2018...
