{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:35:30 2022 " "Processing started: Wed May 18 12:35:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-Behavioral " "Found design unit 1: Counter4-Behavioral" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Led-Behavioral " "Found design unit 1: Decoder7Led-Behavioral" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Led " "Found entity 1: Decoder7Led" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4tb-Stimulus " "Found design unit 1: Counter4tb-Stimulus" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4tb " "Found entity 1: Counter4tb" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso1-Behavioral " "Found design unit 1: GeradorDePulso1-Behavioral" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso1 " "Found entity 1: GeradorDePulso1" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso4-Behavioral " "Found design unit 1: GeradorDePulso4-Behavioral" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso4 " "Found entity 1: GeradorDePulso4" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniprojeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miniprojeto " "Found entity 1: miniprojeto" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4_16-behavioral " "Found design unit 1: dec4_16-behavioral" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4_16 " "Found entity 1: dec4_16" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniprojeto " "Elaborating entity \"miniprojeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652873736010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Led Decoder7Led:inst2 " "Elaborating entity \"Decoder7Led\" for hierarchy \"Decoder7Led:inst2\"" {  } { { "miniprojeto.bdf" "inst2" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 1152 1360 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:inst " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:inst\"" {  } { { "miniprojeto.bdf" "inst" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 880 1088 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:inst6 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:inst6\"" {  } { { "miniprojeto.bdf" "inst6" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 296 664 816 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso4 GeradorDePulso4:inst4 " "Elaborating entity \"GeradorDePulso4\" for hierarchy \"GeradorDePulso4:inst4\"" {  } { { "miniprojeto.bdf" "inst4" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 288 144 288 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso1 GeradorDePulso1:inst5 " "Elaborating entity \"GeradorDePulso1\" for hierarchy \"GeradorDePulso1:inst5\"" {  } { { "miniprojeto.bdf" "inst5" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 144 288 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4_16 dec4_16:inst8 " "Elaborating entity \"dec4_16\" for hierarchy \"dec4_16:inst8\"" {  } { { "miniprojeto.bdf" "inst8" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 392 1152 1344 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736037 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux2_1:inst6\|muxOut " "Found clock multiplexer Mux2_1:inst6\|muxOut" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1652873736154 "|miniprojeto|Mux2_1:inst6|muxOut"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1652873736154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652873736288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652873736292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652873736381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 -152 16 392 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652873736400 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652873736400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:35:36 2022 " "Processing ended: Wed May 18 12:35:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873736412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652873737395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652873737395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:35:37 2022 " "Processing started: Wed May 18 12:35:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652873737395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652873737395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off miniprojeto -c miniprojeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off miniprojeto -c miniprojeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652873737395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652873737459 ""}
{ "Info" "0" "" "Project  = miniprojeto" {  } {  } 0 0 "Project  = miniprojeto" 0 0 "Fitter" 0 0 1652873737459 ""}
{ "Info" "0" "" "Revision = miniprojeto" {  } {  } 0 0 "Revision = miniprojeto" 0 0 "Fitter" 0 0 1652873737459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "miniprojeto EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design miniprojeto" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1652873737568 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652873737682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652873737688 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_J22 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_L25 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_L25" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_L26 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_L26" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_E17 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_F22 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_G18 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_G18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_M21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[15\] PIN_G15 " "Can't place node \"LEDR\[15\]\" -- illegal location assignment PIN_G15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[14\] PIN_F15 " "Can't place node \"LEDR\[14\]\" -- illegal location assignment PIN_F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_J16 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_J15 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 29 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 29 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 12:35:37 2022 " "Processing ended: Wed May 18 12:35:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652873737815 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 31 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 31 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652873738418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:35:30 2022 " "Processing started: Wed May 18 12:35:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-Behavioral " "Found design unit 1: Counter4-Behavioral" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Led-Behavioral " "Found design unit 1: Decoder7Led-Behavioral" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Led " "Found entity 1: Decoder7Led" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4tb-Stimulus " "Found design unit 1: Counter4tb-Stimulus" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4tb " "Found entity 1: Counter4tb" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso1-Behavioral " "Found design unit 1: GeradorDePulso1-Behavioral" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso1 " "Found entity 1: GeradorDePulso1" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso4-Behavioral " "Found design unit 1: GeradorDePulso4-Behavioral" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso4 " "Found entity 1: GeradorDePulso4" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniprojeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miniprojeto " "Found entity 1: miniprojeto" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4_16-behavioral " "Found design unit 1: dec4_16-behavioral" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4_16 " "Found entity 1: dec4_16" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniprojeto " "Elaborating entity \"miniprojeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652873736010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Led Decoder7Led:inst2 " "Elaborating entity \"Decoder7Led\" for hierarchy \"Decoder7Led:inst2\"" {  } { { "miniprojeto.bdf" "inst2" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 1152 1360 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:inst " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:inst\"" {  } { { "miniprojeto.bdf" "inst" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 880 1088 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:inst6 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:inst6\"" {  } { { "miniprojeto.bdf" "inst6" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 296 664 816 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso4 GeradorDePulso4:inst4 " "Elaborating entity \"GeradorDePulso4\" for hierarchy \"GeradorDePulso4:inst4\"" {  } { { "miniprojeto.bdf" "inst4" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 288 144 288 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso1 GeradorDePulso1:inst5 " "Elaborating entity \"GeradorDePulso1\" for hierarchy \"GeradorDePulso1:inst5\"" {  } { { "miniprojeto.bdf" "inst5" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 144 288 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4_16 dec4_16:inst8 " "Elaborating entity \"dec4_16\" for hierarchy \"dec4_16:inst8\"" {  } { { "miniprojeto.bdf" "inst8" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 392 1152 1344 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736037 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux2_1:inst6\|muxOut " "Found clock multiplexer Mux2_1:inst6\|muxOut" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1652873736154 "|miniprojeto|Mux2_1:inst6|muxOut"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1652873736154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652873736288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652873736292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652873736381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 -152 16 392 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652873736400 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652873736400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:35:36 2022 " "Processing ended: Wed May 18 12:35:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873736412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "miniprojeto EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design miniprojeto" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1652873737568 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652873737682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652873737688 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_J22 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_L25 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_L25" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_L26 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_L26" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_E17 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_F22 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_G18 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_G18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_M21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[15\] PIN_G15 " "Can't place node \"LEDR\[15\]\" -- illegal location assignment PIN_G15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[14\] PIN_F15 " "Can't place node \"LEDR\[14\]\" -- illegal location assignment PIN_F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_J16 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_J15 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 29 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 29 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 12:35:37 2022 " "Processing ended: Wed May 18 12:35:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652873737815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:35:30 2022 " "Processing started: Wed May 18 12:35:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-Behavioral " "Found design unit 1: Counter4-Behavioral" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Led-Behavioral " "Found design unit 1: Decoder7Led-Behavioral" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Led " "Found entity 1: Decoder7Led" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4tb-Stimulus " "Found design unit 1: Counter4tb-Stimulus" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4tb " "Found entity 1: Counter4tb" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso1-Behavioral " "Found design unit 1: GeradorDePulso1-Behavioral" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso1 " "Found entity 1: GeradorDePulso1" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso4-Behavioral " "Found design unit 1: GeradorDePulso4-Behavioral" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso4 " "Found entity 1: GeradorDePulso4" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniprojeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miniprojeto " "Found entity 1: miniprojeto" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4_16-behavioral " "Found design unit 1: dec4_16-behavioral" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4_16 " "Found entity 1: dec4_16" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniprojeto " "Elaborating entity \"miniprojeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652873736010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Led Decoder7Led:inst2 " "Elaborating entity \"Decoder7Led\" for hierarchy \"Decoder7Led:inst2\"" {  } { { "miniprojeto.bdf" "inst2" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 1152 1360 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:inst " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:inst\"" {  } { { "miniprojeto.bdf" "inst" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 880 1088 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:inst6 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:inst6\"" {  } { { "miniprojeto.bdf" "inst6" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 296 664 816 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso4 GeradorDePulso4:inst4 " "Elaborating entity \"GeradorDePulso4\" for hierarchy \"GeradorDePulso4:inst4\"" {  } { { "miniprojeto.bdf" "inst4" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 288 144 288 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso1 GeradorDePulso1:inst5 " "Elaborating entity \"GeradorDePulso1\" for hierarchy \"GeradorDePulso1:inst5\"" {  } { { "miniprojeto.bdf" "inst5" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 144 288 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4_16 dec4_16:inst8 " "Elaborating entity \"dec4_16\" for hierarchy \"dec4_16:inst8\"" {  } { { "miniprojeto.bdf" "inst8" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 392 1152 1344 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736037 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux2_1:inst6\|muxOut " "Found clock multiplexer Mux2_1:inst6\|muxOut" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1652873736154 "|miniprojeto|Mux2_1:inst6|muxOut"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1652873736154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652873736288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652873736292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652873736381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 -152 16 392 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652873736400 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652873736400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:35:36 2022 " "Processing ended: Wed May 18 12:35:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873736412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "miniprojeto EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design miniprojeto" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1652873737568 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652873737682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652873737688 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_J22 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_L25 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_L25" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_L26 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_L26" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_E17 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_F22 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_G18 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_G18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_M21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[15\] PIN_G15 " "Can't place node \"LEDR\[15\]\" -- illegal location assignment PIN_G15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[14\] PIN_F15 " "Can't place node \"LEDR\[14\]\" -- illegal location assignment PIN_F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_J16 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_J15 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 29 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 29 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 12:35:37 2022 " "Processing ended: Wed May 18 12:35:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652873737815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:35:30 2022 " "Processing started: Wed May 18 12:35:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652873730484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniprojeto -c miniprojeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873730484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652873730712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-Behavioral " "Found design unit 1: Counter4-Behavioral" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Led-Behavioral " "Found design unit 1: Decoder7Led-Behavioral" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Led " "Found entity 1: Decoder7Led" {  } { { "Decoder7Led.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Decoder7Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4tb-Stimulus " "Found design unit 1: Counter4tb-Stimulus" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4tb " "Found entity 1: Counter4tb" {  } { { "Counter4tb.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Counter4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso1-Behavioral " "Found design unit 1: GeradorDePulso1-Behavioral" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso1 " "Found entity 1: GeradorDePulso1" {  } { { "GeradorDePulso1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso4-Behavioral " "Found design unit 1: GeradorDePulso4-Behavioral" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso4 " "Found entity 1: GeradorDePulso4" {  } { { "GeradorDePulso4.vhd" "" { Text "C:/Users/andre/MINIPROJETO/GeradorDePulso4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniprojeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miniprojeto " "Found entity 1: miniprojeto" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4_16-behavioral " "Found design unit 1: dec4_16-behavioral" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4_16 " "Found entity 1: dec4_16" {  } { { "dec4_16.vhd" "" { Text "C:/Users/andre/MINIPROJETO/dec4_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652873735989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873735989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniprojeto " "Elaborating entity \"miniprojeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652873736010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Led Decoder7Led:inst2 " "Elaborating entity \"Decoder7Led\" for hierarchy \"Decoder7Led:inst2\"" {  } { { "miniprojeto.bdf" "inst2" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 1152 1360 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:inst " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:inst\"" {  } { { "miniprojeto.bdf" "inst" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 280 880 1088 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:inst6 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:inst6\"" {  } { { "miniprojeto.bdf" "inst6" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 296 664 816 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso4 GeradorDePulso4:inst4 " "Elaborating entity \"GeradorDePulso4\" for hierarchy \"GeradorDePulso4:inst4\"" {  } { { "miniprojeto.bdf" "inst4" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 288 144 288 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso1 GeradorDePulso1:inst5 " "Elaborating entity \"GeradorDePulso1\" for hierarchy \"GeradorDePulso1:inst5\"" {  } { { "miniprojeto.bdf" "inst5" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 144 288 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4_16 dec4_16:inst8 " "Elaborating entity \"dec4_16\" for hierarchy \"dec4_16:inst8\"" {  } { { "miniprojeto.bdf" "inst8" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 392 1152 1344 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736037 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux2_1:inst6\|muxOut " "Found clock multiplexer Mux2_1:inst6\|muxOut" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/andre/MINIPROJETO/Mux2_1.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1652873736154 "|miniprojeto|Mux2_1:inst6|muxOut"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1652873736154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652873736288 "|miniprojeto|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652873736288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652873736292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652873736381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652873736381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 376 -152 16 392 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652873736400 "|miniprojeto|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652873736400 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652873736400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652873736400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:35:36 2022 " "Processing ended: Wed May 18 12:35:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873736412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652873736412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652873737488 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "miniprojeto EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design miniprojeto" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1652873737568 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652873737599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652873737682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652873737688 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_J22 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_L25 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_L25" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_L26 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_L26" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737756 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_E17 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_F22 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_G18 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_G18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 304 1384 1560 320 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_M21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 112 112 280 128 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 456 512 680 472 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[15\] PIN_G15 " "Can't place node \"LEDR\[15\]\" -- illegal location assignment PIN_G15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[14\] PIN_F15 " "Can't place node \"LEDR\[14\]\" -- illegal location assignment PIN_F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[12\] PIN_J16 " "Can't place node \"LEDR\[12\]\" -- illegal location assignment PIN_J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[10\] PIN_J15 " "Can't place node \"LEDR\[10\]\" -- illegal location assignment PIN_J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737757 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "miniprojeto.bdf" "" { Schematic "C:/Users/andre/MINIPROJETO/miniprojeto.bdf" { { 416 1344 1520 432 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/MINIPROJETO/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652873737758 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1652873737773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 29 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 29 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 12:35:37 2022 " "Processing ended: Wed May 18 12:35:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652873737815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652873737815 ""}
