/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [12:0] _02_;
  reg [5:0] _03_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [29:0] celloutsig_0_21z;
  wire [34:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_41z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_67z;
  wire [14:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[76:60] + in_data[64:48];
  assign celloutsig_0_37z = { celloutsig_0_0z[6:4], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_9z } + celloutsig_0_22z[32:23];
  assign celloutsig_0_39z = { celloutsig_0_22z[19:13], celloutsig_0_29z, celloutsig_0_4z } + { celloutsig_0_0z[11:3], celloutsig_0_9z, celloutsig_0_31z };
  assign celloutsig_0_41z = { celloutsig_0_9z, celloutsig_0_37z, celloutsig_0_27z } + { celloutsig_0_0z[16:2], celloutsig_0_11z };
  assign celloutsig_0_68z = { celloutsig_0_1z[5], celloutsig_0_27z, celloutsig_0_51z, celloutsig_0_38z } + celloutsig_0_13z[16:2];
  assign out_data[34:33] = { celloutsig_0_28z, celloutsig_0_67z } + celloutsig_0_15z[2:1];
  assign celloutsig_1_2z = { in_data[153:145], celloutsig_1_1z, celloutsig_1_1z } + { in_data[114:106], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_2z[14:7] + celloutsig_1_2z[13:6];
  assign celloutsig_1_15z = in_data[126:114] + { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_1_17z = celloutsig_1_2z[10:6] + in_data[144:140];
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_4z } + { celloutsig_0_0z[13:11], celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_13z[6:2], celloutsig_0_16z } + celloutsig_0_13z[8:0];
  assign celloutsig_0_29z = celloutsig_0_22z[20:18] + { _01_[2:1], celloutsig_0_6z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_0z[11:6];
  reg [12:0] _18_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 13'h0000;
    else _18_ <= celloutsig_0_0z[15:3];
  assign { _02_[12:5], _01_[2:1], _02_[2:1], _00_ } = _18_;
  assign celloutsig_1_9z = celloutsig_1_5z & { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_2z[6:2] & { in_data[146:143], celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_3z & { celloutsig_0_1z[1:0], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_21z[23:7], celloutsig_0_6z, _02_[12:5], _01_[2:1], _02_[2:1], _00_, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z } & { celloutsig_0_13z[13], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_13z, _03_ };
  assign celloutsig_0_27z = { celloutsig_0_13z[14:13], celloutsig_0_10z, celloutsig_0_14z } & in_data[48:42];
  assign celloutsig_0_38z = { celloutsig_0_14z[3:1], celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_18z } / { 1'h1, _03_[4:0] };
  assign celloutsig_0_3z = celloutsig_0_1z[3:0] / { 1'h1, in_data[9:7] };
  assign celloutsig_0_74z = celloutsig_0_68z[12:9] / { 1'h1, celloutsig_0_27z[5:3] };
  assign celloutsig_1_1z = { in_data[114:113], celloutsig_1_0z } / { 1'h1, in_data[100], in_data[96] };
  assign celloutsig_1_7z = celloutsig_1_1z / { 1'h1, celloutsig_1_6z[2], celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_12z[6:4] / { 1'h1, celloutsig_1_12z[4:3] };
  assign celloutsig_0_8z = { _02_[6:5], _01_[2] } / { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_1_12z = { celloutsig_1_2z[4], celloutsig_1_5z } / { 1'h1, in_data[123:122], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_11z = { _03_[3:2], celloutsig_0_6z } / { 1'h1, _02_[11:10] };
  assign celloutsig_0_21z = { celloutsig_0_13z, _02_[12:5], _01_[2:1], _02_[2:1], _00_ } / { 1'h1, celloutsig_0_13z[13:8], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[169:154] < { in_data[137:126], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_18z = _02_[10:8] < celloutsig_0_0z[10:8];
  assign celloutsig_1_8z = celloutsig_1_6z[3:1] % { 1'h1, celloutsig_1_2z[9:8] };
  assign celloutsig_1_19z = { celloutsig_1_15z[12:2], celloutsig_1_8z } % { 1'h1, celloutsig_1_17z[1], celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_15z = { celloutsig_0_8z[1:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_13z[13], celloutsig_0_9z };
  assign celloutsig_0_20z = { _02_[5], _03_ } % { 1'h1, _03_[5:1], in_data[0] };
  assign celloutsig_0_4z = { _02_[11:5], _01_[2:1], _02_[2] } != { _02_[10:5], _01_[2:1], _02_[2:1] };
  assign celloutsig_0_48z = celloutsig_0_41z[7:5] != { celloutsig_0_41z[9:8], celloutsig_0_28z };
  assign celloutsig_0_51z = celloutsig_0_39z[10:8] != { celloutsig_0_38z[5:4], celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[120:104] != in_data[147:131];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z } != celloutsig_1_2z[14:13];
  assign celloutsig_0_9z = { celloutsig_0_0z[14:1], celloutsig_0_6z } != { celloutsig_0_4z, celloutsig_0_4z, _02_[12:5], _01_[2:1], _02_[2:1], _00_ };
  assign celloutsig_0_35z = { _02_[8:5], _01_[2], celloutsig_0_31z, celloutsig_0_11z } !== { celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_7z = { celloutsig_0_1z[3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, _03_, celloutsig_0_4z } !== { _03_[4:1], celloutsig_0_1z };
  assign celloutsig_0_26z = { _00_, celloutsig_0_20z } !== { celloutsig_0_1z[7:1], celloutsig_0_4z };
  assign celloutsig_0_6z = ~^ { _03_[3:2], celloutsig_0_3z, celloutsig_0_3z, _03_ };
  assign celloutsig_0_10z = ~^ { _02_[12:5], _01_[2:1], _02_[2] };
  assign celloutsig_0_19z = ~^ { celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_3z[3:1], celloutsig_0_4z };
  assign celloutsig_1_6z = in_data[145:134] << { celloutsig_1_2z[12:10], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] - celloutsig_0_0z[13:6];
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_4z, _02_[12:5], _01_[2:1], _02_[2:1], _00_ } - { celloutsig_0_0z[15:0], celloutsig_0_12z };
  assign celloutsig_0_67z = ~((in_data[55] & celloutsig_0_48z) | celloutsig_0_17z[0]);
  assign celloutsig_1_13z = ~((celloutsig_1_0z & celloutsig_1_5z[3]) | celloutsig_1_9z[0]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z & _03_[1]) | _03_[1]);
  assign celloutsig_0_31z = ~((celloutsig_0_13z[12] & in_data[3]) | celloutsig_0_26z);
  assign _01_[0] = celloutsig_0_6z;
  assign { _02_[4:3], _02_[0] } = { _01_[2:1], _00_ };
  assign { out_data[130:128], out_data[109:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z[0], celloutsig_0_74z };
endmodule
