<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FSM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegisterFile.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490640478" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490640478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490643991" xil_pn:in_ck="-5202154242498474489" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490643991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="ALU_Control.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="Cmov_ControlUnit.vhd"/>
      <outfile xil_pn:name="DECODE.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Extender16to32.vhd"/>
      <outfile xil_pn:name="FSM.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="Immed_Control.vhd"/>
      <outfile xil_pn:name="Incrementor.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg32Bit.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4Bit.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="Reg8Bit.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="beqRM_MuxCtr.vhd"/>
      <outfile xil_pn:name="compareModule.vhd"/>
      <outfile xil_pn:name="demux1bit.vhd"/>
      <outfile xil_pn:name="demux2to4.vhd"/>
      <outfile xil_pn:name="demux3to8.vhd"/>
      <outfile xil_pn:name="demux4to16.vhd"/>
      <outfile xil_pn:name="demux5to32.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16bit.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="rfer.vhd"/>
      <outfile xil_pn:name="sizeContolUnit.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490642484" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5156339051392389750" xil_pn:start_ts="1490642484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490642484" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2634789479083236872" xil_pn:start_ts="1490642484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640478" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1997424057557020026" xil_pn:start_ts="1490640478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490643991" xil_pn:in_ck="-5202154242498474489" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490643991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="ALU_Control.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="Cmov_ControlUnit.vhd"/>
      <outfile xil_pn:name="DECODE.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Extender16to32.vhd"/>
      <outfile xil_pn:name="FSM.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="Immed_Control.vhd"/>
      <outfile xil_pn:name="Incrementor.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg32Bit.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4Bit.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="Reg8Bit.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="beqRM_MuxCtr.vhd"/>
      <outfile xil_pn:name="compareModule.vhd"/>
      <outfile xil_pn:name="demux1bit.vhd"/>
      <outfile xil_pn:name="demux2to4.vhd"/>
      <outfile xil_pn:name="demux3to8.vhd"/>
      <outfile xil_pn:name="demux4to16.vhd"/>
      <outfile xil_pn:name="demux5to32.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16bit.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="rfer.vhd"/>
      <outfile xil_pn:name="sizeContolUnit.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490643996" xil_pn:in_ck="-5202154242498474489" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1528882741478011506" xil_pn:start_ts="1490643991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490892671" xil_pn:in_ck="705902320503150628" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4711108170630904923" xil_pn:start_ts="1490892671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7677856669071596193" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1997424057557020026" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5340625902323327073" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490640326" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5434453016988066172" xil_pn:start_ts="1490640326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490643976" xil_pn:in_ck="6941066988844869111" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3948444144846976683" xil_pn:start_ts="1490643942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="processor.lso"/>
      <outfile xil_pn:name="processor.ngc"/>
      <outfile xil_pn:name="processor.ngr"/>
      <outfile xil_pn:name="processor.prj"/>
      <outfile xil_pn:name="processor.stx"/>
      <outfile xil_pn:name="processor.syr"/>
      <outfile xil_pn:name="processor.xst"/>
      <outfile xil_pn:name="processor_vhdl.prj"/>
      <outfile xil_pn:name="processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
