{
    "builds": {
      "list": [{
        "name": "ibex",
        "image": "ibex-toolchain:latest",
        "cmd": "ln -s repo ../ibex; cd dv/uvm; make compile_rtl_in_dsim",
        "wavesCmd": "ln -s repo ../ibex; cd dv/uvm; make compile_rtl_in_dsim WAVES=1"
      }]
    },
    "regressions": [{
      "name": "riscv_instr_base_regr",
      "description": "Tests generated by Google riscv-dv instruction generator",
      "tests": {
          "resultsDir": "<rootDir>/dv/uvm/out",
          "builds": ["ibex"],
	  "list": [
	      {
		  "name": "riscv_instr_base_test",
		  "build": "ibex",
		  "iterations": 75,
		  "cmd": "cd dv/uvm; make gen SEED=<seed>; make iss_sim; make rtl_sim SEED=<seed>; make post_compare; rm out/rtl_sim/riscv_instr_base_test.0/dsim_work",
		  "wavesCmd": "cd dv/uvm; make gen SEED=<seed>; make iss_sim; make rtl_sim WAVES=1 SEED=<seed>; make post_compare; rm out/rtl_sim/riscv_instr_base_test.0/dsim_work",
		  "logFile": "simulation.log",
		  "wavesFile": "sim.vcd",
		  "metricsFile": "rtl_sim/riscv_instr_base_test.0/metrics.xml",
		  "isPass": "result\\[PASSED\\]",
		  "seed": "random"
	      }
	  ]
      }
    }]
}
