// Seed: 4154935562
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4
);
  id_6(
      .id_0(id_0), .id_1(1), .id_2(id_1), .id_3(1)
  );
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4
);
  wire id_6;
  assign id_1 = 1;
  module_0(
      id_1, id_0, id_2, id_3, id_1
  );
endmodule
