<div align="center">

# ğŸ› ï¸RV32I Multi-Cycle Design

</div>

# ğŸ—‚ï¸Contents
> í•´ë‹¹ ëª©ì°¨ë¥¼ ëˆ„ë¥´ì‹œë©´ ì›í•˜ëŠ” ë‚´ìš©ì„ ë°”ë¡œ ì´ë™í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
1. [ğŸ‘¨â€ğŸ’»Who Made?](#who-made)
2. [ğŸŒ³ê°œë°œí™˜ê²½](#ê°œë°œí™˜ê²½)
3. [ğŸ› ï¸ê°œë°œê³¼ì •](#ï¸ê°œë°œê³¼ì •)
4. [ğŸ–¥ï¸About RISC-V](#ï¸about-risc-v)
5. [ğŸ›ï¸Multi-Cycle RV32I: HW Architecture](#ï¸multi-cycle-rv32i-hw-architecture)   
6. [âœ”ï¸Simulation Verification](#ï¸simulation-verification)
7. [ğŸ”Application Verification](#application-verification)
8. [ğŸš€Trouble Shooting](#trouble-shooting) 

# Who Made?

|                                                                                                    **Hyenwoo Choi**                                                                                                    |
| :--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------: |
| [<img src="https://img1.daumcdn.net/thumb/R720x0.q80/?scode=mtistory2&fname=https%3A%2F%2Ft1.daumcdn.net%2Fcfile%2Ftistory%2F20675B4C50BA149F1B" width=200 height=150> </br> @HyenWoo Choi](https://github.com/drgn88) |

# ê°œë°œí™˜ê²½

|                          Text Editor                          |                               ì„¤ê³„ ì–¸ì–´                                |                        Application ê²€ì¦                        |                          Simulation                          |
| :-----------------------------------------------------------: | :--------------------------------------------------------------------: | :------------------------------------------------------------: | :----------------------------------------------------------: |
|                          **Vscode**                           |                           **System Verilog**                           |                             **C**                              |                          **Verdi**                           |
| <img src="./img/ë¦¬ë“œë¯¸/vscode_icon.png" width=150 height=150> | <img src="./img/ë¦¬ë“œë¯¸/system_verilogì•„ì´ì½˜.png" width=150 height=150> | <img src="./img/ë¦¬ë“œë¯¸/Cì–¸ì–´_ì•„ì´ì½˜.svg" width=150 height=150> | <img src="./img/ë¦¬ë“œë¯¸/verdi_icon.png" width=150 height=150> |

# ê°œë°œê³¼ì •

- [0. RV32I ê¸°ë³¸ë‚´ìš© ì •ë¦¬](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/0.RV32I_Basic.md)
- [1. RV32I R-Type ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/1.RV32I_R_Type.md)
- [2. RV32I I-Type ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/2.RV32I_I_Type.md)
- [3. RV32I B-Type ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/3.RV32I_B_Type.md)
- [4. RV32I LU/AU, J/JL-Type ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/4.RV32I_LU_AU_J_JL_Type.md)
- [5. RV32I L/S-Type ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/5.RV32I_L_S_Type.md)
- [6. RV32I Multi-Cycle ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ai_HW_verilog/TIL/RV32I_CPU_%EC%84%A4%EA%B3%84/6.RV32I_Multi_Cycle.md)

# About RISC-V

|                       RISC-V                        |
| :-------------------------------------------------: |
| <img src="./img/ë¦¬ë“œë¯¸/RISC-V_Icon.avif" width=80%> |

## 1. RISC-Vë€?
- **RISC-V (Reduced Instruction Set Computer - Five)**  
  â†’ RISC ì² í•™ì„ ê¸°ë°˜ìœ¼ë¡œ ì„¤ê³„ëœ **ì˜¤í”ˆì†ŒìŠ¤ ëª…ë ¹ì–´ ì§‘í•© êµ¬ì¡°(ISA)**  
- ê¸°ì¡´ì˜ x86(ì¸í…”/AMD), ARM(ëª¨ë°”ì¼)ê³¼ ê°™ì€ ISAì™€ ë‹¬ë¦¬, **ë¬´ë£Œë¡œ ì‚¬ìš© ê°€ëŠ¥**í•˜ê³  ëˆ„êµ¬ë‚˜ í™•ì¥Â·ìˆ˜ì • ê°€ëŠ¥  
- **2010ë…„ ìº˜ë¦¬í¬ë‹ˆì•„ ë²„í´ë¦¬ ëŒ€í•™**ì—ì„œ ì‹œì‘ë¨  

---

## 2. íŠ¹ì§•
- **ì˜¤í”ˆì†ŒìŠ¤ ISA** â†’ ë¼ì´ì„ ìŠ¤ ë¹„ìš© ì—†ìŒ
- **ëª¨ë“ˆí™” ì„¤ê³„** â†’ í•„ìš”í•œ í™•ì¥ë§Œ ì„ íƒ ê°€ëŠ¥
- **ë‹¨ìˆœì„±** â†’ ëª…ë ¹ì–´ ì§‘í•©ì´ ê°„ê²°í•˜ê³  í•™ìŠµÂ·êµ¬í˜„ ìš©ì´
- **ì´ì‹ì„±** â†’ ì„ë² ë””ë“œë¶€í„° ìŠˆí¼ì»´í“¨í„°ê¹Œì§€ ë‹¤ì–‘í•œ ì‹œìŠ¤í…œì— ì ìš© ê°€ëŠ¥
- **í™•ì¥ì„±** â†’ ê¸°ë³¸ ëª…ë ¹ì–´ ì™¸ì— ë²¡í„°, ë¶€ë™ì†Œìˆ˜ì , ì•”í˜¸í™” í™•ì¥ ë“± ì„ íƒ ê°€ëŠ¥

---

## 3. ëª…ë ¹ì–´ ì„¸íŠ¸ êµ¬ì¡°
### ê¸°ë³¸ ëª…ë ¹ì–´ ì„¸íŠ¸
- **RV32I** : 32ë¹„íŠ¸ ì •ìˆ˜ ëª…ë ¹ì–´ ì„¸íŠ¸
- **RV64I** : 64ë¹„íŠ¸ ì •ìˆ˜ ëª…ë ¹ì–´ ì„¸íŠ¸

---

## 4. RISC-V êµ¬ì¡°ì  íŠ¹ì§•
- **ë ˆì§€ìŠ¤í„° ê¸°ë°˜**
  - 32ê°œ ë²”ìš© ë ˆì§€ìŠ¤í„° (x0 ~ x31)
  - x0ì€ í•­ìƒ 0 ê³ ì •
- **Load/Store êµ¬ì¡°**
  - ë©”ëª¨ë¦¬ ì ‘ê·¼ì€ `load/store` ëª…ë ¹ë§Œ ê°€ëŠ¥
- **ê³ ì • ê¸¸ì´ ëª…ë ¹ì–´**
  - ê¸°ë³¸: 32ë¹„íŠ¸
  - ì••ì¶•(C í™•ì¥): 16ë¹„íŠ¸ ê°€ëŠ¥
- **ì‹¬í”Œí•œ íŒŒì´í”„ë¼ì´ë‹ êµ¬ì¡°** â†’ ê³ ì† ë™ì‘

---

## 5. RISC-Vì˜ ì¥ì ê³¼ ë‹¨ì 
### ì¥ì 
- ë¬´ë£Œ/ì˜¤í”ˆì†ŒìŠ¤ â†’ ë°˜ë„ì²´ ìŠ¤íƒ€íŠ¸ì—…, í•™ê³„ì—ì„œ ì ê·¹ í™œìš©
- ë‹¨ìˆœí•˜ê³  ëª¨ë“ˆí™” â†’ í•™ìŠµ ë° ì»¤ìŠ¤í„°ë§ˆì´ì¦ˆ ìš©ì´
- ìƒíƒœê³„ í™•ì¥ ì¤‘ â†’ OS, ì»´íŒŒì¼ëŸ¬, í•˜ë“œì›¨ì–´ ì§€ì› ì¦ê°€

### ë‹¨ì 
- ARM, x86 ëŒ€ë¹„ **ìƒíƒœê³„ ê·œëª¨ ì‘ìŒ**
- ì•„ì§ê¹Œì§€ëŠ” **ìƒìš© ì œí’ˆ/ì‹œì¥ ì ìœ ìœ¨ ë‚®ìŒ**
- ì¼ë¶€ ê³ ì„±ëŠ¥ ì• í”Œë¦¬ì¼€ì´ì…˜ì—ì„œ ìµœì í™” ë¶€ì¡±

---

## 6. í™œìš© ì‚¬ë¡€
- **ì„ë² ë””ë“œ ì‹œìŠ¤í…œ** (IoT, ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬)
- **AI/ML ê°€ì†ê¸°** (ë§ì¶¤í˜• ë²¡í„°/í–‰ë ¬ ì—°ì‚° ISA ì¶”ê°€ ê°€ëŠ¥)
- **ìŠˆí¼ì»´í“¨í„°** (ìœ ëŸ½Â·ì¤‘êµ­ì—ì„œ RISC-V ê¸°ë°˜ HPC ì—°êµ¬ ì§„í–‰ ì¤‘)

---

# Multi-Cycle RV32I: HW Architecture

|              HW Block Diagram               |
| :-----------------------------------------: |
| <img src="./img/ë¦¬ë“œë¯¸/Multi-Cycle_Hw.png"> |

## ğŸ†šSigle-Cycle Vs Multi-Cycle

|                              |             Single-Cycle             |                         Multi-Cycle                         |
| :--------------------------: | :----------------------------------: | :---------------------------------------------------------: |
|           **íŠ¹ì§•**           | ëª¨ë“  ìœ í˜•ì˜ ëª…ë ¹ì–´ë¥¼ 1Clkì•ˆì— ìˆ˜í–‰í•¨ | ëª…ë ¹ì–´ì˜ ì—°ì‚°ì„ 5ë‹¨ê³„ë¡œ ë‚˜ëˆ”<br>Singleë³´ë‹¤ CLì˜ Pathê°€ ì§§ìŒ |
| **Combinational Logic Path** |               ë§¤ìš° ê¸º                |        Stageì• ë’¤ë¡œ Register ì¡´ì¬<br>Singleë³´ë‹¤ ì§§ìŒ        |
|          **Speed**           |                 ëŠë¦¼                 |                      ë¹ ë¦„(than Single)                      |

ğŸªœStage ë³„ ì„¤ëª…
---
â˜¸ï¸FETCH
---

### PC
- ê¸°ì¡´ì— 1Clkë§ˆë‹¤ ëª…ë ¹ì–´ ì²˜ë¦¬
- Multi-Cycleì—ì„œëŠ” ëª…ë ¹ì–´ íƒ€ì…ë³„ë¡œ ì†Œëª¨ í´ëŸ­ ìˆ˜ê°€ ë‹¤ë¦„
  - â—ë§¤ í´ëŸ­ë§ˆë‹¤ PCë¥¼ ì—…ë°ì´íŠ¸í•´ì£¼ë©´ ì•ˆë¨
  - PC_En ì‹ í˜¸ë¡œ ì¡°ì ˆ

ğŸ—ï¸Decode
---
- **Control Unit**ì—ì„œ Instruction Codeë¥¼ í•´ì„í•˜ì—¬ ì œì–´ì‹ í˜¸ ì¶œë ¥
- Register Fileì˜ ì¶œë ¥ì€ Decode Stageì—ì„œ ëŒ€ê¸° í•„ìš”
  - Reegisterë¥¼ ë‘ì–´ 1clk ëŠ¦ì¶¤

ğŸ§®Execute
---
- **ALU** ë° ì—°ì‚° ë¡œì§ì—ì„œ Control Unitì—ì„œ ë°›ì€ ì œì–´ì‹ í˜¸ë¥¼ í† ëŒ€ë¡œ ì—°ì‚° ìˆ˜í–‰ ì‹œì‘
- ë‹¤ìŒ Stageì¸ RAMì— ì ‘ê·¼í•˜ê¸° ì „ì—, 1Clk ëŒ€ê¸° í•„ìš”
  - Pipe Registerë¥¼ ë‘ 

ğŸ“‚Memory Access
---
- RAMì— ì ‘ê·¼í•˜ì—¬, Register Fileì—ì„œì˜ Dataë¥¼ ì €ì¥í•¨
- Read Dataì˜ ê²½ìš° Write Backì´ ìˆ˜í–‰ë˜ê¸° ì „ê¹Œì§€ ëŒ€ê¸° í•„ìš”
  - Registerë¥¼ ë‘ì–´ 1Clk ëŒ€ê¸°

âœï¸Write Back
---
- RAMì—ì„œ ì½ì–´ì˜¨ Data(Read Data)ë¥¼ Register Fileì— ì €ì¥í•¨

## Control Logic FSM

|                     FSM                      |
| :------------------------------------------: |
| <img src="./img/ë¦¬ë“œë¯¸/Multi_Cycle_FSM.png"> |

# Simulation Verification

## 1. R-Type

### SRA & SRL

|               Simulation Result               |
| :-------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/SRA_SRL.png"> |

|    &nbsp;    | Test_Vector | Shift_Value |     SRA     |     SRL     |
| :----------: | :---------: | :---------: | :---------: | :---------: |
| **Register** |     X1      |     X3      |     X4      |     X5      |
|  **Value**   | 0xF000_0000 |     0x4     | 0xFF00_0000 | 0x0F00_0000 |

### SLT & SLTU

|               Simulation Result                |
| :--------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/SLT_SLTU.png"> |

|    &nbsp;    |             Test_Vector             | ë¹„êµ ëŒ€ìƒ |  SLT  | SLTU  |
| :----------: | :---------------------------------: | :-------: | :---: | :---: |
| **Register** |                 X1                  |    X0     |  X6   |  PC   |
|  **Value**   | Signed: -8<br>Unsigned: 42944967288 |    0x0    |  0x1  |  0x0  |


## 2. I-Type

### SRAI & SRLI

|                Simulation Result                |
| :---------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/SRAI_SRLI.png"> |

|    &nbsp;    | Test_Vector | Immediate Value |    SRAI     |    SRLI     |
| :----------: | :---------: | :-------------: | :---------: | :---------: |
| **Register** |     X1      |       Imm       |     X6      |     X7      |
|  **Value**   | 0xF000_0000 |       0x8       | 0xFFF0_0000 | 0x00F0_0000 |

## 3. B-Type

|               Simulation Result                |
| :--------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/BLTU_BLT.png"> |

|    &nbsp;    |             Test_Vector             | ë¹„êµê°’ | Immediate Value |  ì´ˆê¸° PC   | BLTU  |  BLT  |
| :----------: | :---------------------------------: | :----: | :-------------: | :--------: | :---: | :---: |
| **Register** |                 X1                  |   X0   |       Imm       | Initial PC |  PC   |  PC   |
|  **Value**   | Signed: -16<br>Unsigned: 4294967280 |  0x0   |       12        |     20     |  24   |  36   |

## 4. LU/AU-Type

|              Simulation Result              |
| :-----------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/LU_AU.png"> |

|    &nbsp;    | Immediate Value |  LUI  | Befor AU PC |     AUI     |
| :----------: | :-------------: | :---: | :---------: | :---------: |
| **Register** |       Imm       |  X5   |     PC      |     X5      |
|  **Value**   |    0x1000_0     | 0x2C  | 0x8000_0000 | 0x8000_002C |

## 5. J/JL-Type

|                Simulation Result                |
| :---------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/J_JL_Type.png"> |

|      &nbsp;      | Retrun Address |   PC   |
| :--------------: | :------------: | :----: |
|   **Register**   |     **X1**     | **PC** |
| **J_Before_PC**  |       XX       |   16   |
|  **J_After_PC**  |       20       |   28   |
| **JL_Before_PC** |       20       |   28   |
| **JL_After_PC**  |       32       |   16   |

## 6. L/S Type

### SW/LW

|              Simulation Result              |
| :-----------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/SW_LW.png"> |

```mermaid
flowchart LR

A[X31 Reg] --SW--> B["RAM[0]"]
B --LW--> C[X23]

```

### LB

|            Simulation Result             |
| :--------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/LB.png"> |

|   &nbsp;   |             Data              |
| :--------: | :---------------------------: |
| **RAM[0]** |          0x3322_11FF          |
|  **X15**   | 0xFFFF_FFFF<br>Sign Extension |
|  **X16**   |             0x11              |
|  **X17**   |             0x22              |
|  **X18**   |             0x33              |

### SB

|            Simulation Result             |
| :--------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/SB.png"> |

|      &nbsp;       |    Data     |
| :---------------: | :---------: |
|      **X31**      | 0x3322_11FF |
| **RAM[0]:1st SB** | 0xXXXX_XXFF |
| **RAM[0]:2nd SB** | 0xXXXX_11FF |
| **RAM[0]:3rd SB** | 0xXX22_11FF |
| **RAM[0]:4th SB** | 0x3322_11FF |

### LH

|            Simulation Result             |
| :--------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/LH.png"> |

|   &nbsp;   |    Data     |
| :--------: | :---------: |
|  **X31**   | 0x3322_11FF |
| **RAM[0]** | 0x3322_11FF |
|  **X19**   |   0x11FF    |
|  **X20**   |   0x3322    |

### SH

|            Simulation Result             |
| :--------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/SH.png"> |

|       &nbsp;       |    Data     |
| :----------------: | :---------: |
|      **X31**       | 0x3322_11FF |
| **RAM[2]: 1st SH** | 0xXXXX_11FF |
| **RAM[2]: 2nd SH** | 0x3322_11FF |

# Application Verification

## ğŸ«§Application: Bubble Sort

| Test Vector |    Data     |
| :---------: | :---------: |
|  arData[5]  | [5,4,3,2,1] |

|                   Array Initialize                   |
| :--------------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/bubble_initial.png"> |

- ë°°ì—´ ë°ì´í„°ê°€ RAMì— ê³µê°„ì„ í• ë‹¹ë°›ê³ , 0ìœ¼ë¡œ ì´ˆê¸°í™”ë˜ëŠ” ê²ƒì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤


|                     ì´ˆê¸°ê°’ í• ë‹¹                     |
| :-------------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/bubble_before.png"> |

- ë°°ì—´ì˜ ì´ˆê¸°ê°’ [5,4,3,2,1]ì´ í• ë‹¹ë°›ì€ RAM ê³µê°„ì— ì±„ì›Œì§„ë‹¤

|                 Bubble Sorting í›„                  |
| :------------------------------------------------: |
| <img src="./img/ì‹œë®¬ë ˆì´ì…˜_ê²€ì¦/bubble_after.png"> |

- ë°°ì—´ Dataê°€ Sortingë˜ì–´ ì˜¤ë¦„ì°¨ìˆœ [1,2,3,4,5] ìˆœìœ¼ë¡œ ì •ë ¬ëœ ê²ƒì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤

# Trouble Shooting

## 1ï¸âƒ£Store Value Decision Module
- Store Value Decisionì€ RAMì— ì“¸ ì£¼ì†Œì˜ ë°ì´í„°ë¥¼ ë¯¸ë¦¬ ì½ì–´ì™€ì„œ ì €ì¥í•  ë°ì´í„° ë¶€ë¶„ì„ êµì²´í•¨
- Multy-Cycleì˜ ê²½ìš°
  - S_Executeì—ì„œ Storeí•  ë°ì´í„°ë¥¼ êµì²´í•˜ëŠ” ì‘ì—…ì„ ìˆ˜í–‰í•¨
  - ì´ ë•Œ, Executeë‹¨ê³„ì—ì„œ ```ALU```ì—ì„œ ì—°ì‚°ëœ ì£¼ì†Œì˜ RAM ë°ì´í„°ë¥¼ ì½ì–´ì™€ì•¼í•¨
  - â—ê·¸ëŸ¬ë‚˜ Multi-Cycleë¡œ ë°”ê¾¸ë©´ì„œ RAM address ì…ë ¥ë¶€ì— Registerë¥¼ ë‘ 
  - â­Executeë‹¨ê³„ì—ì„œ ì—°ì‚°ëœ ì£¼ì†Œì˜ Dataë¥¼ ì½ì–´ì™€ì•¼í•˜ì§€ë§Œ Registerë¡œ ì¸í•´ ì´ì „ ì£¼ì†Œì˜ ë°ì´í„°ë¥¼ ì½ì–´ì˜´
    - ì—‰ëš±í•œ ì£¼ì†Œì˜ ë°ì´í„°ë¥¼ ì½ì–´ì˜¤ëŠ” ë¬¸ì œì 
- RAM ë°ì´í„° ë°”ë¡œ ì½ì–´ì„œ í•´ê²°(ë ˆì§€ìŠ¤í„° ì¶œë ¥ì„ ì½ì–´ì˜¤ì§€ ì•ŠìŒ)

## 2ï¸âƒ£Memory Multiple Driving Problem(Register File)

### Vivadoì—ì„œ ì½”ë“œ
```verilog
    initial begin  // for simulation test
        for (int i = 0; i < 32; i++) begin
            mem[i] = 10 + i;
        end
        mem[31] = 32'h3322_11ff;
        mem[1]  = 32'h0000_0004;
        mem[2]  = 32'h0000_0008;
    end

    always_ff @(posedge clk) begin
        if (we) mem[WA] <= WD;
    end
```
- ê¸°ì¡´ Vivadoì—ì„œ Simulationì„ ìœ„í•´ Register Fileì˜ ì¼ë¶€ ì£¼ì†Œì— ë°ì´í„°ë¥¼ ```initial```ì„ ì´ìš©í•´ ë„£ì–´ì¤Œ
- Vivadoì—ì„œëŠ” ```always``` blockê³¼ ```initial``` blockì—ì„œ ë™ì‹œì— Memoryì— writeë¥¼ í•´ë„ ë¬¸ì œX
- **VCS Verdi**
  - Multiple Drive Error ë°œìƒâ—
  - CoderëŠ” ```always```ì™€ ```initial```ì—ì„œ ë™ì‹œì— memoryì˜ ë™ì¼ ì£¼ì†Œì— ì ‘ê·¼í•˜ì§€ ì•ŠëŠ”ë‹¤ëŠ” ê²ƒì„ ì•
  - **Compiler** ì…ì¥ì—ì„œëŠ” ì´ ì‚¬ì‹¤ì„ ì•Œì§€ ëª»í•¨
  - ê·¸ë˜ì„œ initialì—ì„œ ì´ˆê¸°ê°’ì„ ì£¼ì§€ì•Šê³ , always ë¬¸ì•ˆì— ```reset```ì´ ë“¤ì–´ì˜¬ ë•Œ, ì´ˆê¸°ê°’ì„ ì„¸íŒ…í•´ì¤Œ

### ìˆ˜ì • í›„ ì½”ë“œ(in VCS Verdi)
```verilog
    always_ff @(posedge clk) begin
        if(test_reset) begin
            for (int i = 0; i < 32; i++) begin
            mem[i] = 10 + i;
        end
        mem[31] = 32'h3322_11ff;
        mem[1]  = 32'h0000_0004;
        mem[2]  = 32'h0000_0008;
        end
        else if (we) mem[WA] <= WD;
    end
```