##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_4
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for SAKURA_SPIM_IntClock
		4.6::Critical Path Report for UART_DEBUG_IntClock
		4.7::Critical Path Report for UART_GPS_IntClock
		4.8::Critical Path Report for UART_VMON_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_VMON_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_DEBUG_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_GPS_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.8::Critical Path Report for (UART_VMON_IntClock:R vs. UART_VMON_IntClock:R)
		5.9::Critical Path Report for (UART_DEBUG_IntClock:R vs. UART_DEBUG_IntClock:R)
		5.10::Critical Path Report for (SAKURA_SPIM_IntClock:R vs. SAKURA_SPIM_IntClock:R)
		5.11::Critical Path Report for (UART_GPS_IntClock:R vs. UART_GPS_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1               | Frequency: 49.95 MHz  | Target: 0.20 MHz   | 
Clock: Clock_2               | Frequency: 55.95 MHz  | Target: 24.00 MHz  | 
Clock: Clock_3               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4               | Frequency: 42.17 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK             | Frequency: 49.15 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 48.00 MHz  | 
Clock: SAKURA_SPIM_IntClock  | Frequency: 53.96 MHz  | Target: 0.60 MHz   | 
Clock: UART_DEBUG_IntClock   | Frequency: 51.78 MHz  | Target: 0.92 MHz   | 
Clock: UART_GPS_IntClock     | Frequency: 59.11 MHz  | Target: 0.08 MHz   | 
Clock: UART_VMON_IntClock    | Frequency: 56.74 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               5e+006           4979981     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2               Clock_2               41666.7          23794       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4               Clock_4               1e+006           976287      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_4               20833.3          486         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_DEBUG_IntClock   20833.3          7467        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_GPS_IntClock     20833.3          7787        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_VMON_IntClock    20833.3          7687        N/A              N/A         N/A              N/A         N/A              N/A         
SAKURA_SPIM_IntClock  SAKURA_SPIM_IntClock  1.66667e+006     1648135     N/A              N/A         N/A              N/A         N/A              N/A         
UART_DEBUG_IntClock   UART_DEBUG_IntClock   1.08333e+006     1064020     N/A              N/A         N/A              N/A         N/A              N/A         
UART_GPS_IntClock     UART_GPS_IntClock     1.30208e+007     13003915    N/A              N/A         N/A              N/A         N/A              N/A         
UART_VMON_IntClock    UART_VMON_IntClock    1.08333e+006     1065711     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase        
----------------------  ------------  ----------------------  
SAKURA_SPI_MISO(0)_PAD  19762         SAKURA_SPIM_IntClock:R  
SD_MISO(0)_PAD          17937         Clock_2:R               
SPI_MISO(0)_PAD         19109         Clock_1:R               


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase        
----------------------  ------------  ----------------------  
DBG_Tx(0)_PAD           28770         UART_DEBUG_IntClock:R   
GPS_Tx(0)_PAD           29594         UART_GPS_IntClock:R     
SAKURA_SPI_MOSI(0)_PAD  36576         SAKURA_SPIM_IntClock:R  
SAKURA_SPI_SCLK(0)_PAD  37143         SAKURA_SPIM_IntClock:R  
SD_MOSI(0)_PAD          32006         Clock_2:R               
SD_SCLK(0)_PAD          25171         Clock_2:R               
SPI_MOSI(0)_PAD         22922         Clock_1:R               
SPI_SCLK(0)_PAD         23178         Clock_1:R               
VMON_Tx(0)_PAD          49997         UART_VMON_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 49.95 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4979981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 4997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17169
-------------------------------------   ----- 
End-of-path arrival time (ps)           17169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_1  macrocell26      6067   8007  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26      3350  11357  4979981  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   5811  17169  4979981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 55.95 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell11   5360   5360  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1       3357   8717  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell1       3350  12067  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell109     2296  14363  23794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/clock_0                       macrocell109        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 42.17 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19483
-------------------------------------   ----- 
End-of-path arrival time (ps)           19483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  976287  RISE       1
\Timer1:CounterUDB:reload\/main_1                macrocell39      4730   8230  976287  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350  11580  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2773  14353  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  19483  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  19483  976287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 49.15 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    486  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2785   4835    486  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8185    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2802  10988    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  16118    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  16118    486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SAKURA_SPIM_IntClock
**************************************************
Clock: SAKURA_SPIM_IntClock
Frequency: 53.96 MHz | Target: 0.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1648135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -2850
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15681
-------------------------------------   ----- 
End-of-path arrival time (ps)           15681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/main_0  macrocell35      3845   5785  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/q       macrocell35      3350   9135  1648135  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   6547  15681  1648135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_DEBUG_IntClock
*************************************************
Clock: UART_DEBUG_IntClock
Frequency: 51.78 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q                      macrocell52     1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:counter_load_not\/main_3           macrocell3      5610   6860  1064020  RISE       1
\UART_DEBUG:BUART:counter_load_not\/q                macrocell3      3350  10210  1064020  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  13123  1064020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_GPS_IntClock
***********************************************
Clock: UART_GPS_IntClock
Frequency: 59.11 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 13003915p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q            macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_1  macrocell14   4646   5896  13003915  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell14   3350   9246  13003915  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2312  11558  13003915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for UART_VMON_IntClock
************************************************
Clock: UART_VMON_IntClock
Frequency: 56.74 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q                      macrocell82     1250   1250  1065711  RISE       1
\UART_VMON:BUART:counter_load_not\/main_0           macrocell19     4520   5770  1065711  RISE       1
\UART_VMON:BUART:counter_load_not\/q                macrocell19     3350   9120  1065711  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2313  11433  1065711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    486  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2785   4835    486  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8185    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2802  10988    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  16118    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  16118    486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_VMON_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9676
-------------------------------------   ---- 
End-of-path arrival time (ps)           9676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                          synccell        1020   1020   7687  RISE       1
\UART_VMON:BUART:rx_postpoll\/main_2         macrocell23     3014   4034   7687  RISE       1
\UART_VMON:BUART:rx_postpoll\/q              macrocell23     3350   7384   7687  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292   9676   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_DEBUG_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7467p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9897
-------------------------------------   ---- 
End-of-path arrival time (ps)           9897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                            synccell        1020   1020   7467  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/main_2         macrocell7      3291   4311   7467  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/q              macrocell7      3350   7661   7467  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2236   9897   7467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_GPS_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                          synccell        1020   1020   7787  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell15     2890   3910   7787  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell15     3350   7260   7787  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2317   9577   7787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell11   5360   5360  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1       3357   8717  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell1       3350  12067  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell109     2296  14363  23794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/clock_0                       macrocell109        0      0  RISE       1


5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19483
-------------------------------------   ----- 
End-of-path arrival time (ps)           19483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  976287  RISE       1
\Timer1:CounterUDB:reload\/main_1                macrocell39      4730   8230  976287  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350  11580  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2773  14353  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  19483  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  19483  976287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4979981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 4997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17169
-------------------------------------   ----- 
End-of-path arrival time (ps)           17169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_1  macrocell26      6067   8007  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26      3350  11357  4979981  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   5811  17169  4979981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1


5.8::Critical Path Report for (UART_VMON_IntClock:R vs. UART_VMON_IntClock:R)
*****************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q                      macrocell82     1250   1250  1065711  RISE       1
\UART_VMON:BUART:counter_load_not\/main_0           macrocell19     4520   5770  1065711  RISE       1
\UART_VMON:BUART:counter_load_not\/q                macrocell19     3350   9120  1065711  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2313  11433  1065711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


5.9::Critical Path Report for (UART_DEBUG_IntClock:R vs. UART_DEBUG_IntClock:R)
*******************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q                      macrocell52     1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:counter_load_not\/main_3           macrocell3      5610   6860  1064020  RISE       1
\UART_DEBUG:BUART:counter_load_not\/q                macrocell3      3350  10210  1064020  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  13123  1064020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.10::Critical Path Report for (SAKURA_SPIM_IntClock:R vs. SAKURA_SPIM_IntClock:R)
**********************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1648135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -2850
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15681
-------------------------------------   ----- 
End-of-path arrival time (ps)           15681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/main_0  macrocell35      3845   5785  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/q       macrocell35      3350   9135  1648135  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   6547  15681  1648135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1


5.11::Critical Path Report for (UART_GPS_IntClock:R vs. UART_GPS_IntClock:R)
****************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 13003915p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q            macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_1  macrocell14   4646   5896  13003915  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell14   3350   9246  13003915  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2312  11558  13003915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    486  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2785   4835    486  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8185    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2802  10988    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  16118    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  16118    486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 515p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    515  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2785   4835    515  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8185    515  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2773  10958    515  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  16088    515  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  16088    515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 3786p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    486  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2785   4835    486  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8185    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2802  10988   3786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 3794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10980
-------------------------------------   ----- 
End-of-path arrival time (ps)           10980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    515  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2785   4835    515  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8185    515  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell14   2794  10980   3794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 3815p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10958
-------------------------------------   ----- 
End-of-path arrival time (ps)           10958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    515  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2785   4835    515  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8185    515  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2773  10958   3815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 3815p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10958
-------------------------------------   ----- 
End-of-path arrival time (ps)           10958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    486  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2785   4835    486  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8185    486  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell16   2773  10958   3815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7467p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9897
-------------------------------------   ---- 
End-of-path arrival time (ps)           9897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                            synccell        1020   1020   7467  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/main_2         macrocell7      3291   4311   7467  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/q              macrocell7      3350   7661   7467  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2236   9897   7467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9676
-------------------------------------   ---- 
End-of-path arrival time (ps)           9676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                          synccell        1020   1020   7687  RISE       1
\UART_VMON:BUART:rx_postpoll\/main_2         macrocell23     3014   4034   7687  RISE       1
\UART_VMON:BUART:rx_postpoll\/q              macrocell23     3350   7384   7687  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292   9676   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                          synccell        1020   1020   7787  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell15     2890   3910   7787  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell15     3350   7260   7787  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2317   9577   7787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_status_3\/main_7
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 11042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                   synccell      1020   1020   7787  RISE       1
\UART_GPS:BUART:rx_status_3\/main_7  macrocell79   5262   6282  11042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_state_0\/main_10
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 11606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                   synccell      1020   1020   7787  RISE       1
\UART_GPS:BUART:rx_state_0\/main_10  macrocell71   4698   5718  11606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_state_2\/main_9
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 11606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                  synccell      1020   1020   7787  RISE       1
\UART_GPS:BUART:rx_state_2\/main_9  macrocell74   4698   5718  11606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_state_0\/main_10
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 12213p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7687  RISE       1
\UART_VMON:BUART:rx_state_0\/main_10  macrocell87   4090   5110  12213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_status_3\/main_7
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 12213p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7687  RISE       1
\UART_VMON:BUART:rx_status_3\/main_7  macrocell95   4090   5110  12213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_state_2\/main_9
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 12227p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                  synccell      1020   1020   7687  RISE       1
\UART_VMON:BUART:rx_state_2\/main_9  macrocell90   4076   5096  12227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 12488p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0    controlcell3   2050   2050    486  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_0  macrocell129   2785   4835  12488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 12488p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0    controlcell4   2050   2050    515  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_0  macrocell124   2785   4835  12488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                     synccell      1020   1020   7467  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_10  macrocell55   3313   4333  12990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                    synccell      1020   1020   7467  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_9  macrocell58   3313   4333  12990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out  synccell      1020   1020   7467  RISE       1
MODIN1_0/main_3     macrocell62   3311   4331  12992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_last\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_last\/clock_0
Path slack     : 12992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                 synccell      1020   1020   7467  RISE       1
\UART_DEBUG:BUART:rx_last\/main_0  macrocell64   3311   4331  12992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_last\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out  synccell      1020   1020   7467  RISE       1
MODIN1_1/main_4     macrocell61   3291   4311  13013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 13270p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                     synccell      1020   1020   7467  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_7  macrocell63   3033   4053  13270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:pollcount_1\/main_4
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 13298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7687  RISE       1
\UART_VMON:BUART:pollcount_1\/main_4  macrocell93   3005   4025  13298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:pollcount_0\/main_3
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 13298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7687  RISE       1
\UART_VMON:BUART:pollcount_0\/main_3  macrocell94   3005   4025  13298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_last\/main_0
Capture Clock  : \UART_VMON:BUART:rx_last\/clock_0
Path slack     : 13298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out               synccell      1020   1020   7687  RISE       1
\UART_VMON:BUART:rx_last\/main_0  macrocell96   3005   4025  13298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_last\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out  synccell      1020   1020   7787  RISE       1
MODIN5_1/main_4     macrocell77   2890   3910  13413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out  synccell      1020   1020   7787  RISE       1
MODIN5_0/main_3     macrocell78   2890   3910  13413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_last\/main_0
Capture Clock  : \UART_GPS:BUART:rx_last\/clock_0
Path slack     : 13413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out               synccell      1020   1020   7787  RISE       1
\UART_GPS:BUART:rx_last\/main_0  macrocell80   2890   3910  13413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_last\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 16008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0    controlcell4    2050   2050    515  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/reset  statusicell13   2776   4826  16008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 16008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0    controlcell3    2050   2050    486  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/reset  statusicell14   2776   4826  16008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell11   5360   5360  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1       3357   8717  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell1       3350  12067  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell109     2296  14363  23794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/clock_0                       macrocell109        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13934
-------------------------------------   ----- 
End-of-path arrival time (ps)           13934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb          datapathcell11   5360   5360  23794  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split\/main_3  macrocell132     2301   7661  24222  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split\/q       macrocell132     3350  11011  24222  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/main_0        macrocell109     2923  13934  24222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/clock_0                       macrocell109        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26107p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/main_1  macrocell30      3540   5480  26107  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/q       macrocell30      3350   8830  26107  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   3879  12709  26107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 26452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14714
-------------------------------------   ----- 
End-of-path arrival time (ps)           14714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/main_1  macrocell30    3540   5480  26107  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/q       macrocell30    3350   8830  26107  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/status_3    statusicell9   5884  14714  26452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/clock                             statusicell9        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 28275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell11   3580   3580  28275  RISE       1
\SD_SPIM:BSPIM:rx_status_6\/main_5          macrocell34      3656   7236  28275  RISE       1
\SD_SPIM:BSPIM:rx_status_6\/q               macrocell34      3350  10586  28275  RISE       1
\SD_SPIM:BSPIM:RxStsReg\/status_6           statusicell10    2306  12891  28275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:RxStsReg\/clock                             statusicell10       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 28980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q           macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:tx_status_0\/main_0  macrocell32    5279   6529  28980  RISE       1
\SD_SPIM:BSPIM:tx_status_0\/q       macrocell32    3350   9879  28980  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/status_0   statusicell9   2308  12186  28980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/clock                             statusicell9        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD_SPIM:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29439p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb        datapathcell11   5360   5360  23794  RISE       1
\SD_SPIM:BSPIM:mosi_from_dp_reg\/main_0  macrocell111     3357   8717  29439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell111        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb   datapathcell11   5360   5360  23794  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_3  macrocell108     3347   8707  29449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29963p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q            macrocell104     1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell11   4444   5694  29963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30124p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q            macrocell106     1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell11   4282   5532  30124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  30362  RISE       1
\SD_SPIM:BSPIM:state_2\/main_8              macrocell104     4215   7795  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  30362  RISE       1
\SD_SPIM:BSPIM:state_0\/main_8              macrocell106     4215   7795  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q            macrocell105     1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell11   3594   4844  30813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 30927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  30362  RISE       1
\SD_SPIM:BSPIM:state_1\/main_8              macrocell105     3650   7230  30927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 30959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q         macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_2  macrocell110   5948   7198  30959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : Net_102/main_2
Capture Clock  : Net_102/clock_0
Path slack     : 30959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q  macrocell106   1250   1250  26475  RISE       1
Net_102/main_2             macrocell114   5948   7198  30959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 30971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q          macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_2  macrocell113   5936   7186  30971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31071p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q           macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_0  macrocell108   5835   7085  31071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:state_2\/main_4      macrocell104   5042   6982  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:state_0\/main_4      macrocell106   5042   6982  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_4     macrocell112   5042   6982  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 31194p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:state_1\/main_4      macrocell105   5023   6963  31194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 31199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  25486  RISE       1
\SD_SPIM:BSPIM:state_1\/main_6      macrocell105   5018   6958  31199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 31374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  25663  RISE       1
\SD_SPIM:BSPIM:state_2\/main_7      macrocell104   4843   6783  31374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 31374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  25663  RISE       1
\SD_SPIM:BSPIM:state_0\/main_7      macrocell106   4843   6783  31374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  25663  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_7     macrocell112   4843   6783  31374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 31377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  25658  RISE       1
\SD_SPIM:BSPIM:state_1\/main_3      macrocell105   4839   6779  31377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  25666  RISE       1
\SD_SPIM:BSPIM:state_2\/main_5      macrocell104   4834   6774  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  25666  RISE       1
\SD_SPIM:BSPIM:state_0\/main_5      macrocell106   4834   6774  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  25666  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_5     macrocell112   4834   6774  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q         macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_0  macrocell110   5103   6353  31803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 31803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q  macrocell104   1250   1250  25982  RISE       1
Net_102/main_0             macrocell114   5103   6353  31803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q          macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_0  macrocell113   5090   6340  31816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 31883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q       macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:state_1\/main_0  macrocell105   5023   6273  31883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : Net_103/main_0
Capture Clock  : Net_103/clock_0
Path slack     : 31883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q  macrocell104   1250   1250  25982  RISE       1
Net_103/main_0             macrocell107   5023   6273  31883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 32064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q       macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:state_2\/main_2  macrocell104   4843   6093  32064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 32064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q       macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:state_0\/main_2  macrocell106   4843   6093  32064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q        macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_2  macrocell112   4843   6093  32064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 32162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  25486  RISE       1
\SD_SPIM:BSPIM:state_2\/main_6      macrocell104   4055   5995  32162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 32162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  25486  RISE       1
\SD_SPIM:BSPIM:state_0\/main_6      macrocell106   4055   5995  32162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  25486  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_6     macrocell112   4055   5995  32162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:cnt_enable\/q
Path End       : \SD_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SD_SPIM:BSPIM:BitCounter\/clock
Path slack     : 32184p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:cnt_enable\/q       macrocell113   1250   1250  32184  RISE       1
\SD_SPIM:BSPIM:BitCounter\/enable  count7cell     4172   5422  32184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32224p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q         macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_1  macrocell110   4683   5933  32224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : Net_102/main_1
Capture Clock  : Net_102/clock_0
Path slack     : 32224p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q  macrocell105   1250   1250  27040  RISE       1
Net_102/main_1             macrocell114   4683   5933  32224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 32237p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q          macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_1  macrocell113   4669   5919  32237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 32334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  25658  RISE       1
\SD_SPIM:BSPIM:state_2\/main_3      macrocell104   3883   5823  32334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 32334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  25658  RISE       1
\SD_SPIM:BSPIM:state_0\/main_3      macrocell106   3883   5823  32334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  25658  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_3     macrocell112   3883   5823  32334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  25666  RISE       1
\SD_SPIM:BSPIM:state_1\/main_5      macrocell105   3839   5779  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 32380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  25663  RISE       1
\SD_SPIM:BSPIM:state_1\/main_7      macrocell105   3837   5777  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32419p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q           macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_1  macrocell108   4488   5738  32419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q           macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_2  macrocell108   4443   5693  32464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  25939  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_4    macrocell110   3540   5480  32676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 32882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q       macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:state_2\/main_0  macrocell104   4025   5275  32882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 32882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q       macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:state_0\/main_0  macrocell106   4025   5275  32882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q        macrocell104   1250   1250  25982  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_0  macrocell112   4025   5275  32882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:cnt_enable\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:cnt_enable\/q       macrocell113   1250   1250  32184  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_3  macrocell113   3603   4853  33304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 33318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q       macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:state_2\/main_1  macrocell104   3588   4838  33318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 33318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q       macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:state_0\/main_1  macrocell106   3588   4838  33318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q        macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_1  macrocell112   3588   4838  33318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 33324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q       macrocell105   1250   1250  27040  RISE       1
\SD_SPIM:BSPIM:state_1\/main_1  macrocell105   3582   4832  33324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : Net_103/main_1
Capture Clock  : Net_103/clock_0
Path slack     : 33324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q  macrocell105   1250   1250  27040  RISE       1
Net_103/main_1             macrocell107   3582   4832  33324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 33359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q       macrocell106   1250   1250  26475  RISE       1
\SD_SPIM:BSPIM:state_1\/main_2  macrocell105   3547   4797  33359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : Net_103/main_2
Capture Clock  : Net_103/clock_0
Path slack     : 33359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q  macrocell106   1250   1250  26475  RISE       1
Net_103/main_2             macrocell107   3547   4797  33359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : Net_102/main_3
Capture Clock  : Net_102/clock_0
Path slack     : 33420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_102/q       macrocell114   1250   1250  33420  RISE       1
Net_102/main_3  macrocell114   3486   4736  33420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  25486  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_6    macrocell110   2651   4591  33565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 33624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q      macrocell112   1250   1250  27091  RISE       1
\SD_SPIM:BSPIM:state_1\/main_9  macrocell105   3283   4533  33624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 33625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q      macrocell112   1250   1250  27091  RISE       1
\SD_SPIM:BSPIM:state_2\/main_9  macrocell104   3281   4531  33625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_9
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 33625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q      macrocell112   1250   1250  27091  RISE       1
\SD_SPIM:BSPIM:state_0\/main_9  macrocell106   3281   4531  33625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q       macrocell112   1250   1250  27091  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_8  macrocell112   3281   4531  33625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  25658  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_3    macrocell110   2330   4270  33887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  25666  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_5    macrocell110   2326   4266  33891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33901p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  25663  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_7    macrocell110   2316   4256  33901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_103/q
Path End       : Net_103/main_3
Capture Clock  : Net_103/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_103/q       macrocell107   1250   1250  34289  RISE       1
Net_103/main_3  macrocell107   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:mosi_from_dp_reg\/q  macrocell111   1250   1250  34608  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_5  macrocell108   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:mosi_hs_reg\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:mosi_hs_reg\/q       macrocell108   1250   1250  34612  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_4  macrocell108   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:load_cond\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:load_cond\/q       macrocell110   1250   1250  34612  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_8  macrocell110   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981525p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12415
-------------------------------------   ----- 
End-of-path arrival time (ps)           12415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  978773  RISE       1
\Timer1:CounterUDB:count_enable\/main_3          macrocell42      3415   4665  978773  RISE       1
\Timer1:CounterUDB:count_enable\/q               macrocell42      3350   8015  978773  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell14   4400  12415  981525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 982073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11867
-------------------------------------   ----- 
End-of-path arrival time (ps)           11867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  978773  RISE       1
\Timer1:CounterUDB:count_enable\/main_3          macrocell42      3415   4665  978773  RISE       1
\Timer1:CounterUDB:count_enable\/q               macrocell42      3350   8015  978773  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell13   3852  11867  982073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  978773  RISE       1
\Timer2:CounterUDB:count_enable\/main_1          macrocell46      3415   4665  979998  RISE       1
\Timer2:CounterUDB:count_enable\/q               macrocell46      3350   8015  979998  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   2627  10642  983298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  978773  RISE       1
\Timer2:CounterUDB:count_enable\/main_1          macrocell46      3415   4665  979998  RISE       1
\Timer2:CounterUDB:count_enable\/q               macrocell46      3350   8015  979998  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell16   2625  10640  983300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16029
-------------------------------------   ----- 
End-of-path arrival time (ps)           16029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell13   1600   1600  983471  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell14      0   1600  983471  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell14   2270   3870  983471  RISE       1
\Timer1:CounterUDB:status_0\/main_0             macrocell40      2927   6797  983471  RISE       1
\Timer1:CounterUDB:status_0\/q                  macrocell40      3350  10147  983471  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell13    5883  16029  983471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 983615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q                                  macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell47    5377   6627  983615  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell47    3350   9977  983615  RISE       1
\FreqDiv_1:count_9\/main_11                            macrocell134   2897  12875  983615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 983615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q                                  macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell47    5377   6627  983615  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell47    3350   9977  983615  RISE       1
\FreqDiv_1:count_8\/main_11                            macrocell135   2897  12875  983615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985608p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13892
-------------------------------------   ----- 
End-of-path arrival time (ps)           13892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976287  RISE       1
\Timer1:CounterUDB:underflow_status\/main_0    macrocell41      4730   8230  985608  RISE       1
\Timer1:CounterUDB:underflow_status\/q         macrocell41      3350  11580  985608  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/status_3    statusicell13    2312  13892  985608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986707p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12793
-------------------------------------   ----- 
End-of-path arrival time (ps)           12793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  977356  RISE       1
\Timer2:CounterUDB:underflow_status\/main_0    macrocell45      3631   7131  986707  RISE       1
\Timer2:CounterUDB:underflow_status\/q         macrocell45      3350  10481  986707  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/status_3    statusicell14    2312  12793  986707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell15   1600   1600  987663  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell16      0   1600  987663  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell16   2270   3870  987663  RISE       1
\Timer2:CounterUDB:status_0\/main_0             macrocell44      2294   6164  987663  RISE       1
\Timer2:CounterUDB:status_0\/q                  macrocell44      3350   9514  987663  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/status_0     statusicell14    2323  11837  987663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 988260p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976287  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_2       macrocell124     4730   8230  988260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Timer1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976287  RISE       1
\Timer1:CounterUDB:underflow_reg_i\/main_0     macrocell125     4721   8221  988269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:underflow_reg_i\/clock_0                macrocell125        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 988317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell139   6923   8173  988317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 988317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell141   6923   8173  988317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 988317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell142   6923   8173  988317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_957/main_6
Capture Clock  : Net_957/clock_0
Path slack     : 989092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q  macrocell138   1250   1250  983615  RISE       1
Net_957/main_6         macrocell128   6148   7398  989092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 989092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell136   6148   7398  989092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 989092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell137   6148   7398  989092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 989092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell138   6148   7398  989092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 989115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell134   6125   7375  989115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 989115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell135   6125   7375  989115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 989115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  983615  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell140   6125   7375  989115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_957/main_1
Capture Clock  : Net_957/clock_0
Path slack     : 989213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
Net_957/main_1                macrocell128   6027   7277  989213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 989213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell136   6027   7277  989213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 989213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell137   6027   7277  989213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 989213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell138   6027   7277  989213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 989359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  977356  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_2       macrocell129     3631   7131  989359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Timer2:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  977356  RISE       1
\Timer2:CounterUDB:underflow_reg_i\/main_0     macrocell130     3631   7131  989359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:underflow_reg_i\/clock_0                macrocell130        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Timer1:CounterUDB:prevCompare\/clock_0
Path slack     : 989693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell13   1600   1600  983471  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell14      0   1600  983471  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell14   2270   3870  983471  RISE       1
\Timer1:CounterUDB:prevCompare\/main_0          macrocell126     2927   6797  989693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:prevCompare\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell134   5464   6714  989776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell135   5464   6714  989776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell140   5464   6714  989776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9686
-------------------------------------   ---- 
End-of-path arrival time (ps)           9686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976287  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976287  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell13    6186   9686  989814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 990106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell139   5134   6384  990106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer2:CounterUDB:prevCompare\/main_0
Capture Clock  : \Timer2:CounterUDB:prevCompare\/clock_0
Path slack     : 990326p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell15   1600   1600  987663  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell16      0   1600  987663  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell16   2270   3870  987663  RISE       1
\Timer2:CounterUDB:prevCompare\/main_0          macrocell131     2294   6164  990326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:prevCompare\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_957/main_10
Capture Clock  : Net_957/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q  macrocell142   1250   1250  985795  RISE       1
Net_957/main_10        macrocell128   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell136   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell137   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell138   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_957/main_9
Capture Clock  : Net_957/clock_0
Path slack     : 990568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q  macrocell141   1250   1250  985826  RISE       1
Net_957/main_9         macrocell128   4672   5922  990568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 990568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell136   4672   5922  990568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 990568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell137   4672   5922  990568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 990568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell138   4672   5922  990568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 990569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell134   4671   5921  990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 990569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell135   4671   5921  990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 990569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell140   4671   5921  990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 990577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell134   4663   5913  990577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 990577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell135   4663   5913  990577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 990577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell140   4663   5913  990577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_957/main_11
Capture Clock  : Net_957/clock_0
Path slack     : 990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q  macrocell143   1250   1250  985836  RISE       1
Net_957/main_11        macrocell128   4656   5906  990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell136   4656   5906  990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell137   4656   5906  990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell138   4656   5906  990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell134   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell135   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 990594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell140   4646   5896  990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 991536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  983673  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell134   3704   4954  991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 991536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  983673  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell135   3704   4954  991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 991536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  983673  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell140   3704   4954  991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  988317  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell143   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_957/main_7
Capture Clock  : Net_957/clock_0
Path slack     : 991670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q  macrocell139   1250   1250  986352  RISE       1
Net_957/main_7         macrocell128   3570   4820  991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 991670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  986352  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell136   3570   4820  991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 991670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  986352  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell137   3570   4820  991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 991670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  986352  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell138   3570   4820  991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  986352  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell134   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  986352  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell135   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  986352  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell140   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_957/main_8
Capture Clock  : Net_957/clock_0
Path slack     : 991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q  macrocell140   1250   1250  983859  RISE       1
Net_957/main_8         macrocell128   3524   4774  991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell136   3524   4774  991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell137   3524   4774  991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell138   3524   4774  991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 991730p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell134   3510   4760  991730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 991730p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell135   3510   4760  991730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 991730p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  983859  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell140   3510   4760  991730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991799p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  977356  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  977356  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/status_1    statusicell14    4201   7701  991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Timer1:CounterUDB:count_stored_i\/clock_0
Path slack     : 991825p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_957/q                                  macrocell128   1250   1250  978773  RISE       1
\Timer1:CounterUDB:count_stored_i\/main_0  macrocell127   3415   4665  991825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:count_stored_i\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_957/main_4
Capture Clock  : Net_957/clock_0
Path slack     : 991934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q  macrocell136   1250   1250  983673  RISE       1
Net_957/main_4         macrocell128   3306   4556  991934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 991934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  983673  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell136   3306   4556  991934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 991934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  983673  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell137   3306   4556  991934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 991934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  983673  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell138   3306   4556  991934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 992042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell139   3198   4448  992042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  985795  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell141   3198   4448  992042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 992073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985826  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell139   3167   4417  992073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell139   3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell141   3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 992083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell143   1250   1250  985836  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell142   3157   4407  992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_957/main_5
Capture Clock  : Net_957/clock_0
Path slack     : 992103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q  macrocell137   1250   1250  985103  RISE       1
Net_957/main_5         macrocell128   3137   4387  992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  985103  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell136   3137   4387  992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  985103  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell137   3137   4387  992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  985103  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell138   3137   4387  992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  985103  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell134   3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  985103  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell135   3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  985103  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell140   3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:disable_run_i\/q
Path End       : \Timer2:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 992448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:disable_run_i\/q       macrocell129   1250   1250  980609  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_1  macrocell129   2792   4042  992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992463  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell134   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992463  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell135   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992463  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell140   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_957/main_3
Capture Clock  : Net_957/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q  macrocell135   1250   1250  992463  RISE       1
Net_957/main_3         macrocell128   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992463  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell136   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992463  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell137   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992463  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell138   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : Net_957/main_0
Capture Clock  : Net_957/clock_0
Path slack     : 992636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_957/q       macrocell128   1250   1250  978773  RISE       1
Net_957/main_0  macrocell128   2604   3854  992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_957/main_2
Capture Clock  : Net_957/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q  macrocell134   1250   1250  992649  RISE       1
Net_957/main_2         macrocell128   2591   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992649  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell136   2591   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992649  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell137   2591   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992649  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell138   2591   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992649  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell134   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992649  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell135   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992649  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell140   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:underflow_reg_i\/q
Path End       : \Timer2:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:underflow_reg_i\/clock_0                macrocell130        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:underflow_reg_i\/q     macrocell130   1250   1250  990274  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_3  macrocell129   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:underflow_reg_i\/q
Path End       : \Timer1:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:underflow_reg_i\/clock_0                macrocell125        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:underflow_reg_i\/q     macrocell125   1250   1250  990289  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_3  macrocell124   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:disable_run_i\/q
Path End       : \Timer1:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:disable_run_i\/q       macrocell124   1250   1250  978963  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_1  macrocell124   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q                      macrocell52     1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:counter_load_not\/main_3           macrocell3      5610   6860  1064020  RISE       1
\UART_DEBUG:BUART:counter_load_not\/q                macrocell3      3350  10210  1064020  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  13123  1064020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_DEBUG:BUART:sTX:TxSts\/clock
Path slack     : 1065695p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17138
-------------------------------------   ----- 
End-of-path arrival time (ps)           17138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q        macrocell52    1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:tx_status_0\/main_4  macrocell4    10222  11472  1065695  RISE       1
\UART_DEBUG:BUART:tx_status_0\/q       macrocell4     3350  14822  1065695  RISE       1
\UART_DEBUG:BUART:sTX:TxSts\/status_0  statusicell1   2315  17138  1065695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q                      macrocell82     1250   1250  1065711  RISE       1
\UART_VMON:BUART:counter_load_not\/main_0           macrocell19     4520   5770  1065711  RISE       1
\UART_VMON:BUART:counter_load_not\/q                macrocell19     3350   9120  1065711  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2313  11433  1065711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1066806p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066271  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_3                  macrocell51     9438  13018  1066806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DEBUG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_DEBUG:BUART:sRX:RxSts\/clock
Path slack     : 1066855p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15978
-------------------------------------   ----- 
End-of-path arrival time (ps)           15978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1066855  RISE       1
\UART_DEBUG:BUART:rx_status_4\/main_1                 macrocell8      2233   5813  1066855  RISE       1
\UART_DEBUG:BUART:rx_status_4\/q                      macrocell8      3350   9163  1066855  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/status_4                 statusicell2    6815  15978  1066855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DEBUG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067205p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10768
-------------------------------------   ----- 
End-of-path arrival time (ps)           10768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q            macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_counter_load\/main_1  macrocell6    3910   5160  1067205  RISE       1
\UART_DEBUG:BUART:rx_counter_load\/q       macrocell6    3350   8510  1067205  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/load   count7cell    2258  10768  1067205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q                macrocell51     1250   1250  1065860  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   8762  10012  1067311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_VMON:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067380p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q            macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_counter_load\/main_3  macrocell22   3664   4914  1067380  RISE       1
\UART_VMON:BUART:rx_counter_load\/q       macrocell22   3350   8264  1067380  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/load   count7cell    2329  10593  1067380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:txn\/main_4
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1068351p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q  macrocell52   1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:txn\/main_4    macrocell49  10222  11472  1068351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q                macrocell50     1250   1250  1066851  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7537   8787  1068536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_VMON:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_VMON:BUART:sTX:TxSts\/clock
Path slack     : 1068811p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068811  RISE       1
\UART_VMON:BUART:tx_status_0\/main_3                 macrocell20     4785   8365  1068811  RISE       1
\UART_VMON:BUART:tx_status_0\/q                      macrocell20     3350  11715  1068811  RISE       1
\UART_VMON:BUART:sTX:TxSts\/status_0                 statusicell5    2308  14023  1068811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_VMON:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_VMON:BUART:sRX:RxSts\/clock
Path slack     : 1069945p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12888
-------------------------------------   ----- 
End-of-path arrival time (ps)           12888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1069945  RISE       1
\UART_VMON:BUART:rx_status_4\/main_1                 macrocell24     3627   7207  1069945  RISE       1
\UART_VMON:BUART:rx_status_4\/q                      macrocell24     3350  10557  1069945  RISE       1
\UART_VMON:BUART:sRX:RxSts\/status_4                 statusicell6    2331  12888  1069945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070352p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065334  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6781   6971  1070352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:txn\/main_2
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1070376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9447
-------------------------------------   ---- 
End-of-path arrival time (ps)           9447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q  macrocell51   1250   1250  1065860  RISE       1
\UART_DEBUG:BUART:txn\/main_2    macrocell49   8197   9447  1070376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q          macrocell59     1250   1250  1070666  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5407   6657  1070666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_VMON:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070824p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q                macrocell82     1250   1250  1065711  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   5249   6499  1070824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:txn\/main_1
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1071070p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8753
-------------------------------------   ---- 
End-of-path arrival time (ps)           8753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q  macrocell50   1250   1250  1066851  RISE       1
\UART_DEBUG:BUART:txn\/main_1    macrocell49   7503   8753  1071070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:txn\/main_6
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1071319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q  macrocell53   1250   1250  1071319  RISE       1
\UART_DEBUG:BUART:txn\/main_6   macrocell49   7254   8504  1071319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_VMON:BUART:tx_state_0\/main_3
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1071458p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068811  RISE       1
\UART_VMON:BUART:tx_state_0\/main_3                  macrocell83     4785   8365  1071458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071502p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q         macrocell54     1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4572   5822  1071502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071618p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q                macrocell55     1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4456   5706  1071618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_1\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_8
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1071788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_1\/q      macrocell93   1250   1250  1068565  RISE       1
\UART_VMON:BUART:rx_state_0\/main_8  macrocell87   6785   8035  1071788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_1\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_5
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1071788p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_1\/q       macrocell93   1250   1250  1068565  RISE       1
\UART_VMON:BUART:rx_status_3\/main_5  macrocell95   6785   8035  1071788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072336p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067212  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4797   4987  1072336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q         macrocell86     1250   1250  1068249  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   3680   4930  1072394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072398p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q                macrocell87     1250   1250  1068257  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3675   4925  1072398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q   macrocell59   1250   1250  1070666  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_2  macrocell56   5930   7180  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1070666  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_2  macrocell63   5930   7180  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_1\/q
Path End       : \UART_VMON:BUART:pollcount_1\/main_2
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_1\/q       macrocell93   1250   1250  1068565  RISE       1
\UART_VMON:BUART:pollcount_1\/main_2  macrocell93   5929   7179  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DEBUG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072796p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072796  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/main_0   macrocell59   5088   7028  1072796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_load_fifo\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072820p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_load_fifo\/q            macrocell88     1250   1250  1071704  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   6133   7383  1072820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_VMON:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072824p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q                macrocell83     1250   1250  1067015  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3249   4499  1072824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DEBUG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6871
-------------------------------------   ---- 
End-of-path arrival time (ps)           6871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072953  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/main_1   macrocell59   4931   6871  1072953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q      macrocell52   1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_3  macrocell53   5610   6860  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_DEBUG:BUART:txn\/main_3
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1073119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073119  RISE       1
\UART_DEBUG:BUART:txn\/main_3                macrocell49     2334   6704  1073119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_VMON:BUART:txn\/main_3
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1073164p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1073164  RISE       1
\UART_VMON:BUART:txn\/main_3                macrocell81     2290   6660  1073164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_0
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1073332p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q       macrocell82   1250   1250  1065711  RISE       1
\UART_VMON:BUART:tx_state_0\/main_0  macrocell83   5241   6491  1073332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1073332p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q      macrocell82   1250   1250  1065711  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_0  macrocell85   5241   6491  1073332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DEBUG:BUART:txn\/main_5
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1073526p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073526  RISE       1
\UART_DEBUG:BUART:txn\/main_5                      macrocell49     6108   6298  1073526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_DEBUG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1073543  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/main_2   macrocell59   4341   6281  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1070666  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_2   macrocell55   5029   6279  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1070666  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_2   macrocell57   5029   6279  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1070666  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_2   macrocell58   5029   6279  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1073715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065334  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_2               macrocell50     5918   6108  1073715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1073715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065334  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_2               macrocell51     5918   6108  1073715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1073715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065334  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_2               macrocell52     5918   6108  1073715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1073724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell62   1250   1250  1069364  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_6  macrocell55   4849   6099  1073724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073729p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell62   1250   1250  1069364  RISE       1
MODIN1_0/main_2  macrocell62   4844   6094  1073729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073775p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q          macrocell91     1250   1250  1073775  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   2298   3548  1073775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1073930p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q       macrocell52   1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_3  macrocell50   4643   5893  1073930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1073930p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q       macrocell52   1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_4  macrocell51   4643   5893  1073930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1073930p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q       macrocell52   1250   1250  1064020  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_3  macrocell52   4643   5893  1073930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1074007p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_0    macrocell55   4566   5816  1074007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1074007p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_0    macrocell57   4566   5816  1074007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1074007p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_0    macrocell58   4566   5816  1074007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_0
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1074053p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q       macrocell82   1250   1250  1065711  RISE       1
\UART_VMON:BUART:tx_state_1\/main_0  macrocell82   4520   5770  1074053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_0
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1074053p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q       macrocell82   1250   1250  1065711  RISE       1
\UART_VMON:BUART:tx_state_2\/main_0  macrocell84   4520   5770  1074053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1074278p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065334  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_2                macrocell53     5355   5545  1074278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q         macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_4  macrocell88   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_4
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q       macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_state_3\/main_4  macrocell89   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_4
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q       macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_state_2\/main_4  macrocell90   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1074388p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell62   1250   1250  1069364  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_6  macrocell63   4186   5436  1074388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q         macrocell89   1250   1250  1067423  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_3  macrocell88   4173   5423  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q       macrocell89   1250   1250  1067423  RISE       1
\UART_VMON:BUART:rx_state_3\/main_3  macrocell89   4173   5423  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q       macrocell89   1250   1250  1067423  RISE       1
\UART_VMON:BUART:rx_state_2\/main_3  macrocell90   4173   5423  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q       macrocell57   1250   1250  1067648  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_3  macrocell55   4005   5255  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q       macrocell57   1250   1250  1067648  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_3  macrocell57   4005   5255  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q       macrocell57   1250   1250  1067648  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_3  macrocell58   4005   5255  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1074575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q       macrocell58   1250   1250  1067641  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_4  macrocell55   3998   5248  1074575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1074575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q       macrocell58   1250   1250  1067641  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_4  macrocell57   3998   5248  1074575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1074575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q       macrocell58   1250   1250  1067641  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_4  macrocell58   3998   5248  1074575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q         macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_1  macrocell56   3910   5160  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q               macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_1  macrocell60   3910   5160  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1074663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q        macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_1  macrocell63   3910   5160  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_0  macrocell56   3908   5158  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q        macrocell54   1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_0  macrocell60   3908   5158  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067208  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_0   macrocell63   3908   5158  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:txn\/q
Path End       : \UART_VMON:BUART:txn\/main_0
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:txn\/q       macrocell81   1250   1250  1074789  RISE       1
\UART_VMON:BUART:txn\/main_0  macrocell81   3784   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1074804p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q      macrocell51   1250   1250  1065860  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_1  macrocell53   3770   5020  1074804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q       macrocell51   1250   1250  1065860  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_1  macrocell50   3762   5012  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q       macrocell51   1250   1250  1065860  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_1  macrocell51   3762   5012  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q       macrocell51   1250   1250  1065860  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_1  macrocell52   3762   5012  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_state_0\/main_2
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1074842p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067212  RISE       1
\UART_VMON:BUART:tx_state_0\/main_2               macrocell83     4791   4981  1074842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1074842p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067212  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_2                macrocell85     4791   4981  1074842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_9
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1074876p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q      macrocell94   1250   1250  1070192  RISE       1
\UART_VMON:BUART:rx_state_0\/main_9  macrocell87   3697   4947  1074876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_6
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1074876p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q       macrocell94   1250   1250  1070192  RISE       1
\UART_VMON:BUART:rx_status_3\/main_6  macrocell95   3697   4947  1074876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_4
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1074909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q       macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_state_0\/main_4  macrocell87   3664   4914  1074909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q               macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_3  macrocell92   3664   4914  1074909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_4
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1074909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q        macrocell90   1250   1250  1067380  RISE       1
\UART_VMON:BUART:rx_status_3\/main_4  macrocell95   3664   4914  1074909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell62   1250   1250  1069364  RISE       1
MODIN1_1/main_3  macrocell61   3664   4914  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_VMON:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_VMON:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074935  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/main_1   macrocell91   2949   4889  1074935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_VMON:BUART:pollcount_1\/main_1
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1074935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074935  RISE       1
\UART_VMON:BUART:pollcount_1\/main_1        macrocell93   2949   4889  1074935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_VMON:BUART:pollcount_0\/main_1
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 1074935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074935  RISE       1
\UART_VMON:BUART:pollcount_0\/main_1        macrocell94   2949   4889  1074935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_VMON:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_VMON:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074940  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/main_0   macrocell91   2943   4883  1074940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_VMON:BUART:pollcount_1\/main_0
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1074940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074940  RISE       1
\UART_VMON:BUART:pollcount_1\/main_0        macrocell93   2943   4883  1074940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_VMON:BUART:pollcount_0\/main_0
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 1074940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074940  RISE       1
\UART_VMON:BUART:pollcount_0\/main_0        macrocell94   2943   4883  1074940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_load_fifo\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074941p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_load_fifo\/q            macrocell56     1250   1250  1067938  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4013   5263  1074941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1074952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q       macrocell89   1250   1250  1067423  RISE       1
\UART_VMON:BUART:rx_state_0\/main_3  macrocell87   3621   4871  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q               macrocell89   1250   1250  1067423  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_2  macrocell92   3621   4871  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_3
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1074952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q        macrocell89   1250   1250  1067423  RISE       1
\UART_VMON:BUART:rx_status_3\/main_3  macrocell95   3621   4871  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_VMON:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_VMON:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074958  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/main_2   macrocell91   2925   4865  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_status_3\/q
Path End       : \UART_DEBUG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_DEBUG:BUART:sRX:RxSts\/clock
Path slack     : 1075036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_status_3\/q       macrocell63    1250   1250  1075036  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/status_3  statusicell2   6547   7797  1075036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_7       macrocell88   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_state_3\/main_7
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_state_3\/main_7         macrocell89   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_state_2\/main_7
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_state_2\/main_7         macrocell90   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_state_0\/main_6
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_state_0\/main_6         macrocell87   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_state_0\/main_7
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_state_0\/main_7         macrocell87   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_6       macrocell88   2799   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_state_3\/main_6
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_state_3\/main_6         macrocell89   2799   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_state_2\/main_6
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075081  RISE       1
\UART_VMON:BUART:rx_state_2\/main_6         macrocell90   2799   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q         macrocell58   1250   1250  1067641  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_4  macrocell56   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q               macrocell58   1250   1250  1067641  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_3  macrocell60   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q        macrocell58   1250   1250  1067641  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_4  macrocell63   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q         macrocell57   1250   1250  1067648  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_3  macrocell56   3468   4718  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q               macrocell57   1250   1250  1067648  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_2  macrocell60   3468   4718  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q        macrocell57   1250   1250  1067648  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_3  macrocell63   3468   4718  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_7         macrocell55   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_5         macrocell57   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_6         macrocell58   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:txn\/main_1
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q  macrocell82   1250   1250  1065711  RISE       1
\UART_VMON:BUART:txn\/main_1    macrocell81   3412   4662  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075170  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_8         macrocell55   2713   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075170  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_6         macrocell57   2713   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075170p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075170  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_7         macrocell58   2713   4653  1075170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075171p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072796  RISE       1
MODIN1_0/main_0                              macrocell62   2712   4652  1075171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072796  RISE       1
MODIN1_1/main_0                              macrocell61   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_9         macrocell55   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_7         macrocell57   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_8         macrocell58   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075178p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_7       macrocell56   2706   4646  1075178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075170  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_6       macrocell56   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_5       macrocell56   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075200p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1073775  RISE       1
\UART_VMON:BUART:rx_state_0\/main_2   macrocell87   3374   4624  1075200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_2
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1075200p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1073775  RISE       1
\UART_VMON:BUART:rx_status_3\/main_2  macrocell95   3374   4624  1075200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075222p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q   macrocell91   1250   1250  1073775  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_2  macrocell88   3352   4602  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075222p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1073775  RISE       1
\UART_VMON:BUART:rx_state_3\/main_2   macrocell89   3352   4602  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075222p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1073775  RISE       1
\UART_VMON:BUART:rx_state_2\/main_2   macrocell90   3352   4602  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_5       macrocell88   2620   4560  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_state_3\/main_5
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\UART_VMON:BUART:rx_state_3\/main_5         macrocell89   2620   4560  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_state_2\/main_5
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\UART_VMON:BUART:rx_state_2\/main_5         macrocell90   2620   4560  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_state_0\/main_5
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\UART_VMON:BUART:rx_state_0\/main_5         macrocell87   2611   4551  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072953  RISE       1
MODIN1_0/main_1                              macrocell62   2562   4502  1075321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q        macrocell53   1250   1250  1071319  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_5  macrocell50   3251   4501  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q        macrocell53   1250   1250  1071319  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_5  macrocell51   3251   4501  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q        macrocell53   1250   1250  1071319  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_5  macrocell52   3251   4501  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:txn\/main_2
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075330p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q  macrocell83   1250   1250  1067015  RISE       1
\UART_VMON:BUART:txn\/main_2    macrocell81   3243   4493  1075330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072953  RISE       1
MODIN1_1/main_1                              macrocell61   2553   4493  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_1
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1075357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q       macrocell83   1250   1250  1067015  RISE       1
\UART_VMON:BUART:tx_state_0\/main_1  macrocell83   3217   4467  1075357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1075357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q      macrocell83   1250   1250  1067015  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_1  macrocell85   3217   4467  1075357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_1
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q       macrocell83   1250   1250  1067015  RISE       1
\UART_VMON:BUART:tx_state_1\/main_1  macrocell82   3216   4466  1075358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_1
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q       macrocell83   1250   1250  1067015  RISE       1
\UART_VMON:BUART:tx_state_2\/main_1  macrocell84   3216   4466  1075358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell61   1250   1250  1069889  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_5  macrocell55   3143   4393  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075435p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell61   1250   1250  1069889  RISE       1
MODIN1_1/main_2  macrocell61   3138   4388  1075435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075435p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell61   1250   1250  1069889  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_5  macrocell63   3138   4388  1075435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075446p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q       macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_1  macrocell55   3128   4378  1075446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075446p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q       macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_1  macrocell57   3128   4378  1075446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075446p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q       macrocell55   1250   1250  1067205  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_1  macrocell58   3128   4378  1075446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:txn\/main_4
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q  macrocell84   1250   1250  1067137  RISE       1
\UART_VMON:BUART:txn\/main_4    macrocell81   3098   4348  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_3
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075480p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q       macrocell84   1250   1250  1067137  RISE       1
\UART_VMON:BUART:tx_state_1\/main_3  macrocell82   3093   4343  1075480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_3
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075480p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q       macrocell84   1250   1250  1067137  RISE       1
\UART_VMON:BUART:tx_state_2\/main_3  macrocell84   3093   4343  1075480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1075513p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073526  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_4               macrocell50     4121   4311  1075513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075513p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073526  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_4               macrocell52     4121   4311  1075513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_state_1\/main_2
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067212  RISE       1
\UART_VMON:BUART:tx_state_1\/main_2               macrocell82     4079   4269  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_state_2\/main_2
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067212  RISE       1
\UART_VMON:BUART:tx_state_2\/main_2               macrocell84     4079   4269  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_4
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q       macrocell84   1250   1250  1067137  RISE       1
\UART_VMON:BUART:tx_state_0\/main_4  macrocell83   2933   4183  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q      macrocell84   1250   1250  1067137  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_3  macrocell85   2933   4183  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_last\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_8
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_last\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_last\/q          macrocell96   1250   1250  1075663  RISE       1
\UART_VMON:BUART:rx_state_2\/main_8  macrocell90   2911   4161  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_5
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075698  RISE       1
\UART_VMON:BUART:tx_state_1\/main_5  macrocell82   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_5
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075698  RISE       1
\UART_VMON:BUART:tx_state_2\/main_5  macrocell84   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:txn\/main_6
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075699p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q  macrocell85   1250   1250  1075698  RISE       1
\UART_VMON:BUART:txn\/main_6   macrocell81   2875   4125  1075699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_5
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1075702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075698  RISE       1
\UART_VMON:BUART:tx_state_0\/main_5  macrocell83   2871   4121  1075702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1068249  RISE       1
\UART_VMON:BUART:rx_state_0\/main_0    macrocell87   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q        macrocell86   1250   1250  1068249  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_0  macrocell92   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_0
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1068249  RISE       1
\UART_VMON:BUART:rx_status_3\/main_0   macrocell95   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q       macrocell50   1250   1250  1066851  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_0  macrocell50   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q       macrocell50   1250   1250  1066851  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_0  macrocell51   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q       macrocell50   1250   1250  1066851  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_0  macrocell52   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:pollcount_1\/main_3
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q       macrocell94   1250   1250  1070192  RISE       1
\UART_VMON:BUART:pollcount_1\/main_3  macrocell93   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:pollcount_0\/main_2
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q       macrocell94   1250   1250  1070192  RISE       1
\UART_VMON:BUART:pollcount_0\/main_2  macrocell94   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q       macrocell87   1250   1250  1068257  RISE       1
\UART_VMON:BUART:rx_state_0\/main_1  macrocell87   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q               macrocell87   1250   1250  1068257  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_1  macrocell92   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_1
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q        macrocell87   1250   1250  1068257  RISE       1
\UART_VMON:BUART:rx_status_3\/main_1  macrocell95   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q      macrocell50   1250   1250  1066851  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_0  macrocell53   2779   4029  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1068249  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_0  macrocell88   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1068249  RISE       1
\UART_VMON:BUART:rx_state_3\/main_0    macrocell89   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1068249  RISE       1
\UART_VMON:BUART:rx_state_2\/main_0    macrocell90   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q         macrocell87   1250   1250  1068257  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_1  macrocell88   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q       macrocell87   1250   1250  1068257  RISE       1
\UART_VMON:BUART:rx_state_3\/main_1  macrocell89   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q       macrocell87   1250   1250  1068257  RISE       1
\UART_VMON:BUART:rx_state_2\/main_1  macrocell90   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:txn\/q
Path End       : \UART_DEBUG:BUART:txn\/main_0
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:txn\/q       macrocell49   1250   1250  1076279  RISE       1
\UART_DEBUG:BUART:txn\/main_0  macrocell49   2294   3544  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1076322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_last\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_last\/q          macrocell64   1250   1250  1076322  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_5  macrocell58   2252   3502  1076322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_VMON:BUART:tx_state_1\/main_4
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1077024p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2799
-------------------------------------   ---- 
End-of-path arrival time (ps)           2799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1077024  RISE       1
\UART_VMON:BUART:tx_state_1\/main_4               macrocell82     2609   2799  1077024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_VMON:BUART:tx_state_2\/main_4
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1077024p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2799
-------------------------------------   ---- 
End-of-path arrival time (ps)           2799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1077024  RISE       1
\UART_VMON:BUART:tx_state_2\/main_4               macrocell84     2609   2799  1077024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_VMON:BUART:txn\/main_5
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1077028p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2795
-------------------------------------   ---- 
End-of-path arrival time (ps)           2795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1077024  RISE       1
\UART_VMON:BUART:txn\/main_5                      macrocell81     2605   2795  1077028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_status_3\/q
Path End       : \UART_VMON:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_VMON:BUART:sRX:RxSts\/clock
Path slack     : 1078652p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_status_3\/q       macrocell95    1250   1250  1078652  RISE       1
\UART_VMON:BUART:sRX:RxSts\/status_3  statusicell6   2932   4182  1078652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1648135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -2850
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15681
-------------------------------------   ----- 
End-of-path arrival time (ps)           15681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/main_0  macrocell35      3845   5785  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/q       macrocell35      3350   9135  1648135  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   6547  15681  1648135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SAKURA_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1650166p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16001
-------------------------------------   ----- 
End-of-path arrival time (ps)           16001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q           macrocell118    1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/main_2  macrocell36     5938   7188  1650166  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/q       macrocell36     3350  10538  1650166  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/status_0   statusicell11   5463  16001  1650166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/clock                         statusicell11       0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SAKURA_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1652702p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell12   3580   3580  1652702  RISE       1
\SAKURA_SPIM:BSPIM:rx_status_6\/main_5          macrocell38      2903   6483  1652702  RISE       1
\SAKURA_SPIM:BSPIM:rx_status_6\/q               macrocell38      3350   9833  1652702  RISE       1
\SAKURA_SPIM:BSPIM:RxStsReg\/status_6           statusicell12    3631  13464  1652702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:RxStsReg\/clock                         statusicell12       0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SAKURA_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1652983p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/main_0  macrocell35     3845   5785  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/q       macrocell35     3350   9135  1648135  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/status_3    statusicell11   4049  13184  1652983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/clock                         statusicell11       0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1653555p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1653555  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_8              macrocell116     6021   9601  1653555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1653555p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1653555  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_8              macrocell117     6021   9601  1653555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1654666p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1660657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q            macrocell118     1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell12   4741   5991  1654666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1654894p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1660657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q            macrocell116     1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell12   4513   5763  1654894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_183/main_4
Capture Clock  : Net_183/clock_0
Path slack     : 1654905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell12   5360   5360  1654905  RISE       1
Net_183/main_4                         macrocell115     2891   8251  1654905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1655171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1660657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q            macrocell117     1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell12   4236   5486  1655171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1655436p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q       macrocell118   1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_2  macrocell116   6471   7721  1655436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1655436p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q       macrocell118   1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_2  macrocell117   6471   7721  1655436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1655436p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q        macrocell118   1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_2  macrocell121   6471   7721  1655436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1655476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q         macrocell118   1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_2  macrocell120   6431   7681  1655476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : Net_183/main_3
Capture Clock  : Net_183/clock_0
Path slack     : 1655969p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q  macrocell118   1250   1250  1650166  RISE       1
Net_183/main_3                 macrocell115   5938   7188  1655969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1656001p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q          macrocell118   1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_2  macrocell122   5906   7156  1656001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : Net_185/main_2
Capture Clock  : Net_185/clock_0
Path slack     : 1656001p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q  macrocell118   1250   1250  1650166  RISE       1
Net_185/main_2                 macrocell123   5906   7156  1656001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1656848p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_3    macrocell120   4369   6309  1656848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1656937p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1653555  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_3              macrocell118     2640   6220  1656937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1657168p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q       macrocell118   1250   1250  1650166  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_2  macrocell118   4739   5989  1657168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : Net_186/main_2
Capture Clock  : Net_186/clock_0
Path slack     : 1657168p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q  macrocell118   1250   1250  1650166  RISE       1
Net_186/main_2                 macrocell119   4739   5989  1657168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_183/main_5
Capture Clock  : Net_183/clock_0
Path slack     : 1657372p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1648135  RISE       1
Net_183/main_5                          macrocell115   3845   5785  1657372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1657412p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q       macrocell116   1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_0  macrocell118   4495   5745  1657412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : Net_186/main_0
Capture Clock  : Net_186/clock_0
Path slack     : 1657412p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q  macrocell116   1250   1250  1652808  RISE       1
Net_186/main_0                 macrocell119   4495   5745  1657412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1657690p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q       macrocell117   1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_1  macrocell118   4216   5466  1657690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : Net_186/main_1
Capture Clock  : Net_186/clock_0
Path slack     : 1657690p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q  macrocell117   1250   1250  1652953  RISE       1
Net_186/main_1                 macrocell119   4216   5466  1657690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1657794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_3      macrocell116   3423   5363  1657794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1657794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_3      macrocell117   3423   5363  1657794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1657794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1648135  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_3     macrocell121   3423   5363  1657794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_183/main_8
Capture Clock  : Net_183/clock_0
Path slack     : 1658037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1648801  RISE       1
Net_183/main_8                          macrocell115   3179   5119  1658037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658053p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1648801  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_6      macrocell116   3163   5103  1658053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658053p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1648801  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_6      macrocell117   3163   5103  1658053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658053p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1648801  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_6     macrocell121   3163   5103  1658053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658073p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1648801  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_6    macrocell120   3144   5084  1658073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1648931  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_4    macrocell120   3053   4993  1658163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_183/main_6
Capture Clock  : Net_183/clock_0
Path slack     : 1658168p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1648931  RISE       1
Net_183/main_6                          macrocell115   3049   4989  1658168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658184p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1648951  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_7    macrocell120   3033   4973  1658184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_183/main_9
Capture Clock  : Net_183/clock_0
Path slack     : 1658188p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1648951  RISE       1
Net_183/main_9                          macrocell115   3028   4968  1658188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1649082  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_5    macrocell120   2905   4845  1658312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_183/main_7
Capture Clock  : Net_183/clock_0
Path slack     : 1658319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1649082  RISE       1
Net_183/main_7                          macrocell115   2897   4837  1658319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658332p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1649082  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_5      macrocell116   2885   4825  1658332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658332p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1649082  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_5      macrocell117   2885   4825  1658332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658332p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1649082  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_5     macrocell121   2885   4825  1658332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1648931  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_4      macrocell116   2861   4801  1658355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1648931  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_4      macrocell117   2861   4801  1658355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1648931  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_4     macrocell121   2861   4801  1658355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1648951  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_7      macrocell116   2849   4789  1658368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1648951  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_7      macrocell117   2849   4789  1658368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1648951  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_7     macrocell121   2849   4789  1658368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : Net_185/main_3
Capture Clock  : Net_185/clock_0
Path slack     : 1658469p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_185/q       macrocell123   1250   1250  1658469  RISE       1
Net_185/main_3  macrocell123   3438   4688  1658469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q       macrocell116   1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_0  macrocell116   3429   4679  1658478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q       macrocell116   1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_0  macrocell117   3429   4679  1658478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q        macrocell116   1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_0  macrocell121   3429   4679  1658478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658480p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q         macrocell116   1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_0  macrocell120   3427   4677  1658480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_183/q
Path End       : Net_183/main_0
Capture Clock  : Net_183/clock_0
Path slack     : 1658490p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_183/q       macrocell115   1250   1250  1658490  RISE       1
Net_183/main_0  macrocell115   3417   4667  1658490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1658587p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q          macrocell116   1250   1250  1652808  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_0  macrocell122   3320   4570  1658587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : Net_185/main_0
Capture Clock  : Net_185/clock_0
Path slack     : 1658587p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q  macrocell116   1250   1250  1652808  RISE       1
Net_185/main_0                 macrocell123   3320   4570  1658587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : Net_183/main_1
Capture Clock  : Net_183/clock_0
Path slack     : 1658611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q  macrocell116   1250   1250  1652808  RISE       1
Net_183/main_1                 macrocell115   3295   4545  1658611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658755p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q         macrocell117   1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_1  macrocell120   3151   4401  1658755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658756p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q       macrocell117   1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_1  macrocell116   3151   4401  1658756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658756p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q       macrocell117   1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_1  macrocell117   3151   4401  1658756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658756p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q        macrocell117   1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_1  macrocell121   3151   4401  1658756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1658757p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q          macrocell117   1250   1250  1652953  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_1  macrocell122   3150   4400  1658757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : Net_185/main_1
Capture Clock  : Net_185/clock_0
Path slack     : 1658757p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q  macrocell117   1250   1250  1652953  RISE       1
Net_185/main_1                 macrocell123   3150   4400  1658757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : Net_183/main_2
Capture Clock  : Net_183/clock_0
Path slack     : 1658757p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q  macrocell117   1250   1250  1652953  RISE       1
Net_183/main_2                 macrocell115   3150   4400  1658757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:cnt_enable\/q
Path End       : \SAKURA_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SAKURA_SPIM:BSPIM:BitCounter\/clock
Path slack     : 1658789p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -4060
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1662607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:cnt_enable\/q       macrocell122   1250   1250  1658789  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/enable  count7cell     2568   3818  1658789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1659345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q      macrocell121   1250   1250  1659345  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_9  macrocell116   2561   3811  1659345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1659345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q      macrocell121   1250   1250  1659345  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_9  macrocell117   2561   3811  1659345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1659345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q       macrocell121   1250   1250  1659345  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_8  macrocell121   2561   3811  1659345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : Net_183/main_10
Capture Clock  : Net_183/clock_0
Path slack     : 1659348p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q  macrocell121   1250   1250  1659345  RISE       1
Net_183/main_10                 macrocell115   2558   3808  1659348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:cnt_enable\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1659355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:cnt_enable\/q       macrocell122   1250   1250  1658789  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_3  macrocell122   2552   3802  1659355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186/q
Path End       : Net_186/main_3
Capture Clock  : Net_186/clock_0
Path slack     : 1659600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_186/q       macrocell119   1250   1250  1659600  RISE       1
Net_186/main_3  macrocell119   2307   3557  1659600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:load_cond\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1659660p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:load_cond\/q       macrocell120   1250   1250  1659660  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_8  macrocell120   2247   3497  1659660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4979981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 4997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17169
-------------------------------------   ----- 
End-of-path arrival time (ps)           17169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_1  macrocell26      6067   8007  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26      3350  11357  4979981  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   5811  17169  4979981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \PERI_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 4983097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16403
-------------------------------------   ----- 
End-of-path arrival time (ps)           16403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q           macrocell100   1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:tx_status_0\/main_2  macrocell27    6281   7531  4983097  RISE       1
\PERI_SPIM:BSPIM:tx_status_0\/q       macrocell27    3350  10881  4983097  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/status_0   statusicell7   5522  16403  4983097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/clock                           statusicell7        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \PERI_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 4983255p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16245
-------------------------------------   ----- 
End-of-path arrival time (ps)           16245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_1  macrocell26    6067   8007  4979981  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26    3350  11357  4979981  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/status_3    statusicell7   4888  16245  4983255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/clock                           statusicell7        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4984215p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -8480
--------------------------------------------   ------- 
End-of-path required time (ps)                 4991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q            macrocell98      1250   1250  4984215  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   6055   7305  4984215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4984276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -8480
--------------------------------------------   ------- 
End-of-path required time (ps)                 4991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q            macrocell100     1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   5994   7244  4984276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \PERI_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 4984620p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  4984620  RISE       1
\PERI_SPIM:BSPIM:rx_status_6\/main_5          macrocell29      5645   9225  4984620  RISE       1
\PERI_SPIM:BSPIM:rx_status_6\/q               macrocell29      3350  12575  4984620  RISE       1
\PERI_SPIM:BSPIM:RxStsReg\/status_6           statusicell8     2306  14880  4984620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:RxStsReg\/clock                           statusicell8        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4985375p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -8480
--------------------------------------------   ------- 
End-of-path required time (ps)                 4991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q            macrocell99      1250   1250  4984551  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   4895   6145  4985375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : Net_89/main_0
Capture Clock  : Net_89/clock_0
Path slack     : 4987013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q  macrocell98    1250   1250  4984215  RISE       1
Net_89/main_0                macrocell101   8227   9477  4987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : Net_89/main_2
Capture Clock  : Net_89/clock_0
Path slack     : 4987158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9332
-------------------------------------   ---- 
End-of-path arrival time (ps)           9332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  4983097  RISE       1
Net_89/main_2                macrocell101   8082   9332  4987158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : Net_89/main_1
Capture Clock  : Net_89/clock_0
Path slack     : 4987603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q  macrocell99    1250   1250  4984551  RISE       1
Net_89/main_1                macrocell101   7637   8887  4987603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4988376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_2  macrocell98    6864   8114  4988376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4988376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_2  macrocell99    6864   8114  4988376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4988385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_2  macrocell100   6855   8105  4988385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4988385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q         macrocell100   1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_2  macrocell102   6855   8105  4988385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : Net_94/main_2
Capture Clock  : Net_94/clock_0
Path slack     : 4988388p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  4983097  RISE       1
Net_94/main_2                macrocell48    6852   8102  4988388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : Net_20/main_3
Capture Clock  : Net_20/clock_0
Path slack     : 4988388p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  4983097  RISE       1
Net_20/main_3                macrocell97    6852   8102  4988388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4988488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  4984215  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_0  macrocell98   6752   8002  4988488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4988488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  4984215  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_0  macrocell99   6752   8002  4988488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : Net_94/main_0
Capture Clock  : Net_94/clock_0
Path slack     : 4988502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  4984215  RISE       1
Net_94/main_0                macrocell48   6738   7988  4988502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : Net_20/main_1
Capture Clock  : Net_20/clock_0
Path slack     : 4988502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  4984215  RISE       1
Net_20/main_1                macrocell97   6738   7988  4988502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_20/main_4
Capture Clock  : Net_20/clock_0
Path slack     : 4988818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                             model name      delay     AT    slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell10   5360   5360  4988818  RISE       1
Net_20/main_4                        macrocell97      2312   7672  4988818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4988883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  4988883  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_8              macrocell98      4027   7607  4988883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4988883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  4988883  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_8              macrocell99      4027   7607  4988883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:state_0\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4988896p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  4988883  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_8              macrocell100     4014   7594  4988896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4988959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q          macrocell100   1250   1250  4983097  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_2  macrocell103   6281   7531  4988959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:cnt_enable\/q
Path End       : \PERI_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \PERI_SPIM:BSPIM:BitCounter\/clock
Path slack     : 4989879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -4060
--------------------------------------------   ------- 
End-of-path required time (ps)                 4995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  4989879  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/enable  count7cell     4811   6061  4989879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:state_0\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4990014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_4      macrocell100   4536   6476  4990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4990014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_4    macrocell102   4536   6476  4990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_4   macrocell103   4422   6362  4990128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q          macrocell98    1250   1250  4984215  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_0  macrocell103   5110   6360  4990130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4990348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  4984551  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_1  macrocell98   4892   6142  4990348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4990348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  4984551  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_1  macrocell99   4892   6142  4990348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : Net_94/main_1
Capture Clock  : Net_94/clock_0
Path slack     : 4990352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  4984551  RISE       1
Net_94/main_1                macrocell48   4888   6138  4990352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : Net_20/main_2
Capture Clock  : Net_20/clock_0
Path slack     : 4990352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  4984551  RISE       1
Net_20/main_2                macrocell97   4888   6138  4990352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q          macrocell99    1250   1250  4984551  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_1  macrocell103   4827   6077  4990413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  4980544  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_7   macrocell103   3885   5825  4990665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990861p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  4980714  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_3   macrocell103   3689   5629  4990861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  4980877  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_6   macrocell103   3668   5608  4990882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4990975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_4      macrocell98   3575   5515  4990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4990975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4979981  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_4      macrocell99   3575   5515  4990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991044p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q       macrocell98    1250   1250  4984215  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_0  macrocell100   4196   5446  4991044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991044p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q         macrocell98    1250   1250  4984215  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_0  macrocell102   4196   5446  4991044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4991049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  4980903  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_5   macrocell103   3501   5441  4991049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991329p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q       macrocell99    1250   1250  4984551  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_1  macrocell100   3911   5161  4991329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991329p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q         macrocell99    1250   1250  4984551  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_1  macrocell102   3911   5161  4991329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991392p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4980544  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_7      macrocell98   3158   5098  4991392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991392p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4980544  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_7      macrocell99   3158   5098  4991392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:state_0\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  4980544  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_7      macrocell100   3112   5052  4991438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  4980544  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_7    macrocell102   3112   5052  4991438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991726p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4980877  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_6      macrocell98   2824   4764  4991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991726p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4980877  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_6      macrocell99   2824   4764  4991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4980714  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_3      macrocell98   2821   4761  4991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4980714  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_3      macrocell99   2821   4761  4991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20/q
Path End       : Net_20/main_0
Capture Clock  : Net_20/clock_0
Path slack     : 4991737p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_20/q       macrocell97   1250   1250  4991737  RISE       1
Net_20/main_0  macrocell97   3503   4753  4991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  4980714  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_3      macrocell100   2803   4743  4991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  4980714  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_3    macrocell102   2803   4743  4991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:state_0\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  4980877  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_6      macrocell100   2786   4726  4991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  4980877  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_6    macrocell102   2786   4726  4991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4980903  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_5      macrocell98   2630   4570  4991920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4980903  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_5      macrocell99   2630   4570  4991920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:state_0\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  4980903  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_5      macrocell100   2617   4557  4991933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  4980903  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_5    macrocell102   2617   4557  4991933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:cnt_enable\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4992036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  4989879  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_8  macrocell103   3204   4454  4992036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:load_cond\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4992931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:load_cond\/q       macrocell102   1250   1250  4992931  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_8  macrocell102   2309   3559  4992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_89/q
Path End       : Net_89/main_3
Capture Clock  : Net_89/clock_0
Path slack     : 4992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1

Data path
pin name       model name    delay     AT    slack  edge  Fanout
-------------  ------------  -----  -----  -------  ----  ------
Net_89/q       macrocell101   1250   1250  4992945  RISE       1
Net_89/main_3  macrocell101   2295   3545  4992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 13003915p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q            macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_1  macrocell14   4646   5896  13003915  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell14   3350   9246  13003915  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2312  11558  13003915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13004339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q                      macrocell67     1250   1250  13004339  RISE       1
\UART_GPS:BUART:counter_load_not\/main_1           macrocell11     3393   4643  13004339  RISE       1
\UART_GPS:BUART:counter_load_not\/q                macrocell11     3350   7993  13004339  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2311  10304  13004339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_GPS:BUART:sRX:RxSts\/clock
Path slack     : 13005560p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14774
-------------------------------------   ----- 
End-of-path arrival time (ps)           14774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13005560  RISE       1
\UART_GPS:BUART:rx_status_4\/main_1                 macrocell16     3659   7239  13005560  RISE       1
\UART_GPS:BUART:rx_status_4\/q                      macrocell16     3350  10589  13005560  RISE       1
\UART_GPS:BUART:sRX:RxSts\/status_4                 statusicell4    4185  14774  13005560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_GPS:BUART:sTX:TxSts\/clock
Path slack     : 13008160p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13008160  RISE       1
\UART_GPS:BUART:tx_status_0\/main_3                 macrocell12     2306   5886  13008160  RISE       1
\UART_GPS:BUART:tx_status_0\/q                      macrocell12     3350   9236  13008160  RISE       1
\UART_GPS:BUART:sTX:TxSts\/status_0                 statusicell3    2938  12174  13008160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q          macrocell75     1250   1250  13008285  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5288   6538  13008285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q         macrocell70     1250   1250  13004911  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4980   6230  13008594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009402p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q                macrocell71     1250   1250  13003915  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4172   5422  13009402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009482p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q                macrocell66     1250   1250  13004462  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4091   5341  13009482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q                macrocell67     1250   1250  13004339  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3820   5070  13009753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_GPS:BUART:txn\/main_3
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13010066p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13010066  RISE       1
\UART_GPS:BUART:txn\/main_3                macrocell65     2887   7257  13010066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13010103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004828  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4530   4720  13010103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:txn\/main_2
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13010947p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q  macrocell67   1250   1250  13004339  RISE       1
\UART_GPS:BUART:txn\/main_2    macrocell65   5126   6376  13010947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13011166p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell77   1250   1250  13007830  RISE       1
\UART_GPS:BUART:rx_state_0\/main_5  macrocell71   4907   6157  13011166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13011198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell78   1250   1250  13007808  RISE       1
\UART_GPS:BUART:rx_state_0\/main_6  macrocell71   4875   6125  13011198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13011417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell66   1250   1250  13004462  RISE       1
\UART_GPS:BUART:tx_state_1\/main_0  macrocell66   4656   5906  13011417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13011417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell66   1250   1250  13004462  RISE       1
\UART_GPS:BUART:tx_state_2\/main_0  macrocell68   4656   5906  13011417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13011417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q      macrocell66   1250   1250  13004462  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_0  macrocell69   4656   5906  13011417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q         macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_1  macrocell72   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q               macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_1  macrocell76   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_1
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q        macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_status_3\/main_1  macrocell79   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:tx_state_0\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13011437p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13008160  RISE       1
\UART_GPS:BUART:tx_state_0\/main_3                  macrocell67     2306   5886  13011437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:txn\/main_1
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13011500p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q  macrocell66   1250   1250  13004462  RISE       1
\UART_GPS:BUART:txn\/main_1    macrocell65   4573   5823  13011500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_5
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13011723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                           macrocell77   1250   1250  13007830  RISE       1
\UART_GPS:BUART:rx_status_3\/main_5  macrocell79   4351   5601  13011723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_6
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13011773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                           macrocell78   1250   1250  13007808  RISE       1
\UART_GPS:BUART:rx_status_3\/main_6  macrocell79   4300   5550  13011773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13011888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell73   1250   1250  13004931  RISE       1
\UART_GPS:BUART:rx_state_0\/main_3  macrocell71   4185   5435  13011888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13011888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell73   1250   1250  13004931  RISE       1
\UART_GPS:BUART:rx_state_3\/main_3  macrocell73   4185   5435  13011888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13011888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell73   1250   1250  13004931  RISE       1
\UART_GPS:BUART:rx_state_2\/main_3  macrocell74   4185   5435  13011888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13011972p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13011972  RISE       1
MODIN5_1/main_1                            macrocell77   3412   5352  13011972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13011972p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13011972  RISE       1
MODIN5_0/main_1                            macrocell78   3412   5352  13011972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13012143p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13012143  RISE       1
MODIN5_1/main_0                            macrocell77   3240   5180  13012143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13012143p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13012143  RISE       1
MODIN5_0/main_0                            macrocell78   3240   5180  13012143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q   macrocell75   1250   1250  13008285  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_2  macrocell72   3689   4939  13012384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_2
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13012384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008285  RISE       1
\UART_GPS:BUART:rx_status_3\/main_2  macrocell79   3689   4939  13012384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  13004911  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_0  macrocell72   3651   4901  13012423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q        macrocell70   1250   1250  13004911  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_0  macrocell76   3651   4901  13012423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_0
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13012423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  13004911  RISE       1
\UART_GPS:BUART:rx_status_3\/main_0   macrocell79   3651   4901  13012423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012442p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q         macrocell73   1250   1250  13004931  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_3  macrocell72   3631   4881  13012442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012442p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q               macrocell73   1250   1250  13004931  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_2  macrocell76   3631   4881  13012442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_3
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13012442p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q        macrocell73   1250   1250  13004931  RISE       1
\UART_GPS:BUART:rx_status_3\/main_3  macrocell79   3631   4881  13012442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:txn\/main_6
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13012566p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q  macrocell69   1250   1250  13012566  RISE       1
\UART_GPS:BUART:txn\/main_6   macrocell65   3507   4757  13012566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:txn\/main_4
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13012566p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q  macrocell68   1250   1250  13005130  RISE       1
\UART_GPS:BUART:txn\/main_4    macrocell65   3507   4757  13012566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_0\/main_8
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012586p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012586  RISE       1
\UART_GPS:BUART:rx_state_0\/main_8         macrocell71   2797   4737  13012586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_3\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012586p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012586  RISE       1
\UART_GPS:BUART:rx_state_3\/main_6         macrocell73   2797   4737  13012586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_2\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012586p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012586  RISE       1
\UART_GPS:BUART:rx_state_2\/main_7         macrocell74   2797   4737  13012586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012587  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_5       macrocell72   2797   4737  13012587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012586  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_6       macrocell72   2794   4734  13012589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_0\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012587  RISE       1
\UART_GPS:BUART:rx_state_0\/main_7         macrocell71   2793   4733  13012590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_3\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012587  RISE       1
\UART_GPS:BUART:rx_state_3\/main_5         macrocell73   2793   4733  13012590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_2\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012587  RISE       1
\UART_GPS:BUART:rx_state_2\/main_6         macrocell74   2793   4733  13012590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13012678p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell67   1250   1250  13004339  RISE       1
\UART_GPS:BUART:tx_state_1\/main_1  macrocell66   3395   4645  13012678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13012678p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell67   1250   1250  13004339  RISE       1
\UART_GPS:BUART:tx_state_2\/main_1  macrocell68   3395   4645  13012678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13012678p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q      macrocell67   1250   1250  13004339  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_1  macrocell69   3395   4645  13012678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13012680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell67   1250   1250  13004339  RISE       1
\UART_GPS:BUART:tx_state_0\/main_1  macrocell67   3393   4643  13012680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012733p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13011972  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_1   macrocell75   2651   4591  13012733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_0\/main_9
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012753  RISE       1
\UART_GPS:BUART:rx_state_0\/main_9         macrocell71   2631   4571  13012753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_3\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012753  RISE       1
\UART_GPS:BUART:rx_state_3\/main_7         macrocell73   2631   4571  13012753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_2\/main_8
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012753  RISE       1
\UART_GPS:BUART:rx_state_2\/main_8         macrocell74   2631   4571  13012753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012753  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_7       macrocell72   2619   4559  13012764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13012803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell66   1250   1250  13004462  RISE       1
\UART_GPS:BUART:tx_state_0\/main_0  macrocell67   3271   4521  13012803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012812p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_state_0\/main_1  macrocell71   3261   4511  13012812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012812p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_state_3\/main_1  macrocell73   3261   4511  13012812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012812p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell71   1250   1250  13003915  RISE       1
\UART_GPS:BUART:rx_state_2\/main_1  macrocell74   3261   4511  13012812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012822p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008285  RISE       1
\UART_GPS:BUART:rx_state_0\/main_2   macrocell71   3251   4501  13012822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012822p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008285  RISE       1
\UART_GPS:BUART:rx_state_3\/main_2   macrocell73   3251   4501  13012822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012822p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008285  RISE       1
\UART_GPS:BUART:rx_state_2\/main_2   macrocell74   3251   4501  13012822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012956p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  13004911  RISE       1
\UART_GPS:BUART:rx_state_0\/main_0    macrocell71   3117   4367  13012956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012956p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  13004911  RISE       1
\UART_GPS:BUART:rx_state_3\/main_0    macrocell73   3117   4367  13012956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012956p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  13004911  RISE       1
\UART_GPS:BUART:rx_state_2\/main_0    macrocell74   3117   4367  13012956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13013064p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13012143  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_0   macrocell75   2320   4260  13013064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13013064p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13013064  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_2   macrocell75   2320   4260  13013064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_status_3\/q
Path End       : \UART_GPS:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_GPS:BUART:sRX:RxSts\/clock
Path slack     : 13013130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_status_3\/q       macrocell79    1250   1250  13013130  RISE       1
\UART_GPS:BUART:sRX:RxSts\/status_3  statusicell4   5954   7204  13013130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_0\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13013169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004828  RISE       1
\UART_GPS:BUART:tx_state_0\/main_2               macrocell67     3964   4154  13013169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_last\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13013169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_last\/clock_0                           macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_last\/q          macrocell80   1250   1250  13013169  RISE       1
\UART_GPS:BUART:rx_state_2\/main_5  macrocell74   2904   4154  13013169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_load_fifo\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13013204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_load_fifo\/q            macrocell72     1250   1250  13008292  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3249   4499  13013204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:txn\/q
Path End       : \UART_GPS:BUART:txn\/main_0
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13013281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:txn\/q       macrocell65   1250   1250  13013281  RISE       1
\UART_GPS:BUART:txn\/main_0  macrocell65   2792   4042  13013281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13013435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell78   1250   1250  13007808  RISE       1
MODIN5_1/main_3  macrocell77   2638   3888  13013435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13013435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell78   1250   1250  13007808  RISE       1
MODIN5_0/main_2  macrocell78   2638   3888  13013435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13013457p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell77   1250   1250  13007830  RISE       1
MODIN5_1/main_2  macrocell77   2617   3867  13013457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13013464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell69   1250   1250  13012566  RISE       1
\UART_GPS:BUART:tx_state_1\/main_5  macrocell66   2609   3859  13013464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13013464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell69   1250   1250  13012566  RISE       1
\UART_GPS:BUART:tx_state_2\/main_5  macrocell68   2609   3859  13013464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13013465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell69   1250   1250  13012566  RISE       1
\UART_GPS:BUART:tx_state_0\/main_5  macrocell67   2609   3859  13013465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13013469p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell68   1250   1250  13005130  RISE       1
\UART_GPS:BUART:tx_state_1\/main_3  macrocell66   2604   3854  13013469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13013469p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell68   1250   1250  13005130  RISE       1
\UART_GPS:BUART:tx_state_2\/main_3  macrocell68   2604   3854  13013469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13013469p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q      macrocell68   1250   1250  13005130  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_3  macrocell69   2604   3854  13013469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13013471p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell68   1250   1250  13005130  RISE       1
\UART_GPS:BUART:tx_state_0\/main_4  macrocell67   2602   3852  13013471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13013478p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q         macrocell74   1250   1250  13005966  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_4  macrocell72   2596   3846  13013478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13013478p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q               macrocell74   1250   1250  13005966  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_3  macrocell76   2596   3846  13013478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_4
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13013478p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q        macrocell74   1250   1250  13005966  RISE       1
\UART_GPS:BUART:rx_status_3\/main_4  macrocell79   2596   3846  13013478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13013483p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell74   1250   1250  13005966  RISE       1
\UART_GPS:BUART:rx_state_0\/main_4  macrocell71   2590   3840  13013483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13013483p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell74   1250   1250  13005966  RISE       1
\UART_GPS:BUART:rx_state_3\/main_4  macrocell73   2590   3840  13013483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13013483p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell74   1250   1250  13005966  RISE       1
\UART_GPS:BUART:rx_state_2\/main_4  macrocell74   2590   3840  13013483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_1\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13013624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3699
-------------------------------------   ---- 
End-of-path arrival time (ps)           3699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004828  RISE       1
\UART_GPS:BUART:tx_state_1\/main_2               macrocell66     3509   3699  13013624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_2\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13013624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3699
-------------------------------------   ---- 
End-of-path arrival time (ps)           3699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004828  RISE       1
\UART_GPS:BUART:tx_state_2\/main_2               macrocell68     3509   3699  13013624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13013624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3699
-------------------------------------   ---- 
End-of-path arrival time (ps)           3699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004828  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_2                macrocell69     3509   3699  13013624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:txn\/main_5
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13013746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3578
-------------------------------------   ---- 
End-of-path arrival time (ps)           3578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13013746  RISE       1
\UART_GPS:BUART:txn\/main_5                      macrocell65     3388   3578  13013746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:tx_state_1\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13014497p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2826
-------------------------------------   ---- 
End-of-path arrival time (ps)           2826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13013746  RISE       1
\UART_GPS:BUART:tx_state_1\/main_4               macrocell66     2636   2826  13014497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:tx_state_2\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13014497p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2826
-------------------------------------   ---- 
End-of-path arrival time (ps)           2826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13013746  RISE       1
\UART_GPS:BUART:tx_state_2\/main_4               macrocell68     2636   2826  13014497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

