Detected Eval board
Processing page 1
Processing table 1
Text before table: Figure 1. STM32446E-EVAL evaluation board in-circuit debugger and programmer facility is integrated on the mainboard. headers allow to easily connect a daughterboard for specific applications. ST-LINK/V2-1 EEPROM, RF-EEPROM, microSD card) and develop user’s applications. Extension I2C DAC, color LCD glass with touchscreen, SDRAM and Quad-SPI Flash memory, peripherals (USB HS & FS, USART, IrDA, CAN, digital microphones, audio codec, ADC and trace support.The full range of hardware features on the board can be used to evaluate all SDIO interface, 512-Kbyte Flash memory and 128-Kbyte SRAM, JTAG debug and ETM OTG HS and FS, camera interface, flexible memory controller (FMC), Quad-SPI interface, I2S, two SAI ports, two CAN ports, three 12-bit ADC, two 12-bit DAC, up to 17 timers, USB I2C buses, four SPI, three based STM32F446ZET6 microcontroller with SPDIF input, four Cortex®-M4 with FPU core and development platform for the STMicroelectronics ARM® The STM32446E-EVAL evaluation board has been designed as a complete demonstration Introduction Evaluation board with STM32F446ZE MCU User manual UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Connector mapping: {}
Processing page 2
Processing page 3
Processing page 4
Processing page 5
Processing page 6
Processing page 7
Processing page 8
Processing table 1
Text before table: Figure 2. Hardware block diagram will help the user to locate these features on the actual evaluation board. Figure 3 microphone ADC, TFT LCD, CAN, IrDA, microSD card, RF-EEPROM and others). the connection between STM32F446ZET6 and peripherals (Camera, RS232, Audio DAC, Figure 2 illustrates microcontroller in a 144-pin LQFP package. The hardware block diagram The STM32446E-EVAL evaluation board is designed around the STM32F446ZET6 2 Hardware layout and configuration Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:13)(cid:5)"(cid:5)(cid:12)(cid:13)!(cid:24)#(cid:17)(cid:18)(cid:13)\n(cid:2)(cid:21)$$%(cid:19)\n(cid:4)(cid:17)<+(cid:13)(cid:24)(cid:18)(cid:13)\n,(cid:6)(cid:2) (cid:26)(cid:24)(cid:21)$(cid:24)(cid:31)+\n(cid:5)(cid:12)(cid:13)(cid:14)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:19) (cid:12)(cid:14)(cid:20)(cid:3)\n(cid:2)(cid:20),\n(cid:5)(cid:6)()*(cid:13)(cid:25)(cid:18)(cid:19)+(cid:16)(cid:15)% (cid:28)(cid:3)(cid:25)(cid:13) (cid:20)(cid:21)(cid:22)(cid:23)(cid:24)(cid:13)(cid:25)(cid:24)(cid:22)(cid:17)(cid:26)\n(cid:29)(cid:15)(cid:26)8\n(cid:2)1(cid:13)2(cid:13)(cid:3)(cid:18)(cid:15)(cid:26)(cid:17)(cid:13)\n(cid:3)!,(cid:27)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:28)(cid:7)(cid:13)(cid:11)(cid:6)!(cid:28)5(cid:4)\n,(cid:6)(cid:25)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n(cid:29)(cid:3)(cid:20)(cid:30)(cid:13)\n(cid:20)!\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n(cid:4)(cid:7)67\n(cid:29)(cid:24)(cid:19)+(cid:16)(cid:23)(cid:26)89(cid:13).(cid:11) 9(cid:13)\n(cid:2)(cid:3)-.,/((cid:13)0(cid:13)(cid:12)(cid:6)-&\n(cid:25)(cid:16)(cid:18)%9(cid:13)(cid:3)(cid:24)(cid:21)(cid:26):+(cid:26)(cid:18)(cid:17)(cid:17)(cid:31)(cid:13)\n&(cid:13)(cid:28)(cid:2)(cid:6)(cid:5)(cid:6)(cid:13) (cid:14)’(cid:13) (cid:25)(cid:15)<(cid:17)(cid:18)(cid:15)(cid:13)\n(cid:27)(cid:20)(cid:28)(cid:3) (cid:25)(cid:4),\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n5(cid:3)(cid:30)(cid:13) )(cid:2)(cid:13)!)=(cid:13)2(cid:13)(cid:27)(cid:2)(cid:14)(cid:13)\n,(cid:28) (cid:20)(cid:13)\n)(cid:2) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n5(cid:3)(cid:30)(cid:13)\n(cid:27)(cid:2)(cid:14)(cid:13)(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:8)(cid:9)(cid:10)(cid:11)(cid:3)(cid:9) (cid:7)(cid:2)\n(cid:5)"(cid:6)3(cid:13)4(cid:12)(cid:30)(cid:20)(cid:13)\n(cid:7)(cid:4)(cid:25)\n.(cid:25)\n4(cid:2)!,(cid:13)(cid:7)%(cid:15)+: 4(cid:2)!,\n(cid:25)(cid:20)/ (cid:13)(cid:25)(cid:20)/(cid:13)(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n(cid:4)(cid:23)(cid:26)(cid:18)(cid:24)(cid:2) (cid:26)(cid:15)(cid:18)(cid:22) (cid:2) ,5\n.(cid:11) 9(cid:13)((cid:17)(cid:19)9(cid:13)\n(cid:30)!,5 1(cid:15)8(cid:17)(cid:21)$(cid:13)2(cid:13)(cid:27)+(cid:17)(cid:18)(cid:13)\n;(cid:21)(cid:16)(cid:16)(cid:24)(cid:31)+\n(cid:4)(cid:24)(cid:16)(cid:24)(cid:18)(cid:13)(cid:26)(cid:24)(cid:31)(cid:16)(cid:18)(cid:24)%(cid:13)\n(cid:30)!,5\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n(cid:20) (cid:25) !(cid:24)(cid:16)(cid:17)(cid:31)(cid:16)(cid:23)(cid:24)<(cid:17)(cid:16)(cid:17)(cid:18)\n(cid:2) (cid:28)(cid:20)(cid:4) (cid:7)(cid:4)(cid:25)\n(cid:2)! ,(cid:7)(cid:13)(cid:23)(cid:31)(cid:13)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:2)! ,(cid:7) ,(cid:6)(cid:2)\n(cid:27)(cid:20)(cid:28)(cid:3) (cid:28)(cid:7)(cid:13)(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)\n(cid:2) ,5']
Processing row: ['']
Processing table 2
Text before table: (cid:29)(cid:15)(cid:26)8 (cid:5)(cid:6)()*(cid:13)(cid:25)(cid:18)(cid:19)+(cid:16)(cid:15)% (cid:28)(cid:3)(cid:25)(cid:13) (cid:20)(cid:21)(cid:22)(cid:23)(cid:24)(cid:13)(cid:25)(cid:24)(cid:22)(cid:17)(cid:26) (cid:2)(cid:20), (cid:5)(cid:12)(cid:13)(cid:14)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:19) (cid:12)(cid:14)(cid:20)(cid:3) ,(cid:6)(cid:2) (cid:26)(cid:24)(cid:21)$(cid:24)(cid:31)+ (cid:4)(cid:17)<+(cid:13)(cid:24)(cid:18)(cid:13) (cid:2)(cid:21)$$%(cid:19) (cid:13)(cid:5)"(cid:5)(cid:12)(cid:13)!(cid:24)#(cid:17)(cid:18)(cid:13) Figure 2. Hardware block diagram will help the user to locate these features on the actual evaluation board. Figure 3 microphone ADC, TFT LCD, CAN, IrDA, microSD card, RF-EEPROM and others). the connection between STM32F446ZET6 and peripherals (Camera, RS232, Audio DAC, Figure 2 illustrates microcontroller in a 144-pin LQFP package. The hardware block diagram The STM32446E-EVAL evaluation board is designed around the STM32F446ZET6 2 Hardware layout and configuration Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:2)1(cid:13)2(cid:13)(cid:3)(cid:18)(cid:15)(cid:26)(cid:17)(cid:13)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')81:dic()42:dic()61:dic()62:dic()71:dic()13:dic()13:dic()42:dic()62:dic(\n)31:dic()71:dic()62:dic()51:dic()81:dic()3:dic()31:dic(2)31:dic(1)2:dic(']
Connector mapping: {}
Processing row: ['(cid:29)(cid:3)(cid:20)(cid:30)(cid:13)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)']
Processing table 3
Text before table: (cid:29)(cid:15)(cid:26)8 (cid:5)(cid:6)()*(cid:13)(cid:25)(cid:18)(cid:19)+(cid:16)(cid:15)% (cid:28)(cid:3)(cid:25)(cid:13) (cid:20)(cid:21)(cid:22)(cid:23)(cid:24)(cid:13)(cid:25)(cid:24)(cid:22)(cid:17)(cid:26) (cid:2)(cid:20), (cid:5)(cid:12)(cid:13)(cid:14)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:19) (cid:12)(cid:14)(cid:20)(cid:3) ,(cid:6)(cid:2) (cid:26)(cid:24)(cid:21)$(cid:24)(cid:31)+ (cid:4)(cid:17)<+(cid:13)(cid:24)(cid:18)(cid:13) (cid:2)(cid:21)$$%(cid:19) (cid:13)(cid:5)"(cid:5)(cid:12)(cid:13)!(cid:24)#(cid:17)(cid:18)(cid:13) Figure 2. Hardware block diagram will help the user to locate these features on the actual evaluation board. Figure 3 microphone ADC, TFT LCD, CAN, IrDA, microSD card, RF-EEPROM and others). the connection between STM32F446ZET6 and peripherals (Camera, RS232, Audio DAC, Figure 2 illustrates microcontroller in a 144-pin LQFP package. The hardware block diagram The STM32446E-EVAL evaluation board is designed around the STM32F446ZET6 2 Hardware layout and configuration Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:28)(cid:7)(cid:13)(cid:11)(cid:6)!(cid:28)5(cid:4)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')81:dic()42:dic()61:dic()62:dic()71:dic()13:dic()13:dic()42:dic()62:dic(\n)4:dic(5)82:dic(!)6:dic()11:dic()31:dic()7:dic()82:dic(']
Connector mapping: {}
Processing row: ['(cid:4)(cid:7)67\n(cid:29)(cid:24)(cid:19)+(cid:16)(cid:23)(cid:26)89(cid:13).(cid:11) 9(cid:13)\n(cid:25)(cid:16)(cid:18)%9(cid:13)(cid:3)(cid:24)(cid:21)(cid:26):+(cid:26)(cid:18)(cid:17)(cid:17)(cid:31)(cid:13)']
Processing row: ['(cid:25)(cid:15)<(cid:17)(cid:18)(cid:15)(cid:13)\n(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18)']
Processing table 4
Text before table: (cid:2)1(cid:13)2(cid:13)(cid:3)(cid:18)(cid:15)(cid:26)(cid:17)(cid:13) (cid:29)(cid:15)(cid:26)8 (cid:5)(cid:6)()*(cid:13)(cid:25)(cid:18)(cid:19)+(cid:16)(cid:15)% (cid:28)(cid:3)(cid:25)(cid:13) (cid:20)(cid:21)(cid:22)(cid:23)(cid:24)(cid:13)(cid:25)(cid:24)(cid:22)(cid:17)(cid:26) (cid:2)(cid:20), (cid:5)(cid:12)(cid:13)(cid:14)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:19) (cid:12)(cid:14)(cid:20)(cid:3) ,(cid:6)(cid:2) (cid:26)(cid:24)(cid:21)$(cid:24)(cid:31)+ (cid:4)(cid:17)<+(cid:13)(cid:24)(cid:18)(cid:13) (cid:2)(cid:21)$$%(cid:19) (cid:13)(cid:5)"(cid:5)(cid:12)(cid:13)!(cid:24)#(cid:17)(cid:18)(cid:13) Figure 2. Hardware block diagram will help the user to locate these features on the actual evaluation board. Figure 3 microphone ADC, TFT LCD, CAN, IrDA, microSD card, RF-EEPROM and others). the connection between STM32F446ZET6 and peripherals (Camera, RS232, Audio DAC, Figure 2 illustrates microcontroller in a 144-pin LQFP package. The hardware block diagram The STM32446E-EVAL evaluation board is designed around the STM32F446ZET6 2 Hardware layout and configuration Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', '(cid:20)!']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', '!)02:dic(']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing table 5
Text before table: (cid:2) (cid:28)(cid:20)(cid:4) (cid:7)(cid:4)(cid:25) (cid:20) (cid:25) !(cid:24)(cid:16)(cid:17)(cid:31)(cid:16)(cid:23)(cid:24)<(cid:17)(cid:16)(cid:17)(cid:18) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:30)!,5 (cid:4)(cid:24)(cid:16)(cid:24)(cid:18)(cid:13)(cid:26)(cid:24)(cid:31)(cid:16)(cid:18)(cid:24)%(cid:13) ;(cid:21)(cid:16)(cid:16)(cid:24)(cid:31)+ (cid:30)!,5 1(cid:15)8(cid:17)(cid:21)$(cid:13)2(cid:13)(cid:27)+(cid:17)(cid:18)(cid:13) .(cid:11) 9(cid:13)((cid:17)(cid:19)9(cid:13) (cid:2) ,5 (cid:4)(cid:23)(cid:26)(cid:18)(cid:24)(cid:2) (cid:26)(cid:15)(cid:18)(cid:22) (cid:25)(cid:20)/ (cid:13)(cid:25)(cid:20)/(cid:13)(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) 4(cid:2)!,(cid:13)(cid:7)%(cid:15)+: 4(cid:2)!, .(cid:25) (cid:7)(cid:4)(cid:25) (cid:5)"(cid:6)3(cid:13)4(cid:12)(cid:30)(cid:20)(cid:13) (cid:7)(cid:2) (cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:8)(cid:9)(cid:10)(cid:11)(cid:3)(cid:9) (cid:27)(cid:2)(cid:14)(cid:13)(cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) 5(cid:3)(cid:30)(cid:13) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) )(cid:2) ,(cid:28) (cid:20)(cid:13) )(cid:2)(cid:13)!)=(cid:13)2(cid:13)(cid:27)(cid:2)(cid:14)(cid:13) 5(cid:3)(cid:30)(cid:13) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:25)(cid:4), (cid:27)(cid:20)(cid:28)(cid:3) (cid:25)(cid:15)<(cid:17)(cid:18)(cid:15)(cid:13) &(cid:13)(cid:28)(cid:2)(cid:6)(cid:5)(cid:6)(cid:13) (cid:14)’(cid:13) (cid:25)(cid:16)(cid:18)%9(cid:13)(cid:3)(cid:24)(cid:21)(cid:26):+(cid:26)(cid:18)(cid:17)(cid:17)(cid:31)(cid:13) (cid:2)(cid:3)-.,/((cid:13)0(cid:13)(cid:12)(cid:6)-& (cid:29)(cid:24)(cid:19)+(cid:16)(cid:23)(cid:26)89(cid:13).(cid:11) 9(cid:13) (cid:4)(cid:7)67 (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:20)! (cid:29)(cid:3)(cid:20)(cid:30)(cid:13) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) ,(cid:6)(cid:25) (cid:28)(cid:7)(cid:13)(cid:11)(cid:6)!(cid:28)5(cid:4) (cid:26)(cid:24)(cid:31)(cid:31)(cid:17)(cid:26)(cid:16)(cid:24)(cid:18) (cid:3)!,(cid:27) (cid:2)1(cid:13)2(cid:13)(cid:3)(cid:18)(cid:15)(cid:26)(cid:17)(cid:13) (cid:29)(cid:15)(cid:26)8 (cid:5)(cid:6)()*(cid:13)(cid:25)(cid:18)(cid:19)+(cid:16)(cid:15)% (cid:28)(cid:3)(cid:25)(cid:13) (cid:20)(cid:21)(cid:22)(cid:23)(cid:24)(cid:13)(cid:25)(cid:24)(cid:22)(cid:17)(cid:26) (cid:2)(cid:20), (cid:5)(cid:12)(cid:13)(cid:14)(cid:15)(cid:16)(cid:16)(cid:17)(cid:18)(cid:19) (cid:12)(cid:14)(cid:20)(cid:3) ,(cid:6)(cid:2) (cid:26)(cid:24)(cid:21)$(cid:24)(cid:31)+ (cid:4)(cid:17)<+(cid:13)(cid:24)(cid:18)(cid:13) (cid:2)(cid:21)$$%(cid:19) (cid:13)(cid:5)"(cid:5)(cid:12)(cid:13)!(cid:24)#(cid:17)(cid:18)(cid:13) Figure 2. Hardware block diagram will help the user to locate these features on the actual evaluation board. Figure 3 microphone ADC, TFT LCD, CAN, IrDA, microSD card, RF-EEPROM and others). the connection between STM32F446ZET6 and peripherals (Camera, RS232, Audio DAC, Figure 2 illustrates microcontroller in a 144-pin LQFP package. The hardware block diagram The STM32446E-EVAL evaluation board is designed around the STM32F446ZET6 2 Hardware layout and configuration Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [',(cid:6)(cid:2)', None]
Header row 2: [',(cid:6)(cid:2)', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [',(cid:6)(cid:2)', ',(cid:6)(cid:2)']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')2:dic()6:dic(,', ')2:dic()6:dic(,']
Reversed Header row 2: [')2:dic()6:dic(,', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [')2:dic()6:dic(,', ')2:dic()6:dic(,']
Connector mapping: {}
Processing row: [',(cid:6)(cid:2)', '']
Processing page 9
Processing table 1
Text before table: UM1871 Hardware layout and configuration
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', 'CN3 CN5\nCN(cid:21) CN6,CN7,CN12,CN13 Motor Control Camera\nCN(cid:20) (cid:54)(cid:51)(cid:39)(cid:44)(cid:41)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) RF Connectors connector connector\nRF EEPROM\ndaughter board\nconnector\nU2\nSTM32F446ZET6\nCN4\nMicroSD card\nCN(cid:27)\nUSB HS\nconnector\nCN(cid:21)(cid:23)\nCAN CN(cid:28)\nUSB FS\nconnector\nCN15\nCN16 JTAG\nRS232 connector\nU10\nIR receiver\nCN17\nLCD\nCN16 connector\nST_LINK/V2-1\nCN20\nPower Jack\n4 colors B1 B2 B3 P2 CN22 CN23\nLEDs Reset Button WKUP Joystick (cid:36)(cid:39)(cid:38)(cid:3)(cid:83)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) Audio1 jack Audio2 jack\nButton']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', 'nottuB\nkcaj 2oiduA kcaj 1oiduA )58:dic()27:dic()78:dic()27:dic()08:dic()28:dic()67:dic()78:dic()18:dic()27:dic()78:dic()28:dic()38:dic()3:dic()83:dic()93:dic()63:dic( kcitsyoJ PUKW nottuB teseR sDEL\n32NC 22NC 2P 3B 2B 1B sroloc 4\nkcaJ rewoP\n02NC\n1-2V/KNIL_TS\nrotcennoc 61NC\nDCL\n71NC\nreviecer RI\n01U\nrotcennoc 232SR\nGATJ 61NC\n51NC\nrotcennoc\nSF BSU\n)82:dic(NC NAC\n)32:dic()12:dic(NC\nrotcennoc\nSH BSU\n)72:dic(NC\ndrac DSorciM\n4NC\n6TEZ644F23MTS\n2U\nrotcennoc\ndraob rethguad\nMORPEE FR\nrotcennoc rotcennoc srotcennoC FR )58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()14:dic()44:dic()93:dic()15:dic()45:dic( )02:dic(NC\naremaC lortnoC rotoM 31NC,21NC,7NC,6NC )12:dic(NC\n5NC 3NC']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing page 10
Processing table 1
Text before table: Figure 4. Updating the list of drivers in device manager manager he must update the driver of the connected device. device manager. In this case the user must install the driver files, and from the device installed, some STM32446E-EVAL interfaces may be declared as “Unknown” in the PC In case the STM32446E-EVAL evaluation board is connected to the PC before the driver is found at www.st.com. The ST-LINK/V2-1 requires a dedicated USB driver, which, for Windows XP, 7 and 8, can be 2.1.1 Drivers if an external tools is connected to CN14 or CN15 (SWD connector). Note: It is possible to power the board via CN16 (Embedded ST-LINK/V2-1 USB connector) even disabled on ST-LINK/V2-1 boards. application from running afterwards. The target readout protection must be kept – Activating the readout protection on ST-LINK/V2-1 target, prevents the target Known limitation: • – Minimum supported application voltage limited to 3 V – SWIM interface Features not supported on ST-LINK/V2-1: • – USB power management request for more than 100 mA power on USB – Mass storage interface on USB – Virtual com port interface on USB – USB software re-enumeration New features supported on ST-LINK/V2-1: • The changes versus ST-LINK/V2 version are listed below: Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 11
Processing table 1
Text before table: Table 1. Power related jumpers and solder bridges crystal Y2 related solder bridges. The power supply is configured using JP12, JP21 and JP9 as described in Table 2: 32 KHz and must be Safety Extra Low Voltage (SELV) with limited power capability. and CN12, this power source must comply with the standard EN-60950-1: 2006+A11/2009, In case the boards is powered by an external 5V power supply connected to CN20 or CN10 5 V DC power from both CN10 and CN12, the extension connector for daughterboard • 5 V DC power with 300 mA limitation from CN16, the ST-LINK/V2 USB • connector 5 V DC power with 500 mA limitation from CN8, the USB_OTG_HS Micro-AB • connector 5 V DC power with 500 mA limitation from CN9, the USB_OTG_FS Micro-AB • board. The external power supply is not provided with the board. 5 V DC power adapter connected to CN20 (PSU on silkscreen), the Power Jack on the • the evaluation board to use any of the following five sources for the power supply: and to be protected by PolyZen from wrong power plug-in event. It is possible to configure STM32446E-EVAL evaluation board is designed to be powered by 5 V DC power supply 2.2 Power supply UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None, None]
Header row 2: ['JP12', 'MCU_VDD is connected to 3.3 V power when JP12 is closed and MCU current\nconsumption measurement can be done manually by multi-meter when JP12 is open.\nDefault setting: Fitted.', None, None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['JP21', 'To select the ST-LINK/V2-1 USB connector (CN16) power supply, set JP21 on U5V\nposition as shown (default setting):\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:27)(cid:57)(cid:20)', None, None]
Processing row: ['JP21', 'To select the ST-LINK/V2-1 USB connector (CN16) power supply, set JP21 on U5V\nposition as shown (default setting):\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:27)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:27)(cid:57)(cid:20)', '']
Processing row: ['JP21', 'To select power supply jack (CN20 PSU) power supply, set JP21 on PSU as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:28)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:27)(cid:57)(cid:20)', '']
Processing row: ['JP21', 'To select power supply jack (CN20 PSU) power supply, set JP21 on PSU as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:28)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:28)(cid:57)(cid:20)', '']
Processing table 2
Text before table: (cid:24)(cid:1009)(cid:115) (cid:38)(cid:94) (cid:44)(cid:94) To select power supply jack (CN20 PSU) power supply, set JP21 on PSU as shown: JP21 (cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:28)(cid:27)(cid:57)(cid:20) (cid:104)(cid:1009)(cid:115) (cid:87)(cid:94)(cid:104) (cid:24)(cid:1009)(cid:115) (cid:38)(cid:94) (cid:44)(cid:94) position as shown (default setting): To select the ST-LINK/V2-1 USB connector (CN16) power supply, set JP21 on U5V Default setting: Fitted. JP12 consumption measurement can be done manually by multi-meter when JP12 is open. MCU_VDD is connected to 3.3 V power when JP12 is closed and MCU current Jumper Description Table 1. Power related jumpers and solder bridges crystal Y2 related solder bridges. The power supply is configured using JP12, JP21 and JP9 as described in Table 2: 32 KHz and must be Safety Extra Low Voltage (SELV) with limited power capability. and CN12, this power source must comply with the standard EN-60950-1: 2006+A11/2009, In case the boards is powered by an external 5V power supply connected to CN20 or CN10 5 V DC power from both CN10 and CN12, the extension connector for daughterboard • 5 V DC power with 300 mA limitation from CN16, the ST-LINK/V2 USB • connector 5 V DC power with 500 mA limitation from CN8, the USB_OTG_HS Micro-AB • connector 5 V DC power with 500 mA limitation from CN9, the USB_OTG_FS Micro-AB • board. The external power supply is not provided with the board. 5 V DC power adapter connected to CN20 (PSU on silkscreen), the Power Jack on the • the evaluation board to use any of the following five sources for the power supply: and to be protected by PolyZen from wrong power plug-in event. It is possible to configure STM32446E-EVAL evaluation board is designed to be powered by 5 V DC power supply 2.2 Power supply UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 12
Processing table 1
Text before table: Table 1. Power related jumpers and solder bridges (continued) Hardware layout and configuration UM1871
Processing horizontal table...
Processing row: ['JP21', 'To select daughterboard connector (CN10 and CN12) power supply, set JP21 on\nD5V as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:19)(cid:57)(cid:20)', None, None]
Detected connector: JP21 at position 0
Detected connector: (CN10 at position 1
Processing row: ['JP21', 'To select daughterboard connector (CN10 and CN12) power supply, set JP21 on\nD5V as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:19)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:19)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN10 at position 1
Processing row: ['JP21', 'To select USB-OTG FS (CN9) power supply, set JP21 on FS as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:20)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:19)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN9) at position 1
Processing row: ['JP21', 'To select USB-OTG FS (CN9) power supply, set JP21 on FS as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:20)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:20)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN9) at position 1
Processing row: ['JP21', 'To select USB-OTG HS (CN8) power supply, set JP21 on HS as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:21)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:20)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN8) at position 1
Processing row: ['JP21', 'To select USB-OTG HS (CN8) power supply, set JP21 on HS as shown:\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:21)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:21)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN8) at position 1
Processing row: ['JP21', 'To select power supply jack (CN20) power supply to both STM32446E-EVAL and\ndaughterboard connected on CN10 and CN13, set JP21 on PSU and D5V as shown\n(daughterboard must not have its own power supply connected):\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:22)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:21)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN20) at position 1
Processing row: ['JP21', 'To select power supply jack (CN20) power supply to both STM32446E-EVAL and\ndaughterboard connected on CN10 and CN13, set JP21 on PSU and D5V as shown\n(daughterboard must not have its own power supply connected):\n(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:22)(cid:57)(cid:20)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:22)(cid:57)(cid:20)', '']
Detected connector: JP21 at position 0
Detected connector: (CN20) at position 1
Processing row: ['JP9', 'To connect MCU Vbat to 3.3 V power, set JP9 as shown (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:22)(cid:57)(cid:20)', '']
Processing row: ['JP9', 'To connect MCU Vbat to the battery, set JP9 as shown:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:44)(cid:94)\n(cid:38)(cid:94)\n(cid:24)(cid:1009)(cid:115)\n(cid:87)(cid:94)(cid:104)\n(cid:104)(cid:1009)(cid:115)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:22)(cid:57)(cid:20)', '']
Processing table 2
Text before table: (cid:44)(cid:94) (daughterboard must not have its own power supply connected): daughterboard connected on CN10 and CN13, set JP21 on PSU and D5V as shown To select power supply jack (CN20) power supply to both STM32446E-EVAL and (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:21)(cid:57)(cid:20) (cid:104)(cid:1009)(cid:115) (cid:87)(cid:94)(cid:104) (cid:24)(cid:1009)(cid:115) (cid:38)(cid:94) (cid:44)(cid:94) To select USB-OTG HS (CN8) power supply, set JP21 on HS as shown: JP21 (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:20)(cid:57)(cid:20) (cid:104)(cid:1009)(cid:115) (cid:87)(cid:94)(cid:104) (cid:24)(cid:1009)(cid:115) (cid:38)(cid:94) (cid:44)(cid:94) To select USB-OTG FS (CN9) power supply, set JP21 on FS as shown: (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:19)(cid:57)(cid:20) (cid:104)(cid:1009)(cid:115) (cid:87)(cid:94)(cid:104) (cid:24)(cid:1009)(cid:115) (cid:38)(cid:94) (cid:44)(cid:94) D5V as shown: To select daughterboard connector (CN10 and CN12) power supply, set JP21 on Jumper Description Table 1. Power related jumpers and solder bridges (continued) Hardware layout and configuration UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing page 13
Processing page 14
Processing table 1
Text before table: Table 2. 32 KHz crystal Y2 related solder bridges Hardware layout and configuration UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB108', 'PC14 is connected to 32KHz crystal when SB108 is open (default setting).']
Processing row: ['SB108', 'PC14 is connected to DB_CONNECTOR CN13 when SB108 is closed. In such case\nSB43 must be removed to avoid disturbance due to the 32 KHz quartz.']
Detected connector: CN13 at position 1
Processing row: ['SB107', 'PC15 is connected to 32KHz crystal when SB107 is open (default setting).']
Processing row: ['SB107', 'PC15 is connected to extension connector CN13 when SB107 is closed. In such\ncase SB56 must be removed to avoid disturbance due to the 32 KHz quartz.']
Detected connector: CN13 at position 1
Processing table 2
Text before table: Table 3. 8 MHz crystal Y4 related solder bridges case SB56 must be removed to avoid disturbance due to the 32 KHz quartz. PC15 is connected to extension connector CN13 when SB107 is closed. In such SB107 PC15 is connected to 32KHz crystal when SB107 is open (default setting). SB43 must be removed to avoid disturbance due to the 32 KHz quartz. PC14 is connected to DB_CONNECTOR CN13 when SB108 is closed. In such case SB108 PC14 is connected to 32KHz crystal when SB108 is open (default setting). Solder bridge Description Table 2. 32 KHz crystal Y2 related solder bridges Hardware layout and configuration UM1871
Found connector CN13 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder bridge', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb redloS', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB106', 'PH0 is connected to 8 MHz crystal when SB106 is open (default setting).']
Processing row: ['SB106', 'PH0 is connected to extension connector CN13 when SB106 is closed. In such case\nSB69 must be removed to avoid disturbance due to the 32 KHz quartz.']
Processing row: ['SB105', 'PH1 is connected to 8 MHz crystal when SB105 is open (default setting).']
Processing row: ['SB105', 'PH1 is connected to extension connector CN26 when SB105 is closed. In such case\nSB70 must be removed to avoid disturbance due to the 8 MHz quartz.']
Processing page 15
Processing table 1
Text before table: Table 4. Boot0 switch The BOOT0 option is configured by setting SW1. Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash • The STM32446E-EVAL evaluation board is able to boot from: 2.5 Boot option UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Switch', 'Description', None]
Header row 2: ['SW1', 'STM32446E-EVAL boots from User Flash when SW1 is configured as shown\n(default setting):\n(cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:24)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Switch', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['hctiwS', 'noitpircseD', 'noitpircseD']
Reversed Header row 2: ['1WS', ')42:dic()91:dic()91:dic()62:dic()22:dic()98:dic()45:dic()84:dic( )02:dic( )91:dic(\n:)gnittes tluafed(\nnwohs sa derugifnoc si 1WS nehw hsalF resU morf stoob LAVE-E64423MTS', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['hctiwS', 'noitpircseD', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {}
Processing row: ['SW1', 'STM32446E-EVAL boots from User RAM or System memory when SW1 is\nconfigured as shown:\n(cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:25)', None]
Processing row: ['SW1', 'STM32446E-EVAL boots from User RAM or System memory when SW1 is\nconfigured as shown:\n(cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:25)', '(cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:25)']
Processing table 2
Text before table: (default setting): STM32446E-EVAL boots from User Flash when SW1 is configured as shown Switch Description Table 4. Boot0 switch The BOOT0 option is configured by setting SW1. Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash • The STM32446E-EVAL evaluation board is able to boot from: 2.5 Boot option UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '']
Connector mapping: {}
Processing table 3
Text before table: configured as shown: STM32446E-EVAL boots from User RAM or System memory when SW1 is SW1 (cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:24)(cid:57) (default setting): STM32446E-EVAL boots from User Flash when SW1 is configured as shown Switch Description Table 4. Boot0 switch The BOOT0 option is configured by setting SW1. Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash • The STM32446E-EVAL evaluation board is able to boot from: 2.5 Boot option UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '']
Connector mapping: {}
Processing table 4
Text before table: Table 5. Boot0 and Boot1 related jumpers BOOT0 can also be configured via RS232 connector CN25. (cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:25)(cid:57) configured as shown: STM32446E-EVAL boots from User RAM or System memory when SW1 is SW1 (cid:19) (cid:20) (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:19)(cid:24)(cid:57) (default setting): STM32446E-EVAL boots from User Flash when SW1 is configured as shown Switch Description Table 4. Boot0 switch The BOOT0 option is configured by setting SW1. Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded User Flash • The STM32446E-EVAL evaluation board is able to boot from: 2.5 Boot option UM1871 Hardware layout and configuration
Found connector CN25 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP22', 'PB2 is used as ULPI_D4 (Camera interface) when JP22 is set as shown on the right\n(default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN25 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN25'}}
Processing row: ['JP22', 'PB2 is used as ULPI_D4 (Camera interface) when JP22 is set as shown on the right\n(default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP22', 'PB2 is used as BOOT1 and set at level 1 when JP22 is set as shown on the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP22', 'PB2 is used as BOOT1 and set at level 1 when JP22 is set as shown on the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP22', 'PB2 is used as BOOT1 and pulled down (level zero) when jumper is removed from\nJP22 as shown on the right:\n1 2 3', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP22', 'PB2 is used as BOOT1 and pulled down (level zero) when jumper is removed from\nJP22 as shown on the right:\n1 2 3', '1 2 3']
Processing row: ['JP5', 'The Bootloader_BOOT0 is also managed by pin 6 of connector CN25 (RS232 DSR\nsignal) when JP5 is closed. This configuration is used for boot loader application\nonly. Default setting: Not fitted', '1 2 3']
Processing page 16
Processing table 1
Text before table: Table 6. Audio related jumpers data which is compatible with SPDIF spec. An optical connector CN2 is implemented on STM32446E-EVAL, to receive external audio MKI129V1, after removing SB1 and SB133. CN26 and CN27 can be used to support MEMS microphone evaluation board STEVAL- Table 6: Audio related jumpers. The coupon connectors by setting jumpers as shown in I2S port of STM32F446, evaluation board. They can be connected either to audio codec or Two digital microphones (MEMS microphone) MP34DT01TR are on STM32446E-EVAL CN23. audio jack CN22. External speakers can be connected to WM8994ECS/R via audio jack The analog microphone on the headset is connected to ADC of WM8994ECS/R through RF-EEPROM and MFX (Multi Function eXpander). It communicates with STM32F446ZE via I2C4 bus which is shared with camera module, playback of different audio stream on headphones. implement audio recording on digital microphone and analog microphone and audio interface of STM32F446ZE, to support TDM feature on SAI port. This feature is able to An audio codec WM8994ECS/R with 4 DACs and 2 ADCs inside, is connected to SAI 2.6 Audio Hardware layout and configuration UM1871
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None, None]
Header row 2: ['JP20', 'Data signal on digital microphone is connected to audio codec when JP20 is set as\nshown on the right (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN2'}}
Processing row: ['JP20', 'Data signal on digital microphone is connected to audio codec when JP20 is set as\nshown on the right (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP20', 'Data signal on digital microphone is connected to I2S port of STM32F446ZE when\nJP20 is set as shown on the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP20', 'Data signal on digital microphone is connected to I2S port of STM32F446ZE when\nJP20 is set as shown on the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to audio codec when JP19 is set as\nshown on the right (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to audio codec when JP19 is set as\nshown on the right (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to Timer4 output (PD13) of\nSTM32F446ZE, used to divide by 2 the I2S3_CK, when JP19 is set, as shown on\nthe right (it is also needed to close SB23 and SB24 to use Timer 4 to manage\nI2S3_CK):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'Clock signal on digital microphone is connected to Timer4 output (PD13) of\nSTM32F446ZE, used to divide by 2 the I2S3_CK, when JP19 is set, as shown on\nthe right (it is also needed to close SB23 and SB24 to use Timer 4 to manage\nI2S3_CK):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing page 17
Processing table 1
Text before table: Table 6. Audio related jumpers (continued) UM1871 Hardware layout and configuration
Processing horizontal table...
Processing row: ['JP13', 'Digital microphone power source is connected to +3.3V power when JP13 is set as\nshown to the right (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, None]
Detected connector: JP13 at position 0
Detected connector: JP13 at position 1
Processing row: ['JP13', 'Digital microphone power source is connected to +3.3V power when JP13 is set as\nshown to the right (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP13 at position 0
Detected connector: JP13 at position 1
Processing row: ['JP13', 'Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R\nwhen JP13 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP13 at position 0
Detected connector: JP13 at position 1
Processing row: ['JP13', 'Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R\nwhen JP13 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP13 at position 0
Detected connector: JP13 at position 1
Processing table 2
Text before table: Table 7. USB_OTG_FS related jumpers A red LED LD5 will be lit when over-current is detected by the power switch U6. STM32446E-EVAL works as a USB device if VBUS is powered by another USB host • STM32446E-EVAL works as an USB host and power switch (U6) is ON • mA current limitation. A green LED LD5 will be lit in two conditions: with 500 V DC evaluation board can be powered by this USB connector (JP21 in position FS) at 5 USB Micro-AB connector (CN9) and USB power switch (U6) connected to VBUS. The STM32446E-EVAL evaluation board supports USB OTG full speed communication via a 2.7 USB OTG FS Note: I2C address of WM8994ECS/R is 0b0011010. (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) when JP13 is set as shown to the right: Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R JP13 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) shown to the right (default setting): Digital microphone power source is connected to +3.3V power when JP13 is set as Jumper Description Table 6. Audio related jumpers (continued) UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP7', 'STM32F446 port PA9 is used as USART1_TX (in conjunction with JP6) when JP7 is\nset as shown below (see Warning):\n1\n4 2\n3', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD', 'noitpircseD']
Reversed Header row 2: ['7PJ', '3\n2 4\n1\n:)gninraW ees( woleb nwohs sa tes\nsi 7PJ nehw )6PJ htiw noitcnujnoc ni( XT_1TRASU sa desu si 9AP trop 644F23MTS', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['repmuJ', 'noitpircseD', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP7', 'STM32F446 port PA9 is used as USART1_TX (in conjunction with JP6) when JP7 is\nset as shown below (see Warning):\n1\n4 2\n3', '1\n4 2\n3']
Processing row: ['JP7', 'STM32F446 port PA9 is connected to USB_FS_VBUS when JP7 is set as shown\nbelow (see Warning):\n1\n4 2\n3', '1\n4 2\n3']
Processing row: ['JP7', 'STM32F446 port PA9 is connected to USB_FS_VBUS when JP7 is set as shown\nbelow (see Warning):\n1\n4 2\n3', '1\n4 2\n3']
Processing page 18
Processing table 1
Text before table: Table 7. USB_OTG_FS related jumpers (continued) Hardware layout and configuration UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP7', 'STM32F446 port PA9 is connected to SPI when JP7 is set as shown below (see\nWarning):\n1\n4 2\n3', None]
Processing row: ['JP7', 'STM32F446 port PA9 is connected to SPI when JP7 is set as shown below (see\nWarning):\n1\n4 2\n3', '1\n4 2\n3']
Processing row: ['JP4', 'STM32F446 port PA10 is used as USART1_RX (in conjunction with JP8) when JP4\nis set as shown below (see Warning):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '1\n4 2\n3']
Processing row: ['JP4', 'STM32F446 port PA10 is used as USART1_RX (in conjunction with JP8) when JP4\nis set as shown below (see Warning):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'STM32F446 port PA10 is connected to USB_FS_ID when JP4 is set as shown\nbelow (see Warning):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'STM32F446 port PA10 is connected to USB_FS_ID when JP4 is set as shown\nbelow (see Warning):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing page 19
Processing table 1
Text before table: Table 8. RS232 and IrDA related jumpers jumpers for detail. USART1 selection is done by setting JP6 and JP8, refer to Table 8: RS232 and IrDA related with DSR signal) are added on RS232 connector CN8 for ISP support. The signal Bootloader_RESET (shared with CTS signal) and Bootloader_BOOT0 (shared STM32F446ZET6, which can be also shared with ST-LINK USART. 9-pins RS232 connector CN25, and IrDA transceiver U10, are connected to USART1 of The RS232 transceiver U8 (with hardware flow control CTS and RTS) connected to D-type 2.9 RS232 and IrDA JP22 should be configured as explained in Table 5: Boot0 and Boot1 related jumpers. Red LED LD10 will be lit when over-current occurs. device. VBUS is powered by another USB host when STM32446E-EVAL works as an USB • power switch (U3) is ON and STM32446E-EVAL works as a USB host • Green LED LD7 will be lit when either: power switch (U3) is connected on VBUS and provides power to CN8 (if SB131 is closed). mA current limitation. USB be powered by this USB connector (CN8) at 5V DC with 500 USB Micro-AB connector (CN8) and USB HS PHY USB3300 (U4).The evaluation board can STM32446E-EVAL evaluation board supports USB OTG high speed communication via a 2.8 USB OTG HS UM1871 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP8', 'RS232_RX output of RS232 transceiver is connected to PA10 (USART1_RX in\nconjunction with JP4), when JP8 is set as shown below (default setting):\n1 2\n3 4\n5 6', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD', 'noitpircseD']
Reversed Header row 2: ['8PJ', '6 5\n4 3\n2 1\n:)gnittes tluafed( woleb nwohs sa tes si 8PJ nehw ,)4PJ htiw noitcnujnoc\nni XR_1TRASU( 01AP ot detcennoc si reviecsnart 232SR fo tuptuo XR_232SR', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['repmuJ', 'noitpircseD', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP8', 'RS232_RX output of RS232 transceiver is connected to PA10 (USART1_RX in\nconjunction with JP4), when JP8 is set as shown below (default setting):\n1 2\n3 4\n5 6', '1 2\n3 4\n5 6']
Processing row: ['JP8', 'IrDA_RX from IrDA transceiver is connected to PA10 (USART1_RX in conjunction\nwith JP4) when JP8 is set as shown below:\n1 2\n3 4\n5 6', '1 2\n3 4\n5 6']
Processing row: ['JP8', 'IrDA_RX from IrDA transceiver is connected to PA10 (USART1_RX in conjunction\nwith JP4) when JP8 is set as shown below:\n1 2\n3 4\n5 6', '']
Processing row: ['JP8', 'IrDA_RX from IrDA transceiver is connected to PA10 (USART1_RX in conjunction\nwith JP4) when JP8 is set as shown below:\n1 2\n3 4\n5 6', '1 2\n3 4\n5 6']
Processing row: ['JP8', 'IrDA_RX from IrDA transceiver is connected to PA10 (USART1_RX in conjunction\nwith JP4) when JP8 is set as shown below:\n1 2\n3 4\n5 6', '']
Processing row: ['JP8', 'USART_TX from ST-LINK is connected to PA10 (USART1_RX in conjunction with\nJP4) to support virtual com port when JP8 is set as shown below:\n1 2\n3 4\n5 6', '']
Processing row: ['JP8', 'USART_TX from ST-LINK is connected to PA10 (USART1_RX in conjunction with\nJP4) to support virtual com port when JP8 is set as shown below:\n1 2\n3 4\n5 6', '1 2\n3 4\n5 6']
Processing page 20
Processing table 1
Text before table: Table 8. RS232 and IrDA related jumpers (continued) Hardware layout and configuration UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP6', 'RS232_TX input of RS232 transceiver is connected to PA9 (USART1_TX in\nconjunction with JP7) when JP6 is set as shown below (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Processing row: ['JP6', 'RS232_TX input of RS232 transceiver is connected to PA9 (USART1_TX in\nconjunction with JP7) when JP6 is set as shown below (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP6', 'RS232_TX input of RS232 transceiver is connected to PA9 (USART1_TX in\nconjunction with JP7) when JP6 is set as shown below (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP6', 'RS232_TX input of RS232 transceiver is connected to PA9 (USART1_TX in\nconjunction with JP7) when JP6 is set as shown below (default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP6', 'RS232_TX from ST-LINK is connected to PA9 (USART1_TX in conjunction with\nJP7) to support virtual com port when JP6 is set as shown below:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP6', 'RS232_TX from ST-LINK is connected to PA9 (USART1_TX in conjunction with\nJP7) to support virtual com port when JP6 is set as shown below:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP6', 'RS232_TX from ST-LINK is connected to PA9 (USART1_TX in conjunction with\nJP7) to support virtual com port when JP6 is set as shown below:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP6', 'RS232_TX from ST-LINK is connected to PA9 (USART1_TX in conjunction with\nJP7) to support virtual com port when JP6 is set as shown below:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing table 2
Text before table: Figure 5. Solder bridge to be added on bottom side for motor control resistor and capacitor, as requested by the end user’s application. A low pass filter can be implemented, by replacing SB92 and C86 with the right value of Figure 5, is opened to support camera interface by default. marked in red in SB94, SB103. The potentiometer is not connected by default to PA4, since SB94, that is The following solder bridges must be closed to connect potentiometer to PA4: SB91, SB92, A 10 KΩ potentiometer P2 is connected to PA4 of the STM32F446ZET6 on the board. 2.11 Potentiometer SB29, SB30, SB47. following solder bridges are closed to support microSD card by default: SB26, SB27, SB28, MicroSD card detection is managed by MFX_IO15, configured with internal pull-up. The The 4GB (or more) microSD card is connected to SDIO interface of STM32F446ZET6. 2.10 MicroSD card (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) JP7) to support virtual com port when JP6 is set as shown below: RS232_TX from ST-LINK is connected to PA9 (USART1_TX in conjunction with JP6 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) conjunction with JP7) when JP6 is set as shown below (default setting): RS232_TX input of RS232 transceiver is connected to PA9 (USART1_TX in Jumper Description Table 8. RS232 and IrDA related jumpers (continued) Hardware layout and configuration UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing page 21
Processing table 1
Text before table: Table 9. CAN related jumpers Figure 6. PCB underside rework for CAN not connected by default to PB8, since SB19 is open to support camera interface by default. SB19, marked in red in Figure 6, must be closed to connect CAN1_RX to PB8. CAN1_RX is and slope control mode are available and can be selected by setting JP2. V CAN transceiver. The high-speed mode, standby mode bus communication based on 3.3 STM32446E-EVAL evaluation board supports one channels of CAN2.0 A/B compliant CAN 2.13 CAN end user’s application. replacing SB103 and C86 with the right value of resistor and capacitor, as requested by the application. In case CN21 is used as DAC output, a low pass filter can be implemented by and C86 with right value of resistor and capacitor, as requested by the end user’s In case CN21 is used as ADC, input low pass filter can be implemented by replacing SB92 camera interface by default. CN21 to PA4. CN21 is not connected by default to PA4, since SB94 is opened to support Solder bridge SB91 must be opened and SB92, SB94, SB103 must be closed to connect used as ADC or DAC analog IO. The analog input or output connector CN21 can be connected to PA4 of STM32F446ZET6, 2.12 Analog input or output UM1871 Hardware layout and configuration
Found connector CN21 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description', None, None, None]
Header row 2: ['JP2', 'CAN transceiver is working in standby mode when JP2 is set as shown to the right:\n1 2 3', None, None, None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD', 'noitpircseD', 'noitpircseD', 'noitpircseD']
Reversed Header row 2: ['2PJ', '3 2 1\n:thgir eht ot nwohs sa tes si 2PJ nehw edom ybdnats ni gnikrow si reviecsnart NAC', None, None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['repmuJ', 'noitpircseD', 'noitpircseD', 'noitpircseD', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP2', 'CAN transceiver is working in high-speed mode when JP2 is set as shown to the\nright (default setting):\n1 2 3', None, None, None]
Processing row: ['JP2', 'CAN transceiver is working in high-speed mode when JP2 is set as shown to the\nright (default setting):\n1 2 3', '', '1 2 3', '']
Processing table 2
Text before table: CAN transceiver is working in standby mode when JP2 is set as shown to the right: Jumper Description Table 9. CAN related jumpers Figure 6. PCB underside rework for CAN not connected by default to PB8, since SB19 is open to support camera interface by default. SB19, marked in red in Figure 6, must be closed to connect CAN1_RX to PB8. CAN1_RX is and slope control mode are available and can be selected by setting JP2. V CAN transceiver. The high-speed mode, standby mode bus communication based on 3.3 STM32446E-EVAL evaluation board supports one channels of CAN2.0 A/B compliant CAN 2.13 CAN end user’s application. replacing SB103 and C86 with the right value of resistor and capacitor, as requested by the application. In case CN21 is used as DAC output, a low pass filter can be implemented by and C86 with right value of resistor and capacitor, as requested by the end user’s In case CN21 is used as ADC, input low pass filter can be implemented by replacing SB92 camera interface by default. CN21 to PA4. CN21 is not connected by default to PA4, since SB94 is opened to support Solder bridge SB91 must be opened and SB92, SB94, SB103 must be closed to connect used as ADC or DAC analog IO. The analog input or output connector CN21 can be connected to PA4 of STM32F446ZET6, 2.12 Analog input or output UM1871 Hardware layout and configuration
Found connector CN21 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '1 2 3', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '3 2 1', '']
Connector mapping: {}
Processing page 22
Processing table 1
Text before table: Table 9. CAN related jumpers (continued) Hardware layout and configuration UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP2', 'CAN transceiver is working in slope control mode when JP2 is open.']
Processing row: ['JP1', 'CAN terminal resistor is enabled when JP1 is fitted. Default setting: Not fitted.']
Processing table 2
Text before table: Table 10. LCD modules key and wakeup/tamper button (B2) are available as input devices and connected to MFX. 2, 3, 4) are available as display devices. A touchscreen, a 4-direction joystick with selection The 3.2” TFT color LCD connected to FMC bus and four general purpose color LEDs (LD 1, 2.16 LCD display and input devices RF-EEPROM daughterboard is 0b1010000. I2C address of the and connected to the common I2C4 bus of STM32F446ZET6. The An RF-EEPROM module ANT7-M24LR-A (MB1020A-02) is mounted on connector CN12 2.15 RF-EEPROM signals for memory are also connected to extension connectors CN11 and CN12. 8M-Byte SDRAM is connected to SDRAM Bank1 of FMC interface of STM32F446ZE. All 2.14 Memories JP1 CAN terminal resistor is enabled when JP1 is fitted. Default setting: Not fitted. JP2 CAN transceiver is working in slope control mode when JP2 is open. Jumper Description Table 9. CAN related jumpers (continued) Hardware layout and configuration UM1871
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Pin connection', 'Pin', 'Description', 'Pin connection']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 4 in header_row_1
Pin name positions: [1, 4]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN12 at position 3 in header_row_1
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}, 3: {'pos': 4, 'name': 'CN12'}}
Processing row: ['3.2” TFT LCD connector CN17', 'Description', 'Pin connection', 'Pin', 'Description', 'Pin connection']
Processing row: ['1', 'CS', 'FMC_NE1', '18', 'PD14', 'FMC_D12']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Assigned pin name from 'Name' column: PD14 to connector CN12
Processing row: ['2', 'RS', 'FMC_A0', '19', 'PD15', 'FMC_D13']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Assigned pin name from 'Name' column: PD15 to connector CN12
Processing row: ['3', 'WR/SCL', 'FMC_NWE', '20', 'PD16', 'FMC_D14']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Assigned pin name from 'Name' column: PD16 to connector CN12
Processing row: ['4', 'RD', 'FMC_NOE', '21', 'PD17', 'FMC_D15']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Assigned pin name from 'Name' column: PD17 to connector CN12
Processing row: ['5', 'RESET', 'RESET#', '22', 'BL_VND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['6', 'PD1', 'FMC_D0', '23', 'BL_Control', 'VDD']
Assigned pin name from 'Name' column: PD1 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['7', 'PD2', 'FMC_D1', '24', 'VDD', '+3V3']
Assigned pin name from 'Name' column: PD2 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['8', 'PD3', 'FMC_D2', '25', 'VCI', '+3V3']
Assigned pin name from 'Name' column: PD3 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['9', 'PD4', 'FMC_D3', '26', 'GND', 'GND']
Assigned pin name from 'Name' column: PD4 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['10', 'PD5', 'FMC_D4', '27', 'GND', 'GND']
Assigned pin name from 'Name' column: PD5 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['11', 'PD6', 'FMC_D5', '28', 'BL_VDD', 'VDD']
Assigned pin name from 'Name' column: PD6 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['12', 'PD7', 'FMC_D6', '29', 'SDO', 'NC']
Assigned pin name from 'Name' column: PD7 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['13', 'PD8', 'FMC_D7', '30', 'SDI', 'NC']
Assigned pin name from 'Name' column: PD8 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['14', 'PD10', 'FMC_D8', '31', 'XL', 'Touchscreen X-']
Assigned pin name from 'Name' column: PD10 to connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing page 23
Processing table 1
Text before table: Table 10. LCD modules (continued) UM1871 Hardware layout and configuration
Processing horizontal table...
Processing row: ['3.2” TFT LCD connector CN17', 'Description', 'Pin connection', 'Pin', 'Description', 'Pin connection']
Detected connector: CN17 at position 0
Detected connector: Pin at position 2
Detected connector: Pin at position 3
Detected connector: Pin at position 5
Processing row: ['15', 'PD11', 'FMC_D9', '32', 'XR', 'Touchscreen X+']
Processing row: ['16', 'PD12', 'FMC_D10', '33', 'YD', 'Touchscreen Y-']
Processing row: ['17', 'PD13', 'FMC_D11', '34', 'YU', 'Touchscreen Y+']
Processing table 2
Text before table: Table 11. MFX signals interface between MFX and STM32F446E is the common I2C4 bus. expander and as ADC inputs to manage the LCD touch screen. The communication The Multi Function eXpander (abbreviated MFX) is used on STM32446E-EVAL as IO 2.17 MFX (Multi Function eXpander) 17 PD13 FMC_D11 34 YU Touchscreen Y+ 16 PD12 FMC_D10 33 YD Touchscreen Y- 15 PD11 FMC_D9 32 XR Touchscreen X+ 3.2” TFT LCD connector CN17 Pin Description Pin connection Pin Description Pin connection Table 10. LCD modules (continued) UM1871 Hardware layout and configuration
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin\nnumber\nof MFX', 'Pin name of\nMFX', 'MFX functions', 'Function of\nSTM32446E-EVAL', 'Direction\n(For MFX)', 'Terminal\ndevice']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['XFM fo\nrebmun\nniP', 'XFM\nfo eman niP', 'snoitcnuf XFM', 'LAVE-E64423MTS\nfo noitcnuF', ')XFM roF(\nnoitceriD', 'ecived\nlanimreT']
Connector mapping: {}
Processing row: ['3', 'PC14', 'MFX_GPO4', 'unused', 'Output', '-']
Processing row: ['5', 'PH0', 'MFX_GPO5', 'LD2', 'Output', 'LED']
Processing row: ['6', 'PH1', 'MFX_GPO6', 'unused', 'Output', '-']
Processing row: ['10', 'PA0', 'MFX_GPO0', 'Touch screen X+', 'ADC in', 'LCD']
Processing row: ['11', 'PA1', 'MFX_GPO1', 'Touch screen X-', 'ADC in', 'LCD']
Processing row: ['12', 'PA2', 'MFX_GPO2', 'Touch screen Y+', 'ADC in', 'LCD']
Processing row: ['13', 'PA3', 'MFX_GPO3', 'Touch screen Y-', 'ADC in', 'LCD']
Processing row: ['15', 'PA5', 'MFX_GPIO5', 'JOY_SEL', 'Input', 'Codec']
Processing row: ['16', 'PA6', 'MFX_GPIO6', 'OTG_FS_\nOverCurrent', 'Input', 'USB_FS']
Processing row: ['17', 'PA7', 'MFX_GPIO7', 'OTG_FS_\nPowerSwitchOn', 'Output', 'USB_FS']
Processing row: ['18', 'PB0', 'MFX_GPIO0', 'unused', '-', '-']
Processing row: ['19', 'PB1', 'MFX_GPIO1', 'JOY_RIGHT', 'Input', 'Joystick']
Processing row: ['20', 'PB2', 'MFX_GPIO2', 'JOY_LEFT', 'Input', 'Joystick']
Processing row: ['26', 'PB13', 'MFX_GPIO13', 'AUDIO_INT', 'Input', 'Audio Codec']
Processing row: ['27', 'PB14', 'MFX_GPIO14', 'unused', '-', '-']
Processing row: ['28', 'PB15', 'MFX_GPIO15', 'MicroSDcard Detect', 'Input', 'MicroSD']
Processing row: ['29', 'PA8', 'MFX_GPIO8', 'OTG_HS_\nOverCurrent', 'Input', 'USB_HS']
Processing row: ['30', 'PA9', 'MFX_GPIO9', 'EXT_RESET', 'Output', 'CN1\nExtension\nconnector']
Processing page 24
Processing table 1
Text before table: Table 11. MFX signals (continued) Hardware layout and configuration UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['31', 'PA10', 'MFX_GPIO10', 'XSDN', 'Output', 'Camera']
Processing row: ['32', 'PA11', 'MFX_GPIO11', 'RSTI', 'Output', 'Camera']
Processing row: ['33', 'PA12', 'MFX_GPIO12', 'Camera_PLUG', 'Input', 'Camera']
Processing row: ['38', 'PA15', 'MFX_GPO7', 'LD4', 'Output', 'LED']
Processing row: ['39', 'PB3', 'MFX_GPIO3', 'JOY_DOWN', 'Input', 'Joystick']
Processing row: ['40', 'PB4', 'MFX_GPIO4', 'JOY_UP', 'Input', 'Joystick']
Processing page 25
Processing table 1
Text before table: Figure 7. PCB underside rework for motor control Figure 7. are showed in the same are: SB85, SB83, SB84, SB19, SB46, SB26, SB38, SB114, SB110 SB111, SB112 and they Figure 7. The solder bridges, that must be opened for motor control application showed in Solder bridges that must be closed for motor control application, are marked in red and are control signal, going to the motor driving circuit. voltage, heatsink temperature, coming from the motor driving board and 6 channels of PWM signals on this connector are emergency stop, motor speed, 3-phase motor current, bus required control and feedback signals to and from motor power-driving board. The available three-phase brushless motor control via a 34-pin connector CN3, which provides all STM32446E-EVAL evaluation board supports both asynchronous and synchronous 2.18 Motor control UM1871 Hardware layout and configuration
Found connector CN3 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing page 26
Processing table 1
Text before table: Table 12. Motor Control connector CN13 (cid:3)(cid:3)(cid:3)(cid:3)(cid:3) (cid:3) (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:17)(cid:22)(cid:54)(cid:17) (cid:3)(cid:22)(cid:23)(cid:3)(cid:3)(cid:22)(cid:21)(cid:3)(cid:22)(cid:19)(cid:3)(cid:3)(cid:21)(cid:27)(cid:3)(cid:21)(cid:25)(cid:3)(cid:21)(cid:23)(cid:3)(cid:3)(cid:21)(cid:21)(cid:3)(cid:21)(cid:19)(cid:3)(cid:3)(cid:20)(cid:27)(cid:3)(cid:20)(cid:25)(cid:3)(cid:20)(cid:23)(cid:3)(cid:3)(cid:20)(cid:21)(cid:3)(cid:20)(cid:19)(cid:3)(cid:3)(cid:3)(cid:27)(cid:3)(cid:3)(cid:3)(cid:25)(cid:3)(cid:3)(cid:3)(cid:3)(cid:23)(cid:3)(cid:3)(cid:3)(cid:3)(cid:21)(cid:3) (cid:3)(cid:22)(cid:22)(cid:3)(cid:3)(cid:22)(cid:20)(cid:3)(cid:21)(cid:28)(cid:3)(cid:3)(cid:21)(cid:26)(cid:3)(cid:21)(cid:24)(cid:3)(cid:3)(cid:21)(cid:22)(cid:3)(cid:3)(cid:21)(cid:20)(cid:3)(cid:20)(cid:28)(cid:3)(cid:3)(cid:20)(cid:26)(cid:3)(cid:20)(cid:24)(cid:3)(cid:20)(cid:22)(cid:3)(cid:3)(cid:20)(cid:20)(cid:3)(cid:3)(cid:28)(cid:3)(cid:3)(cid:3)(cid:26)(cid:3)(cid:3)(cid:3)(cid:24)(cid:3)(cid:3)(cid:3)(cid:3)(cid:22)(cid:3)(cid:3)(cid:3)(cid:3)(cid:20)(cid:3) (cid:3) Figure 8. Motor control connector CN3 3.1 Motor control connector CN3 3 Connectors Connectors UM1871
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['Description', 'Pin of\nSTM32F4x', 'Pin\nnumber\nof CN3', 'Solder\nbridge', 'Solder\nbridge', 'Pin\nnumber\nof CN3', 'Pin of\nSTM32F4x', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 7 in header_row_1
Pin name positions: [0, 7]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN13 at position 2 in header_row_1
Detected connector: CN13 at position 5 in header_row_1
Skipping position 7 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN13'}, 5: {'pos': 7, 'name': 'CN13'}}
Processing row: ['Emergency STOP', 'PA6', '1', '-', '-', '2', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['MC_UH', 'PC6', '3', 'Close:\nSB64', '-', '4', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['MC_UL', 'PA5', '5', 'Close:SB97', '-', '6', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['MC_VH', 'PC7', '7', 'Close:SB63', '-', '8', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['MC_VL', 'PB0', '9', 'Close:SB98', '-', '10', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['MC_WH', 'PC8', '11', 'Close:SB48', '-', '12', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['MC_WL', 'PB1', '13', 'Close:SB99', 'Close:SB59', '14', 'PC0', 'BUS\nVOLTAGE']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['CURRENT A', 'PA1', '15', 'Close:SB87', '-', '16', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['CURRENT B', 'PA2', '17', 'Close:SB86', '-', '18', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['CURRENT C', 'PA3', '19', 'Close:SB74', '-', '20', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['ICL Shut out', 'PG6', '21', 'Close:\nSB62', '-', '22', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['DISSIPATIVE\nBRAKE PWM', 'PD3', '23', 'Close:\nSB67', 'Close:SB72', '24', 'PC2', 'Inductor\ncurrent']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['+5V power', '-', '25', '-', 'Close:SB71', '26', 'PC1', 'Heatsink\ntemperature']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['PFC SYNC', 'PA8', '27', 'Close:SB49', '-', '28', '-', '3.3 V power']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['PFC PWM', 'PA11', '29', 'Close:SB39', 'Close:SB52', '30', 'PB12', 'PFC Shut\ndown']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing page 27
Processing table 1
Text before table: Table 12. Motor Control connector CN13 (continued) UM1871 Connectors
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['Description', 'Pin of\nSTM32F4x', 'Pin\nnumber\nof CN3', 'Solder\nbridge', 'Solder\nbridge', 'Pin\nnumber\nof CN3', 'Pin of\nSTM32F4x', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 7 in header_row_1
Pin name positions: [0, 7]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN13 at position 2 in header_row_1
Detected connector: CN13 at position 5 in header_row_1
Skipping position 7 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN13'}, 5: {'pos': 7, 'name': 'CN13'}}
Processing row: ['Encoder A', 'PB6', '31', 'Close:SB53', 'Close:SB73', '32', 'PC3', 'PFC Vac']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['Encoder B', 'PB7', '33', '-', '-', '34', 'PB8', 'Encoder\nIndex']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing table 2
Text before table: Table 13. RF connector CN6 3.2 RF connectors CN6 and CN7 except the solder bridges configurations mentioned above. Note: Some 0 Ohm resistors have to be removed or soldered to enable motor control application, Index Encoder B PB7 33 - - 34 PB8 Encoder Encoder A PB6 31 Close:SB53 Close:SB73 32 PC3 PFC Vac of CN3 of CN3 STM32F4x bridge bridge STM32F4x Description number number Description Pin of Solder Solder Pin of Pin Pin Table 12. Motor Control connector CN13 (continued) UM1871 Connectors
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Signal name', 'Pin number', 'Signal name']
Detected pin name header: Signal name at position 1 in header_row_1
Detected pin name header: Signal name at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN6 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}, 2: {'pos': 3, 'name': 'CN6'}}
Processing row: ['1', 'RF_INT1', '11', 'RF_SAI1_FS_A']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['2', 'I2C4_SDA', '12', 'RF_SAI1_MCLK_A']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['3', 'I2C4_SCL', '13', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['4', 'GND', '14', '+3V3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['5', 'RF_SPI2_MOSI/2_SD', '15', 'SDCARD_CMD']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['6', 'RF_SPI2_SCK/2_CK', '16', 'SDCARD_CK']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['7', 'RF_SPI2_MISO', '17', 'SDCARD_D3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['8', 'RF_SPI2_CS', '18', 'SDCARD_D2']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['9', 'RF_SAI1_SCK_A', '19', 'SDCARD_D1']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['10', 'RF_SAI1_SD_A', '20', 'SDCARD_D0']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing table 3
Text before table: Table 14. RF connector CN7 10 RF_SAI1_SD_A 20 SDCARD_D0 9 RF_SAI1_SCK_A 19 SDCARD_D1 8 RF_SPI2_CS 18 SDCARD_D2 7 RF_SPI2_MISO 17 SDCARD_D3 6 RF_SPI2_SCK/2_CK 16 SDCARD_CK 5 RF_SPI2_MOSI/2_SD 15 SDCARD_CMD 4 GND 14 +3V3 3 I2C4_SCL 13 GND 2 I2C4_SDA 12 RF_SAI1_MCLK_A 1 RF_INT1 11 RF_SAI1_FS_A Pin number Signal name Pin number Signal name Table 13. RF connector CN6 3.2 RF connectors CN6 and CN7 except the solder bridges configurations mentioned above. Note: Some 0 Ohm resistors have to be removed or soldered to enable motor control application, Index Encoder B PB7 33 - - 34 PB8 Encoder Encoder A PB6 31 Close:SB53 Close:SB73 32 PC3 PFC Vac of CN3 of CN3 STM32F4x bridge bridge STM32F4x Description number number Description Pin of Solder Solder Pin of Pin Pin Table 12. Motor Control connector CN13 (continued) UM1871 Connectors
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Signal name', 'Pin number', 'Signal name']
Detected pin name header: Signal name at position 1 in header_row_1
Detected pin name header: Signal name at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN7 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN7 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}, 2: {'pos': 3, 'name': 'CN7'}}
Processing row: ['1', 'GND', '10', 'RF_USART6_CTS']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['2', 'RF_INT2', '11', 'RF_USART6_TX']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['3', 'RF_VDDA', '12', 'RF_USART6_RX']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['4', 'GND', '13', 'RF_USART6_CK']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['5', 'RF_ADCb_12_IN5', '14', 'RF_USART6_RTS']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['6', 'RF_ADCa_123_IN3', '15', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing page 28
Processing table 1
Text before table: Table 14. RF connector CN7 (continued) Connectors UM1871
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Signal name', 'Pin number', 'Signal name']
Detected pin name header: Signal name at position 1 in header_row_1
Detected pin name header: Signal name at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN7 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN7 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}, 2: {'pos': 3, 'name': 'CN7'}}
Processing row: ['7', 'RF_TIM2_CH1/2_ETR', '16', 'RF_SAI1_SD_B']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['8', 'RF_TIM2_CH2', '17', '+5V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['9', 'RESET#', '18', '+3V3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing table 2
Text before table: Table 15. FMC connectors CN11 3.3 FMC connectors CN11 and CN12 9 RESET# 18 +3V3 8 RF_TIM2_CH2 17 +5V 7 RF_TIM2_CH1/2_ETR 16 RF_SAI1_SD_B Pin number Signal name Pin number Signal name Table 14. RF connector CN7 (continued) Connectors UM1871
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Pin name', 'Signal name']
Detected pin name header: Pin name at position 1 in header_row_1
Detected pin name header: Signal name at position 2 in header_row_1
Pin name positions: [1, 2]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['1', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['2', '+3V3', '+3V3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['3', 'PD14', 'FMC_D0']
Assigned pin name from 'Name' column: PD14 to connector CN11
Processing row: ['4', 'PD15', 'FMC_D1']
Assigned pin name from 'Name' column: PD15 to connector CN11
Processing row: ['5', 'PF4', 'FMC_D2']
Assigned pin name from 'Name' column: PF4 to connector CN11
Processing row: ['6', 'PD1', 'FMC_D3']
Assigned pin name from 'Name' column: PD1 to connector CN11
Processing row: ['7', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['8', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['9', 'PE7', 'FMC_D4']
Assigned pin name from 'Name' column: PE7 to connector CN11
Processing row: ['10', 'PE8', 'FMC_D5']
Assigned pin name from 'Name' column: PE8 to connector CN11
Processing row: ['11', 'PE9', 'FMC_D6']
Assigned pin name from 'Name' column: PE9 to connector CN11
Processing row: ['12', 'PE10', 'FMC_D7']
Assigned pin name from 'Name' column: PE10 to connector CN11
Processing row: ['13', 'PG6', 'QSPI_BK1_NCS']
Assigned pin name from 'Name' column: PG6 to connector CN11
Processing row: ['14', 'PF6', 'QSPI_BK1_IO3']
Assigned pin name from 'Name' column: PF6 to connector CN11
Processing row: ['15', 'PF9', 'QSPI_BK1_IO1']
Assigned pin name from 'Name' column: PF9 to connector CN11
Processing row: ['16', 'PD3', 'QSPI_CLK']
Assigned pin name from 'Name' column: PD3 to connector CN11
Processing row: ['17', 'PF7', 'QSPI_BK1_IO2']
Assigned pin name from 'Name' column: PF7 to connector CN11
Processing row: ['18', 'PF8', 'QSPI_BK1_IO0']
Assigned pin name from 'Name' column: PF8 to connector CN11
Processing row: ['19', 'PA7', 'FMC_SDNWE']
Assigned pin name from 'Name' column: PA7 to connector CN11
Processing row: ['20', 'PE0', 'FMC_NBL0']
Assigned pin name from 'Name' column: PE0 to connector CN11
Processing row: ['21', 'PF11', 'FMC_SDNRAS']
Assigned pin name from 'Name' column: PF11 to connector CN11
Processing row: ['22', 'PG15', 'FMC_SDNCAS']
Assigned pin name from 'Name' column: PG15 to connector CN11
Processing row: ['23', 'PG4', 'FMC_BA0']
Assigned pin name from 'Name' column: PG4 to connector CN11
Processing row: ['24', 'PC4', 'FMC_SDNE0']
Assigned pin name from 'Name' column: PC4 to connector CN11
Processing row: ['25', 'PG0', 'FMC_A10']
Assigned pin name from 'Name' column: PG0 to connector CN11
Processing row: ['26', 'PG5', 'FMC_BA1']
Assigned pin name from 'Name' column: PG5 to connector CN11
Processing page 29
Processing table 1
Text before table: Table 15. FMC connectors CN11 (continued) UM1871 Connectors
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Pin name', 'Signal name']
Detected pin name header: Pin name at position 1 in header_row_1
Detected pin name header: Signal name at position 2 in header_row_1
Pin name positions: [1, 2]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['27', 'PF1', 'FMC_A1']
Assigned pin name from 'Name' column: PF1 to connector CN11
Processing row: ['28', 'PF0', 'FMC_A0']
Assigned pin name from 'Name' column: PF0 to connector CN11
Processing row: ['29', 'PF3', 'FMC_A3']
Assigned pin name from 'Name' column: PF3 to connector CN11
Processing row: ['30', 'PF2', 'FMC_A2']
Assigned pin name from 'Name' column: PF2 to connector CN11
Processing row: ['31', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['32', '+5V', '+5V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing table 2
Text before table: Table 16. FMC Connectors CN12 32 +5V +5V 31 GND GND 30 PF2 FMC_A2 29 PF3 FMC_A3 28 PF0 FMC_A0 27 PF1 FMC_A1 Pin number Pin name Signal name Table 15. FMC connectors CN11 (continued) UM1871 Connectors
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Pin name', 'Signal name']
Detected pin name header: Pin name at position 1 in header_row_1
Detected pin name header: Signal name at position 2 in header_row_1
Pin name positions: [1, 2]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}}
Processing row: ['1', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['2', '+3V3', '+3V3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['3', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['4', 'PD5', 'FMC_NWE']
Assigned pin name from 'Name' column: PD5 to connector CN12
Processing row: ['5', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['6', 'PD4', 'FMC_NOE']
Assigned pin name from 'Name' column: PD4 to connector CN12
Processing row: ['7', 'D5V', 'D5V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['8', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['9', 'PD9', 'FMC_D14']
Assigned pin name from 'Name' column: PD9 to connector CN12
Processing row: ['10', 'PD10', 'FMC_D15']
Assigned pin name from 'Name' column: PD10 to connector CN12
Processing row: ['11', 'PE15', 'FMC_D12']
Assigned pin name from 'Name' column: PE15 to connector CN12
Processing row: ['12', 'PD8', 'FMC_D13']
Assigned pin name from 'Name' column: PD8 to connector CN12
Processing row: ['13', 'PE13', 'FMC_D10']
Assigned pin name from 'Name' column: PE13 to connector CN12
Processing row: ['14', 'PE14', 'FMC_D11']
Assigned pin name from 'Name' column: PE14 to connector CN12
Processing row: ['15', 'PE11', 'FMC_D8']
Assigned pin name from 'Name' column: PE11 to connector CN12
Processing row: ['16', 'PE12', 'FMC_D9']
Assigned pin name from 'Name' column: PE12 to connector CN12
Processing row: ['17', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['18', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['19', 'PE1', 'FMC_NBL1']
Assigned pin name from 'Name' column: PE1 to connector CN12
Processing row: ['20', 'PD7', 'FMC_NE1']
Assigned pin name from 'Name' column: PD7 to connector CN12
Processing row: ['21', 'PC5', 'FMC_SDCKE0']
Assigned pin name from 'Name' column: PC5 to connector CN12
Processing row: ['22', 'PG8', 'FMC_SDCLK']
Assigned pin name from 'Name' column: PG8 to connector CN12
Processing row: ['23', 'PG1', 'FMC_A11']
Assigned pin name from 'Name' column: PG1 to connector CN12
Processing row: ['24', 'PG2', 'FMC_A12']
Assigned pin name from 'Name' column: PG2 to connector CN12
Processing row: ['25', 'PF15', 'FMC_A9']
Assigned pin name from 'Name' column: PF15 to connector CN12
Processing row: ['26', 'PF14', 'FMC_A8']
Assigned pin name from 'Name' column: PF14 to connector CN12
Processing page 30
Processing table 1
Text before table: Table 16. FMC Connectors CN12 (continued) Connectors UM1871
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Pin name', 'Signal name']
Detected pin name header: Pin name at position 1 in header_row_1
Detected pin name header: Signal name at position 2 in header_row_1
Pin name positions: [1, 2]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}}
Processing row: ['27', 'PF13', 'FMC_A7']
Assigned pin name from 'Name' column: PF13 to connector CN12
Processing row: ['28', 'PF12', 'FMC_A6']
Assigned pin name from 'Name' column: PF12 to connector CN12
Processing row: ['29', 'PF5', 'FMC_A5']
Assigned pin name from 'Name' column: PF5 to connector CN12
Processing row: ['30', 'PF4', 'FMC_A4']
Assigned pin name from 'Name' column: PF4 to connector CN12
Processing row: ['31', 'GND', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['32', '+5V', '+5V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing table 2
Text before table: Table 17. Daughterboard connector CN13 3.4 Daughterboard connector CN13 and CN10 32 +5V +5V 31 GND GND 30 PF4 FMC_A4 29 PF5 FMC_A5 28 PF12 FMC_A6 27 PF13 FMC_A7 Pin number Pin name Signal name Table 16. FMC Connectors CN12 (continued) Connectors UM1871
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Signal name', 'Pin number', 'Signal name']
Detected pin name header: Signal name at position 1 in header_row_1
Detected pin name header: Signal name at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN13 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN13 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN13'}, 2: {'pos': 3, 'name': 'CN13'}}
Processing row: ['1', 'GND', '17', 'PC2']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Assigned pin name from 'Name' column: PC2 to connector CN13
Processing row: ['2', '+3V3', '18', 'PB1']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Assigned pin name from 'Name' column: PB1 to connector CN13
Processing row: ['3', 'PC13_ANTI_TAMP', '19', 'VBAT']
Assigned pin name from 'Name' column: PC13 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['4', 'PA2', '20', 'PB10']
Assigned pin name from 'Name' column: PA2 to connector CN13
Assigned pin name from 'Name' column: PB10 to connector CN13
Processing row: ['5', 'PC14_OSC32_IN', '21', '+5V']
Assigned pin name from 'Name' column: PC14 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['6', 'PA3', '22', 'E5V']
Assigned pin name from 'Name' column: PA3 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['7', 'PC15_OSC32_OUT', '23', 'GND']
Assigned pin name from 'Name' column: PC15 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['8', 'PA4', '24', 'PB11']
Assigned pin name from 'Name' column: PA4 to connector CN13
Assigned pin name from 'Name' column: PB11 to connector CN13
Processing row: ['9', 'PH0_OSC_IN', '25', 'PC3']
Assigned pin name from 'Name' column: PH0 to connector CN13
Assigned pin name from 'Name' column: PC3 to connector CN13
Processing row: ['10', 'PA6', '26', 'PB12']
Assigned pin name from 'Name' column: PA6 to connector CN13
Assigned pin name from 'Name' column: PB12 to connector CN13
Processing row: ['11', 'PH1_OSC_OUT', '27', 'PAO_WKUP']
Assigned pin name from 'Name' column: PH1 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['12', 'PA5', '28', 'PB13']
Assigned pin name from 'Name' column: PA5 to connector CN13
Assigned pin name from 'Name' column: PB13 to connector CN13
Processing row: ['13', 'NRST', '29', 'PA1']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Assigned pin name from 'Name' column: PA1 to connector CN13
Processing row: ['14', 'GND', '30', 'PD11']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Assigned pin name from 'Name' column: PD11 to connector CN13
Processing row: ['15', 'PC0', '31', '+3V3']
Assigned pin name from 'Name' column: PC0 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['16', 'PB0', '32', 'GND']
Assigned pin name from 'Name' column: PB0 to connector CN13
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing table 3
Text before table: Table 18. Daughterboard connector CN10 16 PB0 32 GND 15 PC0 31 +3V3 14 GND 30 PD11 13 NRST 29 PA1 12 PA5 28 PB13 11 PH1_OSC_OUT 27 PAO_WKUP 10 PA6 26 PB12 9 PH0_OSC_IN 25 PC3 8 PA4 24 PB11 7 PC15_OSC32_OUT 23 GND 6 PA3 22 E5V 5 PC14_OSC32_IN 21 +5V 4 PA2 20 PB10 3 PC13_ANTI_TAMP 19 VBAT 2 +3V3 18 PB1 1 GND 17 PC2 Pin number Signal name Pin number Signal name Table 17. Daughterboard connector CN13 3.4 Daughterboard connector CN13 and CN10 32 +5V +5V 31 GND GND 30 PF4 FMC_A4 29 PF5 FMC_A5 28 PF12 FMC_A6 27 PF13 FMC_A7 Pin number Pin name Signal name Table 16. FMC Connectors CN12 (continued) Connectors UM1871
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Signal name', 'Pin number', 'Signal name']
Detected pin name header: Signal name at position 1 in header_row_1
Detected pin name header: Signal name at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN10 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}, 2: {'pos': 3, 'name': 'CN10'}}
Processing row: ['1', 'D5V', '17', 'PA11']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Assigned pin name from 'Name' column: PA11 to connector CN10
Processing row: ['2', '+3V3', '18', 'PB9']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Assigned pin name from 'Name' column: PB9 to connector CN10
Processing row: ['3', 'PD12', '19', 'PA12']
Assigned pin name from 'Name' column: PD12 to connector CN10
Assigned pin name from 'Name' column: PA12 to connector CN10
Processing row: ['4', 'GND', '20', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing page 31
Processing table 1
Text before table: Table 18. Daughterboard connector CN10 (continued) UM1871 Connectors
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Signal name', 'Pin number', 'Signal name']
Detected pin name header: Signal name at position 1 in header_row_1
Detected pin name header: Signal name at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN10 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}, 2: {'pos': 3, 'name': 'CN10'}}
Processing row: ['5', 'PD13', '21', 'PA13']
Assigned pin name from 'Name' column: PD13 to connector CN10
Assigned pin name from 'Name' column: PA13 to connector CN10
Processing row: ['6', 'PB4', '22', 'PC1']
Assigned pin name from 'Name' column: PB4 to connector CN10
Assigned pin name from 'Name' column: PC1 to connector CN10
Processing row: ['7', 'PG3', '23', 'PA14']
Assigned pin name from 'Name' column: PG3 to connector CN10
Assigned pin name from 'Name' column: PA14 to connector CN10
Processing row: ['8', 'PB5', '24', 'NC']
Assigned pin name from 'Name' column: PB5 to connector CN10
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['9', 'PC6', '25', 'PA15']
Assigned pin name from 'Name' column: PC6 to connector CN10
Assigned pin name from 'Name' column: PA15 to connector CN10
Processing row: ['10', 'PB7', '26', 'PG11']
Assigned pin name from 'Name' column: PB7 to connector CN10
Assigned pin name from 'Name' column: PG11 to connector CN10
Processing row: ['11', 'P', '27', 'PG9']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Assigned pin name from 'Name' column: PG9 to connector CN10
Processing row: ['12', 'BOOT0', '28', 'PB3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Assigned pin name from 'Name' column: PB3 to connector CN10
Processing row: ['13', 'PA10', '29', 'PG10']
Assigned pin name from 'Name' column: PA10 to connector CN10
Assigned pin name from 'Name' column: PG10 to connector CN10
Processing row: ['14', 'NC', '30', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['15', 'GND', '31', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['16', 'PB8', '32', '+3V3']
Assigned pin name from 'Name' column: PB8 to connector CN10
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing page 32
Processing table 1
Text before table: Table 19. MicroSD connector CN4 Connectors UM1871
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN4 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN4'}, 2: {'pos': 3, 'name': 'CN4'}}
Processing row: ['1', 'SDCARD_D2(PC10)', '5', 'SDCARD_CK (PC12)']
Assigned pin name from 'Name' column: PC10 to connector CN4
Assigned pin name from 'Name' column: PC12 to connector CN4
Processing row: ['2', 'SDCARD_D3(PC11)', '6', 'VSS/GND']
Assigned pin name from 'Name' column: PC11 to connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['3', 'SDCARD_CMD(PD2)', '7', 'SDCARD_D0(PC8)']
Assigned pin name from 'Name' column: PD2 to connector CN4
Assigned pin name from 'Name' column: PC8 to connector CN4
Processing row: ['4', '+3V3', '8', 'SDCARD_D1(PC9)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC9 to connector CN4
Processing row: ['-', '-', '10', 'SDCARD_detect (mfx_io15)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing table 2
Text before table: Table 20. RS232 connector CN25 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:16)(cid:54)(cid:17) Figure 10. RS232 connector CN25 (front view) 3.6 RS232 connector CN25 - - 10 SDCARD_detect (mfx_io15) 4 +3V3 8 SDCARD_D1(PC9) 3 SDCARD_CMD(PD2) 7 SDCARD_D0(PC8) 2 SDCARD_D3(PC11) 6 VSS/GND 1 SDCARD_D2(PC10) 5 SDCARD_CK (PC12) Pin number Description Pin number Description Table 19. MicroSD connector CN4 Connectors UM1871
Found connector CN25 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN25 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN25 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN25'}, 2: {'pos': 3, 'name': 'CN25'}}
Processing row: ['1', 'NC', '6', 'RS232_DSR']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Processing row: ['2', 'RS232_RX', '7', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Processing row: ['3', 'RS232_TX', '8', 'RS232_CTS']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Processing row: ['4', 'NC', '9', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Processing row: ['5', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN25
Processing page 33
Processing table 1
Text before table: Table 21. USB type B connector CN16 Figure 11. USB type B connector CN16 UM1871 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS_STLINK (power)', '4', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'STL_USB_DM', '5,6', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'STL_USB_DP', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 34
Processing table 1
Text before table: Figure 12. Power supply connector CN20 Connectors UM1871
Found connector CN20 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3)\n(cid:42)(cid:49)(cid:39)(cid:3)\n(cid:3)\n(cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17)']
Processing table 2
Text before table: Figure 13. Analog input-output connector CN21 3.11 Analog input connector CN21 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17) (cid:3) (cid:42)(cid:49)(cid:39)(cid:3) (cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3) Figure 12. Power supply connector CN20 Connectors UM1871
Found connector CN21 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20)\n(cid:21)\n(cid:38)(cid:49)(cid:21)(cid:20)\n(cid:36)(cid:44)(cid:49)\n(cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:20)(cid:23)(cid:57)(cid:20)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')02:dic()75:dic()32:dic()02:dic()91:dic()62:dic()22:dic()98:dic()45:dic()84:dic(\n)94:dic()44:dic()63:dic(\n)02:dic()12:dic()94:dic()83:dic(\n)12:dic(\n)02:dic(', '']
Connector mapping: {}
Processing table 3
Text before table: Figure 13. Analog input-output connector CN21 3.11 Analog input connector CN21 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17) (cid:3) (cid:42)(cid:49)(cid:39)(cid:3) (cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3) Figure 12. Power supply connector CN20 Connectors UM1871
Found connector CN21 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 4
Text before table: Table 22. Analog input-output connector CN4 (cid:48)(cid:54)(cid:89)(cid:22)(cid:26)(cid:19)(cid:20)(cid:23)(cid:57)(cid:20) (cid:36)(cid:44)(cid:49) (cid:38)(cid:49)(cid:21)(cid:20) (cid:21) (cid:20) Figure 13. Analog input-output connector CN21 3.11 Analog input connector CN21 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17) (cid:3) (cid:42)(cid:49)(cid:39)(cid:3) (cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3) Figure 12. Power supply connector CN20 Connectors UM1871
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN4 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN4'}, 2: {'pos': 3, 'name': 'CN4'}}
Processing row: ['1', 'GND', '2', 'Analog input-output PA4']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing page 35
Processing table 1
Text before table: Table 23. IOs assignment Appendix A STM32446E-EVAL IO assignment UM1871 STM32446E-EVAL IO assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['441PFQL', 'Pin name', 'Default configuration', 'Motor control\nconfiguration', 'Camera\nconfiguration']
Detected pin name header: Pin name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LQFP144', 'eman niP', 'noitarugifnoc tluafeD', 'noitarugifnoc\nlortnoc rotoM', 'noitarugifnoc\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['1', 'PE2', 'RF_SAI1_MCLK_A\nTRACECLK', '-', '-']
Processing row: ['2', 'PE3', 'RF_SAI1_SD_B TRACED0', '-', '-']
Processing row: ['3', 'PE4', 'RF_SAI1_FS_A TRACED1', '-', '-']
Processing row: ['4', 'PE5', 'RF_SAI1_SCK_A\nTRACED2', '-', '-']
Processing row: ['5', 'PE6', 'RF_SAI1_SD_A TRACED3', '-', '-']
Processing row: ['6', 'VBAT', '-', '-', '-']
Processing row: ['7', 'PC13-\nANTI_TAMP', 'Key TAMP_1 WKUP1', '-', '-']
Processing row: ['8', 'PC14-\nOSC32_IN', '-', '-', '-']
Processing row: ['9', 'PC15-\nOSC32_OUT', '-', '-', '-']
Processing row: ['10', 'PF0', 'FMC_A0', '-', '-']
Processing row: ['11', 'PF1', 'FMC_A1', '-', '-']
Processing row: ['12', 'PF2', 'FMC_A2', '-', '-']
Processing row: ['13', 'PF3', 'FMC_A3', '-', '-']
Processing row: ['14', 'PF4', 'FMC_A4', '-', '-']
Processing row: ['15', 'PF5', 'FMC_A5', '-', '-']
Processing row: ['16', 'VSS_5', '-', '-', '-']
Processing row: ['17', 'VDD_5', '-', '-', '-']
Processing row: ['18', 'PF6', 'QSPI_BK1_IO3', '-', '-']
Processing row: ['19', 'PF7', 'QSPI_BK1_IO2', '-', '-']
Processing row: ['20', 'PF8', 'QSPI_BK1_IO0', '-', '-']
Processing row: ['21', 'PF9', 'QSPI_BK1_IO1', '-', '-']
Processing row: ['22', 'PF10', 'RF_SPI2_CS', '-', '-']
Processing row: ['23', 'PH0 - OSC_IN', '-', '-', '-']
Processing row: ['24', 'PH1 -\nOSC_OUT', '-', '-', '-']
Processing page 36
Processing table 1
Text before table: Table 23. IOs assignment (continued) STM32446E-EVAL IO assignment UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['441PFQL', 'Pin name', 'Default configuration', 'Motor control\nconfiguration', 'Camera\nconfiguration']
Detected pin name header: Pin name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LQFP144', 'eman niP', 'noitarugifnoc tluafeD', 'noitarugifnoc\nlortnoc rotoM', 'noitarugifnoc\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['25', 'NRST', '-', '-', '-']
Processing row: ['26', 'PC0', 'ULPI_STP', 'Bus_Voltage_ADC123_IN10', '-']
Processing row: ['27', 'PC1', 'Mems_SPI3_MOSI', 'Heatsink_Temperature\n_ADC123_IN12', '-']
Processing row: ['28', 'PC2', 'ULPI_DIR', 'PFC_IndCurr_ADC123_IN12', '-']
Processing row: ['29', 'PC3', 'ULPI_NXT', 'PFC_Vac_ADC123_IN13', '-']
Processing row: ['30', 'VDD_12', '-', '-', '-']
Processing row: ['31', 'VSSA', '-', '-', '-']
Processing row: ['32', 'VREF+', '-', '-', '-']
Processing row: ['33', 'VDDA', '-', '-', '-']
Processing row: ['34', 'PA0-WKUP', 'MFX_IRQ_OUT', '-', '-']
Processing row: ['35', 'PA1', 'SAI2_MCLK_B', 'Current_ADC123_IN1', '-']
Processing row: ['36', 'PA2', 'SAI2_SCK_B', 'Current_ADC123_IN2', '-']
Processing row: ['37', 'PA3', 'ULPI_D0\nRF_ADCa_123_IN3', 'Current_ADC123_IN3', '-']
Processing row: ['38', 'VSS_4', '-', '-', '-']
Processing row: ['39', 'VDD_4', '-', '-', '-']
Processing row: ['40', 'PA4', 'ADC12_IN4', '-', 'HSYNC']
Processing row: ['41', 'PA5', 'ULPI_CK\nRF_ADCb_12_IN5', 'UL_TIM8_CH1N', '']
Processing row: ['42', 'PA6', '-', 'STOP_TIM8_BKIN', 'PIXCLK']
Processing row: ['43', 'PA7', 'FMC_SDNWE', '-', '-']
Processing row: ['44', 'PC4', 'FMC_SDNE0', '-', '-']
Processing row: ['45', 'PC5', 'FMC_SDCKE0', '-', '-']
Processing row: ['46', 'PB0', 'ULPI_D1', 'VL_TIM8_CH2N', '-']
Processing row: ['47', 'PB1', 'ULPI_D2', 'WL_TIM8_CH3N', '-']
Processing row: ['48', 'PB2 / BOOT1', 'BOOT1 ULPI_D4', '-', '-']
Processing row: ['49', 'PF11', 'FMC_SDNRAS', '-', '-']
Processing row: ['50', 'PF12', 'FMC_A6', '-', '-']
Processing row: ['51', 'VSS_6', '-', '-', '-']
Processing row: ['52', 'VDD_6', '-', '-', '-']
Processing page 37
Processing table 1
Text before table: Table 23. IOs assignment (continued) UM1871 STM32446E-EVAL IO assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['441PFQL', 'Pin name', 'Default configuration', 'Motor control\nconfiguration', 'Camera\nconfiguration']
Detected pin name header: Pin name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LQFP144', 'eman niP', 'noitarugifnoc tluafeD', 'noitarugifnoc\nlortnoc rotoM', 'noitarugifnoc\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['53', 'PF13', 'FMC_A7', '-', '-']
Processing row: ['54', 'PF14', 'FMC_A8', '-', '-']
Processing row: ['55', 'PF15', 'FMC_A9', '-', '-']
Processing row: ['56', 'PG0', 'FMC_A10', '-', '-']
Processing row: ['57', 'PG1', 'FMC_A11', '-', '-']
Processing row: ['58', 'PE7', 'FMC_D4', '-', '-']
Processing row: ['59', 'PE8', 'FMC_D5', '-', '-']
Processing row: ['60', 'PE9', 'FMC_D6', '-', '-']
Processing row: ['61', 'VSS_7', '', '-', '-']
Processing row: ['62', 'VDD_7', '', '-', '-']
Processing row: ['63', 'PE10', 'FMC_D7', '-', '-']
Processing row: ['64', 'PE11', 'FMC_D8', '-', '-']
Processing row: ['65', 'PE12', 'FMC_D9', '-', '-']
Processing row: ['66', 'PE13', 'FMC_D10', '-', '-']
Processing row: ['67', 'PE14', 'FMC_D11', '-', '-']
Processing row: ['68', 'PE15', 'FMC_D12', '-', '-']
Processing row: ['69', 'PB10', 'ULPI_D3', '-', '-']
Processing row: ['70', 'PB11', 'LD1', '-', '-']
Processing row: ['71', 'VCAP1', '-', '-', '-']
Processing row: ['72', 'VDD_1', '-', '-', '-']
Processing row: ['73', 'PB12', 'ULPI_D5', 'PFC_Shutdown_TIM1_BKIN', '-']
Processing row: ['74', 'PB13', 'ULPI_D6', '-', '-']
Processing row: ['75', 'PB14', 'RF_SPI2_MISO', '-', '-']
Processing row: ['76', 'PB15', 'RF_SPI2_MOSI', '-', '-']
Processing row: ['77', 'PD8', 'FMC_D13', '-', '-']
Processing row: ['78', 'PD9', 'FMC_D14', '-', '-']
Processing row: ['79', 'PD10', 'FMC_D15', '-', '-']
Processing row: ['80', 'PD11', 'SAI_2_SD_A', '-', '-']
Processing row: ['81', 'PD12', 'I2C4_SCL', '-', '-']
Processing row: ['82', 'PD13', 'I2C4_SDA', '-', '-']
Processing page 38
Processing table 1
Text before table: Table 23. IOs assignment (continued) STM32446E-EVAL IO assignment UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['441PFQL', 'Pin name', 'Default configuration', 'Motor control\nconfiguration', 'Camera\nconfiguration']
Detected pin name header: Pin name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LQFP144', 'eman niP', 'noitarugifnoc tluafeD', 'noitarugifnoc\nlortnoc rotoM', 'noitarugifnoc\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['83', 'VSS_8', '-', '-', '-']
Processing row: ['84', 'VDD_8', '-', '-', '-']
Processing row: ['85', 'PD14', 'FMC_D0', '-', '-']
Processing row: ['86', 'PD15', 'FMC_D1', '-', '-']
Processing row: ['87', 'PG2', 'FMC_A12', '-', '-']
Processing row: ['88', 'PG3', 'MFX_WAKEUP', '-', '-']
Processing row: ['89', 'PG4', 'FMC_BA0', '-', '-']
Processing row: ['90', 'PG5', 'FMC_BA1', '-', '-']
Processing row: ['91', 'PG6', 'QSPI_BK1_NCS', 'ICL_shutout_GPIO', '-']
Processing row: ['92', 'PG7', 'RF_USART6_CK', '-', '-']
Processing row: ['93', 'PG8', 'FMC_SDCLK', '-', '-']
Processing row: ['94', 'VSS_9', '-', '-', '-']
Processing row: ['95', 'VDD_1_USB3\n3', '-', '-', '-']
Processing row: ['96', 'PC6', '-', 'UH_TIM8_CH1', 'D0']
Processing row: ['97', 'PC7', 'RF_USART6_RX', 'VH_TIM8_CH2', 'D1']
Processing row: ['98', 'PC8', 'SDCARD_D0', 'WH_TIM8_CH3', 'D2']
Processing row: ['99', 'PC9', 'SDCARD_D1', '-', 'D3']
Processing row: ['100', 'PA8', 'RF_INT1', 'PFC_Sync_TIM1_CH1', '-']
Processing row: ['101', 'PA9', 'USB_FS_VBUS\nUSART1_TX RF_SPI2_SCK', '-', '-']
Processing row: ['102', 'PA10', 'USB_FS_ID USART1_RX', '-', '-']
Processing row: ['103', 'PA11', 'USB_FS_DM', 'PFC_PWM_TIM1_CH4', '-']
Processing row: ['104', 'PA12', 'USB_FS_DP', '-', '-']
Processing row: ['105', 'PA13', 'JTMS-SWDIO', '-', '-']
Processing row: ['106', 'VCAP2', '-', '-', '-']
Processing row: ['107', 'VSS_2', '-', '-', '-']
Processing row: ['108', 'VDD_2', '-', '-', '-']
Processing row: ['109', 'PA14', 'JTCK-SWCLK', '-', '-']
Processing row: ['110', 'PA15', 'JTDI', '-', '-']
Processing row: ['111', 'PC10', 'SDCARD_D2', '-', 'D8']
Processing page 39
Processing table 1
Text before table: Table 23. IOs assignment (continued) UM1871 STM32446E-EVAL IO assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['441PFQL', 'Pin name', 'Default configuration', 'Motor control\nconfiguration', 'Camera\nconfiguration']
Detected pin name header: Pin name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LQFP144', 'eman niP', 'noitarugifnoc tluafeD', 'noitarugifnoc\nlortnoc rotoM', 'noitarugifnoc\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['112', 'PC11', 'SDCARD_D3', '-', 'D4']
Processing row: ['113', 'PC12', 'SDCARD_CK', '-', 'D9']
Processing row: ['114', 'PD0', 'FMC_D2', '-', '-']
Processing row: ['115', 'PD1', 'FMC_D3', '-', '-']
Processing row: ['116', 'PD2', 'SDCARD_CMD', '-', 'D11']
Processing row: ['117', 'PD3', 'QSPI_CLK', 'Dissipative_brake_GPIO', 'D5']
Processing row: ['118', 'PD4', 'FMC_NOE', '-', '-']
Processing row: ['119', 'PD5', 'FMC_NWE', '-', '-']
Processing row: ['120', 'VSS_10', '-', '-', '-']
Processing row: ['121', 'VDD_10', '-', '-', '-']
Processing row: ['122', 'PD6', 'RF_INT2', '-', 'D10']
Processing row: ['123', 'PD7', 'FMC_NE1 (CS_LCD)', '-', '-']
Processing row: ['124', 'PG9', 'SAI_2_FS_B', '-', '-']
Processing row: ['125', 'PG10', 'SAI_2_SD_B', '-', '-']
Processing row: ['126', 'PG11', 'SPDIF_RX0', '-', '-']
Processing row: ['127', 'PG12', 'RF_USART6_RTS', '-', '-']
Processing row: ['128', 'PG13', 'RF_USART6_CTS', '-', '-']
Processing row: ['129', 'PG14', 'RF_USART6_TX', '-', '-']
Processing row: ['130', 'VSS_11', '-', '-', '-']
Processing row: ['131', 'VDD_11', '-', '-', '-']
Processing row: ['132', 'PG15', 'FMC_SDNCAS', '-', '-']
Processing row: ['133', 'PB3', 'Mems_SPI3_SCK/3_CK\nJTDO/TRACESWO', '-', '-']
Processing row: ['134', 'PB4', 'LD3 NJTRST', '-', '-']
Processing row: ['135', 'PB5', 'ULPI_D7', '-', '-']
Processing row: ['136', 'PB6', 'MIC_I2S_TIM4_CH1', 'EncA_TIM4_CH1', '-']
Processing row: ['137', 'PB7', 'MIC_I2S_TIM4_CH2', 'EncA_TIM4_CH2', 'VSYNC']
Processing row: ['138', 'BOOT0', '-', '-', '-']
Processing row: ['139', 'PB8', 'CAN_1_RX RF_TIM2_CH1', 'EncIndex_TIM4_CH3', 'D6']
Processing row: ['140', 'PB9', 'CAN_1_TX\nRF_TIM2_CH2', '-', 'D7']
Processing page 40
Processing table 1
Text before table: Table 23. IOs assignment (continued) STM32446E-EVAL IO assignment UM1871
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['441PFQL', 'Pin name', 'Default configuration', 'Motor control\nconfiguration', 'Camera\nconfiguration']
Detected pin name header: Pin name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LQFP144', 'eman niP', 'noitarugifnoc tluafeD', 'noitarugifnoc\nlortnoc rotoM', 'noitarugifnoc\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['141', 'PE0', 'FMC_NBL0', '-', '-']
Processing row: ['142', 'PE1', 'FMC_NBL1', '-', '-']
Processing row: ['143', 'PDR_ON', '-', '-', '-']
Processing row: ['144', 'VDD_3', '-', '-', '-']
Processing page 41
Processing table 1
Text before table: Figure 14. MCU 1 UM1871 Appendix B Electrical schematics
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['SAI2_MCLKB MFX_IRQ_OUT MC_CurrentIN1 SB87 SB83 CLOSE 0R .PAO_WKUP PA1\nMC_CurrentIN2 MC_Bus_Voltage SAI2_SCKB ADC12_IN4 ULPI_STP OPEN SB59 OPEN SB94 SB112 SB86 OPEN PA2 SB84 CLOSE 0R\nHSYNC RF_ADCa_123_IN3 MC_Heatsink MC_CurrentIN3 UL MP CI_ _C UK L ULPI_D0 R63 I2S3_SD 33R RF_ADCb_12_IN5 MC_IndCurr STOP_TIM8_BKIN MC_PFCsync FMC_SDNWE ULPI_DIR PIXCLK RF_INT1 MC_Vac . SB71 OPEN PC7 SB74 OPEN SB115 CLOSE 0R SB72 OPEN . PC0 PC1 PC1 PC4 PC4 . PA5 PA5 PA6 PC9 PC9 . R80 PA6 10K . OPEN PC0 CLOSE 0R PC6 PC6 SB11 CLOSE 0R SB73 OPEN SB97 OPEN SB111 CLOSE 0R SB96 CLOSE 0R R64 33R . R62 33R SB49OPEN . SB117 34 PA0 26 CLOSE 0R 35 PA1 27 SB114 36 PA2 PC2 28 PC2 CLOSE 0R PA3 37 PA3 PC3 29 PC3 PA4 4 40 1 PA4 U2 PC5 4 44 5 PC5 42 96 PA7 43 PA7 PC7 97 PA8 100 PA8 PC8 98 PC8 PA9 101 PA9 99\nUSART1_TX ULPI_NXT USB_FS_VBUS RF_SPI2_SCK/2_CK USB_FS_DP FMC_SDNE0 JTMS/SWDIO FMC_SDCKE0 USB_FS_ID JTCK/SWCLK PC10 . PC10 SB110 AF2 J- PD 7- 406 2 3- 1G. SB3 C1 LOSE 0R CLOSE 0R . PA10 102 PA10 111 PA11 103 PA11 PA12 104 PA12 PA13 105 PA13 PA14 109 PA14\nJTDI MC_UH ULPI_D1 USART1_RX D0 MC_PFCpwm MC_VL RF_USART6_RX USB_FS_DM +3V3 MC_VH TAMPER_WKUP_KEY D1 ULPI_D4 ULPI_D2 SDCARD_D0 MC_WL MC_WH JTDO/SWO D2 I2S3_CK SDCARD_D1 LD3 . D3 TRST ULPI_D7 SDCARD_D2 D5 +3V3 . D8 MC_EncA_CH1 SDCARD_D3 MIC_TIM4_CH1 D4 MIC_TIM4_CH2 SDCARD_CK VSYNC MC_EncA_CH2 D9 SB64 PC11 OPEN PB1 SB46 CLOSE 0R SB26 SB43 CLOSE 0R CLOSE 0R SB48 PB3 OPEN . PB6 SB47 CLOSE 0R SB30 CLOSE 0R SB29 CLOSE 0R . JP4 3 22-03-2031 2 1 SB38 CLOSE 0R SB109 R178 CLOSE 0R 47K PB7 PB8 SB101 CLOSE 0R SB53 OPEN SB116 CLOSE 0R . . SB113 CLOSE 0R SB39 SB98 OPEN OPEN PC13 PC13_ANTI_TAMP JP22 321 22-03-2031 SB22 OPEN SB21 CLOSE 0R SB20 CLOSE 0R NRST TSRN PC14 PC14_OSC32_IN PB4 PB11 PB11 PB15 PB15 PC11 PC12 PC12 SB63 O.PEN PB2 PB2 PB5 PB5 PB7 PB8 PB9 PB9 PB10 PB10 PB12 PB12 PB13 PB13 R59 PB14 PB14 10K SB28 CLOSE 0R . 73BS NEPO C110 SB56 CLOSE 0R . C115 OPEN SB102 CLOSE 0R SB79 CLOSE 0R . . . OPEN PB3 PB4 2 SB78 ABS07-32.768K-T SB24 CLOSE 0R CLOSE 0R 1 Y2 SB121 CLOSE 0R . . . PB6 SB58 OPEN SB128 CLOSE 0R . PB1 SB100 CLOSE 0R SB99 OPEN PA15 110 PA15 PB0 46 PB0 112 47 113 7 48 NOT FITTED 8 133 134 PC15 9 PC15_OSC32_OUT 135 136 137 139 140 NOT FITTED 69 70 73 74 75 PDR_ON143 PDR_ON 76 25\nD6 . STM32F446ZET6\nRF_TIM2_CH1/2_ETR .\nCAN1_RX SB19\nSB50OPEN\nMC_EncIndex . OPEN\nD7 JP5 .\nRF_TIM2_CH2 CAN1_TX Bootloader_RESET 12 AF1-D-02-T/G . D3 . SB18 OPEN . 3 B1 . 1\nULPI_D3 LD1 BAT60JFILM 4 TD-0341 2 List of changes between rev B-01 and B-02\nULPI_D5 RESET# MC_PFC_Shutdown ULPI_D6 Title: RF_SPI2_MISO Project: C91 100nF . SB85 CLOSE 0R SB52 OPEN - Y1 not fitted - C110 & C115 not fitted CERAMIC CAPA (low esr) MCU_1 STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nRF_SPI2_MOSI/2_SD Date: Sheet: of life.augmented 11/03/15 1 17', '']
Processing table 2
Text before table: Figure 14. MCU 1 UM1871 Appendix B Electrical schematics
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['SAI2_MCLKB MFX_IRQ_OUT MC_CurrentIN1 SB87 SB83 CLOSE 0R .PAO_WKUP PA1\nMC_CurrentIN2 MC_Bus_Voltage SAI2_SCKB ADC12_IN4 ULPI_STP OPEN SB59 OPEN SB94 SB112 SB86 OPEN PA2 SB84 CLOSE 0R\nHSYNC RF_ADCa_123_IN3 MC_Heatsink MC_CurrentIN3 UL MP CI_ _C UK L ULPI_D0 R63 I2S3_SD 33R RF_ADCb_12_IN5 MC_IndCurr STOP_TIM8_BKIN MC_PFCsync FMC_SDNWE ULPI_DIR PIXCLK RF_INT1 MC_Vac . SB71 OPEN PC7 SB74 OPEN SB115 CLOSE 0R SB72 OPEN . PC0 PC1 PC1 PC4 PC4 . PA5 PA5 PA6 PC9 PC9 . R80 PA6 10K . OPEN PC0 CLOSE 0R PC6 PC6 SB11 CLOSE 0R SB73 OPEN SB97 OPEN SB111 CLOSE 0R SB96 CLOSE 0R R64 33R . R62 33R SB49OPEN . SB117 34 PA0 26 CLOSE 0R 35 PA1 27 SB114 36 PA2 PC2 28 PC2 CLOSE 0R PA3 37 PA3 PC3 29 PC3 PA4 4 40 1 PA4 U2 PC5 4 44 5 PC5 42 96 PA7 43 PA7 PC7 97 PA8 100 PA8 PC8 98 PC8 PA9 101 PA9 99\nUSART1_TX ULPI_NXT USB_FS_VBUS RF_SPI2_SCK/2_CK USB_FS_DP FMC_SDNE0 JTMS/SWDIO FMC_SDCKE0 USB_FS_ID JTCK/SWCLK PC10 . PC10 SB110 AF2 J- PD 7- 406 2 3- 1G. SB3 C1 LOSE 0R CLOSE 0R . PA10 102 PA10 111 PA11 103 PA11 PA12 104 PA12 PA13 105 PA13 PA14 109 PA14\nJTDI MC_UH ULPI_D1 USART1_RX D0 MC_PFCpwm MC_VL RF_USART6_RX USB_FS_DM +3V3 MC_VH TAMPER_WKUP_KEY D1 ULPI_D4 ULPI_D2 SDCARD_D0 MC_WL MC_WH JTDO/SWO D2 I2S3_CK SDCARD_D1 LD3 . D3 TRST ULPI_D7 SDCARD_D2 D5 +3V3 . D8 MC_EncA_CH1 SDCARD_D3 MIC_TIM4_CH1 D4 MIC_TIM4_CH2 SDCARD_CK VSYNC MC_EncA_CH2 D9 SB64 PC11 OPEN PB1 SB46 CLOSE 0R SB26 SB43 CLOSE 0R CLOSE 0R SB48 PB3 OPEN . PB6 SB47 CLOSE 0R SB30 CLOSE 0R SB29 CLOSE 0R . JP4 3 22-03-2031 2 1 SB38 CLOSE 0R SB109 R178 CLOSE 0R 47K PB7 PB8 SB101 CLOSE 0R SB53 OPEN SB116 CLOSE 0R . . SB113 CLOSE 0R SB39 SB98 OPEN OPEN PC13 PC13_ANTI_TAMP JP22 321 22-03-2031 SB22 OPEN SB21 CLOSE 0R SB20 CLOSE 0R NRST TSRN PC14 PC14_OSC32_IN PB4 PB11 PB11 PB15 PB15 PC11 PC12 PC12 SB63 O.PEN PB2 PB2 PB5 PB5 PB7 PB8 PB9 PB9 PB10 PB10 PB12 PB12 PB13 PB13 R59 PB14 PB14 10K SB28 CLOSE 0R . 73BS NEPO C110 SB56 CLOSE 0R . C115 OPEN SB102 CLOSE 0R SB79 CLOSE 0R . . . OPEN PB3 PB4 2 SB78 ABS07-32.768K-T SB24 CLOSE 0R CLOSE 0R 1 Y2 SB121 CLOSE 0R . . . PB6 SB58 OPEN SB128 CLOSE 0R . PB1 SB100 CLOSE 0R SB99 OPEN PA15 110 PA15 PB0 46 PB0 112 47 113 7 48 NOT FITTED 8 133 134 PC15 9 PC15_OSC32_OUT 135 136 137 139 140 NOT FITTED 69 70 73 74 75 PDR_ON143 PDR_ON 76 25\nD6 . STM32F446ZET6\nRF_TIM2_CH1/2_ETR .\nCAN1_RX SB19\nSB50OPEN\nMC_EncIndex . OPEN\nD7 JP5 .\nRF_TIM2_CH2 CAN1_TX Bootloader_RESET 12 AF1-D-02-T/G . D3 . SB18 OPEN . 3 B1 . 1\nULPI_D3 LD1 BAT60JFILM 4 TD-0341 2 List of changes between rev B-01 and B-02\nULPI_D5 RESET# MC_PFC_Shutdown ULPI_D6 Title: RF_SPI2_MISO Project: C91 100nF . SB85 CLOSE 0R SB52 OPEN - Y1 not fitted - C110 & C115 not fitted CERAMIC CAPA (low esr) MCU_1 STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nRF_SPI2_MOSI/2_SD Date: Sheet: of life.augmented 11/03/15 1 17', None, None]
Processing page 42
Processing table 1
Text before table: 20pF CLOSE 0R . SB70 C125 HC-49S-C16QSA-8M . FMC_A[10-12] STM32F446ZET6 8MHz Y4 PH1 PH1_OSC_OUT 24 33R 20pF CLOSE 0R PG5 . FMC_BA1 R11 90 PH0 33R PH0_OSC_IN 23 PG4 SB69 . FMC_BA0 C120 . R12 89 PG15 FMC_SDNCAS . PG15 33R PG3 132 MFX_WAKEUP R47 . 88 PG3 33R PG2 . FM MC C_ _A A1 11 2 R13 87 PG14 RF F_ _U US SA AR RT T6 6_ _C TXTS 33R . 129 R46 33R PG14 PG1 . F R48 57 PG13 33R R . PG13 128 R45 33R PG0 . FMC_A10 R49 56 PG12 RF_USART6_RTS 127 CLOSE 0R 33R PG11 SPDIF_RX0 126 PG11 SB25 PF15 . FFM MC C_ _A A8 9 R50 55 CLOSE 0R 33R PG10 SAI2_SDB PF14 PG10 SB60 125 . R51 54 33R CLOSE 0R PG9 PF13 SAI2_FSB 124 SB61 . PG9 FMC_A7 R52 53 33R PG8 PF12 FMC_SDCLK 93 . . PG8 FMC_A6 R60 50 R10 33R 3 33R PF11 PG7 FMC_SDNRAS RF_USART6_CK . R61 49 92 Rev OPEN PF10 RF_SPI2_CS PG6 MC_ICL 22 91 SB62 PF9 QSPI_BK1_IO1 21 CLOSE 0R QSPI_BK1_NCS PF8 QSPI_BK1_IO0 SB16 20 DocID027604 PF7 QSPI_BK1_IO2 19 PF6 QSPI_BK1_IO3 18 33R 2 3 BAT60JFILM PF5 . FMC_A5 R74 15 33R D2 +3V3 PF4 . FMC_A4 R73 14 . 33R Bootloader_BOOT0 09 03290 01 PF3 . FMC_A3 R72 13 SW1 33R 1 . PF2 . FMC_A2 R71 12 33R 1. 10K AF1-D-02-T/G PF1 . FMC_A1 R70 11 R68 2 JP3 33R PF0 . BOOT0 . FMC_A0 R69 10 BOOT0 138 FMC_D[4-12] 33R PE15 33R . PE15 FMC_D12 68 R25 33R PD15 . R14 86 FMC_D1 CLOSE 0R PE14 33R . FMC_D11 PE14 67 R26 RF_SAI1_SD_A 33R PD14 SB57 . R15 85 FMC_D0 PE13 CLOSE 0R . FF MM CC __ DD 19 0 PE13 66 R27 33R CLOSE 0R PD13 I2 2C C4 4_ _S SC DL A TRACE_D3 PD13 82 PE12 SB75 CLOSE 0R . PE12 65 R28 SB42 33R PD12 I 81 PD12 PE11 CLOSE 0R SB76 CC LL OO SS EE 00 RR . PE11 FMC_D8 64 R34 RF_SAI1_SCK_A 33R PD11 SAI2_SDA 820R 820R 80 PD11 SB45 PE10 SB77 33R R9 . PE10 FMC_D7 63 R35 R23 PD10 33R . R16 79 TR RF A_ CS EA _I1 D_ 2FS_A FFM MC C_ _D D1 13 5 .3 33R PE9 . . FMM CC __ DD 65 PE9 60 R36 SB36CLOSE PD9 33R . M C _ D 1 4 R17 78 0R 33R PE8 . F PE8 59 R37 PD8 +3V 33R +3V3 SB44 . F R18 77 PE7 33R . PE7 FMC_D4 58 R38 CLOSE 0R D10 PD7 TRACE_D1 FMC_NE1 . . R96 123 SB119 PE6 PD6 RF_INT2 5 PE6 PD6 . 122 CLOSE 0R 33R RF_SAI1_SD_B PE5 PD5 FMC_NWE PE5 4 SB34 . R33 119 33R CLOSE 0R PE4 FMC_NOE PD4 TRACE_D0 PE4 3 . R32 118 SB120 CLOSE 0R schematics PE3 PD3 QSPI_CLK PE3 2 PD3 117 SB122 CLOSE 0R RF_SAI1_MCLK_A PE2 PD2 PE2 1 OPEN PD2 116 SB17CLOSE 33R MC_DissipativeBrake 0R PE1 PD1 SB67 U2 TRACE_CLK . FMC_D3 R31 115 142 PE1 33R SB35 PD0 PE0 CLOSE 0R . FMC_D2 114 R24 141 PE0 SDCARD_CMD SB27 33R FFM MC C_ _D D[ [1 0-3 3- ]15] FMC_NBL1 . D11 . R58 33R . FMC_NBL0 R57 Electrical 42/64 Figure 15. MCU 2
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['roject: STM32446E-EVAL\nize:A3 Reference:MB1162Revision:B-02', None, 'life.augmented']
Processing page 43
Processing table 1
Text before table: Figure 16. Power
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['E5V VDD_MCU +3V3\nD8\nDC CN 12 00 B . 2 31 ZEN0561 V1V 3IN 0A24V LG O SN UD T2 3 B CB FL3 B. BNX002-01 CB\n21GGCC 3GC\n1 2 D9 .C53 PSG .SMAJ5.0A-TR 100nF PSG CG 21.C 225 04 uF 21. J AP F1 12 -D-02-T/G\n+5V\nU5V E5V D5V VBUS_FS VBUS_HS\n+5V R LDE 1G 01 86D2M33TR TP . 58 001 +3V3 R LDE 1G 13 17S18TR 2 TP .1 59 001 +1V8 TP.17 5001 . 1 JJJJJPPPPP2222211111 2 TP.16 5001\n3VIN VOUT2 4 3VIN VOUT4 GND GND 1 .C50 10uF 3 6 5 4 7 8 C 105 u2 F. .C 105 01 nF .C 105 u5 F\n1\n9 10\nA2-10-BSE\n.R151\nVDD_MCU +5V +2V8 1K\nVDD_MCU LD8 19-213-R6C-AP1Q2B-3T TP.9 5001 VDD_1 VSS_2 VDD_2 VSS_4 POWER MCU REG2 17 02 8 31 807 3L VD IN1117 VS OT UR T2 4 RED\nR107 120R VDD_3 VSS_5 VDD_4 VSS_6 30T106-FK8061MCF 144 16 GND 39 51 1\n. C49 . C48 10uF VDDA 10uF . R108 150R VDD_5 VSS_7 VDD_6 VSS_8 VDD_7 VSS_9 2LF . 17 61 52 83 62 94\nVREF+ VDD_8 VSS_10 VDD1_USB33 VSS_11 VDD_10 VSSA VDD_11 VDD_12 59BS R0 ESOLC TP .7 984 5 U2 1 12 30 0 5001 121 31 131 30 .\nTP6\nVREF+ VDDA VDD_MCU +3V3 VDDA VCAP_1 VREF+ VCAP_2 VBAT VBAT 5001 33 71 32 106 6 . C 2.1 27 uF .C 2.1 29 uF\nC33 . .C18 4.7uF 4.7uF C27 . 1uF .C123 100nF 3 .C121 2 100nF STM32F446ZET6 . C28 1uF\nJP9 1.\n22-03-2031\n+ P1 POWER MCU\n- CR1220_HOLDER\nVDD_MCU\n.\n. C112 .C122 .C124 .C126 .C127 C113 .C117 .C116 .C111 .C128 .C129\n100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF\nPOWER MCU\nTitle: EVAL_POWER\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 3 17', None, None, None]
Processing table 2
Text before table: 31 CB B 3 DC CN 12 00 B O UD T2 2 B. CB BNX002-01 . FL3 D8 VDD_MCU +3V3 E5V UM1871 Figure 16. Power
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: VDD_MCU CR1220_HOLDER - P1 POWER MCU + 22-03-2031 JP9 1. 2 4.7uF 1uF 100nF 1uF 4.7uF 100nF C27 .C123 C28 3 C33 .C121 .C18 . STM32F446ZET6 . . +3V3 2.1 27 uF 2.1 29 uF VBAT 6 VBAT C .C . VCAP_2 106 VREF+ 32 VREF+ VDD_MCU VDDA VCAP_1 5001 71 VDDA 33 ESOLC TP6 59BS VREF+ . VDD_12 30 VDD_11 R0 131 VSSA 31 3 VDD_10 121 5001 VDD1_USB33 VSS_11 Rev .7 984 5 12 30 0 U2 30T106-FK8061MCF TP VDD_8 VSS_10 1 2LF 10uF VDD_7 VSS_9 VDDA 62 94 150R C48 . R108 VDD_6 VSS_8 10uF DocID027604 52 83 . C49 VDD_5 VSS_7 . . 17 61 VDD_4 VSS_6 39 51 1 120R VDD_3 VSS_5 GND 144 16 R107 19-213-R6C-AP1Q2B-3T VDD_2 VSS_4 4 17 02 8 31 807 LD8 VDD_MCU VD IN1117 VS OT UR T2 VDD_1 VSS_2 3L RED 5001 REG2 POWER MCU TP.9 VDD_MCU +2V8 +5V 1K .R151 A2-10-BSE 10 9 1 105 u2 F. 8 7 105 01 nF 1 C 10uF GND 105 u5 F .C50 .C GND .C 4 5 4 3VIN VOUT2 3VIN 6 VOUT4 3 2 LDE 1G 01 86D2M33TR 59 001 58 001 5001 R LDE 1G 13 17S18TR 2 1 .1 . . R TP.17 TP 5001 JJJJJPPPPP2222211111 +3V3 TP +1V8 +5V TP.16 U5V E5V D5V VBUS_FS VBUS_HS +5V .SMAJ5.0A-TR 21. 100nF 2 PSG CG 225 04 uF 21.C AP F1 12 -D-02-T/G D9 .C53 21GGCC 3GC J PSG 1 ZEN0561 V1V 3IN 0A24V LG SN 31 CB B 3 DC CN 12 00 B O UD T2 2 B. CB BNX002-01 . FL3 D8 VDD_MCU +3V3 E5V UM1871 Figure 16. Power
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 44
Processing table 1
Text before table: 4.7K R42 . C 1K MMBT9012 RESET# . B T3 R39 E 4.7K R40 . +3V3 33pF 33pF .C34 .C35 GND3 33 GND2 2 100nF 100nF 100nF 100nF XO75-YEGTC-24.000MHz 3 C142 .C141 C139 C140 23 4MHz GND1 . .. . RESET Y 1 4.7uF 9 100nF Rev C31 C32 . . 100nF 4.7uF VDDA1_8 C30 C29 29 1M . . XI DocID027604 . VDD1_8_2 28 R65 26 +3V3 XO VDD1_8_1 27 15 VDD3_3_1 6 DATA0 PA3 24 ULPI_D0 VDD3_3_2 16 DATA1 PB0 23 ULPI_D1 SD475900001 VDD3_3_3 H121PB3-CXE U4 25 DATA2 Fn001 Fn001 Fn001 Fn001 ]7-0[D_1PLU PB1 22 ULPI_D2 GND VDD3_3_4 9 30 DATA3 PB10 GND 2L 21 ULPI_D3 8 REG_EN GND . . . . 31 DATA4 52C 22C 42C 62C 7 BB 22 PB2 BB11 20 ULPI_D4 GND ESDA14V2-2BF3 6 DATA5 ID B1 PB12 B2 5 CIT1 GND 19 ULPI_D5 5 B1 B2 ID USBULC6-2F3 DATA6 DP A1 A2 A1 A2 7 4 PB13 A2 A1 18 A1 ULPI_D6 A2 CIT2 D+ 3 DATA7 DM D- PB5 17 8 ULPI_D7 2 VBUS VBUS . 1 4 EXC-3BP121H R55 820R L1 33R CN8 CLKOUT ULPI_CK . ESOLC PA5 14 R53 12K 10K VBUS_HS 131BS STP RBIAS ULPI_STP R56 . PC0 13 32 10K R66 . R0 . DIR EXTVBUS ULPI_DIR PC2 12 10 R173 E NXT CPEN ULPI_NXT GND2FAULT PC3 11 3 47K CLOSE 0R MMBT9013 4EN 3 . B T4 R43 4.7uF SB130 schematics U3OUT1 USB3300-EZK 5IN . C C23 STMPS2151STR 19-213-R6C-AP1Q2B-3T 19-21SYGC_S530-E2_TR8 RED 620R GREEN . LD7 R67 +5V LD10 3.3K 330R . R54 R41 . CLOSE 0R +3V3 MFX_IO8 OTG_HS_OverCurrent SB139 Electrical To MFX +3V3 44/64 Figure 17. USB OTG HS
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Project: STM32446E-EVAL\nSize:A3 Reference:MB1162Revision:B-02', None, 'life.augmented']
Processing page 45
Processing table 1
Text before table: Figure 18. USB OTG FS
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\n. .\nR82 R81\n47K 620R +5V C36 4.7uF .\nU6 STMPS2151STR MFX_IO7 CLOSB S5 E5 0R 45 EIN N 2GNDFAUO LU TT 31 MFX_IO6 . LD6 19-213-R6C-AP1Q2B-3T RED OTG_FS_PowerSwitchOn TO MFX OTG_FS_OverCurrent\nVBUS_FS R83\n10K\nCN9\n1 VBUS\n2 D-\n3 D+\n4 ID R85\nUSB_FS_VBUS 5 GND .\nUSB_FS_DM SB138 CLOSE 0R 6 7 G GN ND D 10K PA11\nUSB_FS_DP SB137 CLOSE 0R 8 GND PA12\nUSB_FS_ID 9 GND PA10\nSD475900001\nD-OUT D3\nA A2 3 D IDZ DG -IN ND DD 12 +3V3\nB1 PD1 D+OUTC3\nB2 PUP PD2 C2 B3 VBUS D+IN C1 . R87\nU7 330R\nEMIF02-USB03F2\nLD5\nGREEN\n19-21SYGC_S530-E2_TR8\nC\nB T5 MMBT9013 E R84 47K .\nR172\n.\n10K\nTitle: USB_OTG_FS\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 5 17', None, None, None]
Processing table 2
Text before table: CN9 10K VBUS_FS R83 2GNDFAUO CLOSB S5 E5 0R OTG_FS_OverCurrent TO MFX MFX_IO7 MFX_IO6 EIN N LU TT 31 45 OTG_FS_PowerSwitchOn . 19-213-R6C-AP1Q2B-3T STMPS2151STR RED U6 LD6 4.7uF +5V . C36 47K 620R R82 R81 . . +3V3 UM1871 Figure 18. USB OTG FS
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB138 CLOSE 0R', None, None, None, None, '1\n2\n3\n4', '4', 'VBUS\nD-\nD+\nID\nGND\nGND\nGND\nGND\nGND']
Processing row: ['SB138 CLOSE 0R', None, None, None, '', '', '4', 'VBUS\nD-\nD+\nID\nGND\nGND\nGND\nGND\nGND']
Processing row: ['', None, None, 'SB137 CLOSE 0R', '', '', '4', 'VBUS\nD-\nD+\nID\nGND\nGND\nGND\nGND\nGND']
Processing row: ['', '', None, '', '', '', '4', 'VBUS\nD-\nD+\nID\nGND\nGND\nGND\nGND\nGND']
Processing row: ['', '', '', '', '', '', '4', 'VBUS\nD-\nD+\nID\nGND\nGND\nGND\nGND\nGND']
Processing table 3
Text before table: . ID R85 4 D+ 3 D- 2 VBUS 1 CN9 10K VBUS_FS R83 2GNDFAUO CLOSB S5 E5 0R OTG_FS_OverCurrent TO MFX MFX_IO7 MFX_IO6 EIN N LU TT 31 45 OTG_FS_PowerSwitchOn . 19-213-R6C-AP1Q2B-3T STMPS2151STR RED U6 LD6 4.7uF +5V . C36 47K 620R R82 R81 . . +3V3 UM1871 Figure 18. USB OTG FS
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['7\n8']
Processing row: ['9']
Processing table 4
Text before table: A D-OUT D3 SD475900001 GND USB_FS_ID PA10 9 GND USB_FS_DP 8 SB137 CLOSE 0R PA12 GN ND D 7 USB_FS_DM G SB138 CLOSE 0R PA11 6 10K GND 5 USB_FS_VBUS . ID R85 4 D+ 3 D- 2 VBUS 1 CN9 10K VBUS_FS R83 2GNDFAUO CLOSB S5 E5 0R OTG_FS_OverCurrent TO MFX MFX_IO7 MFX_IO6 EIN N LU TT 31 45 OTG_FS_PowerSwitchOn . 19-213-R6C-AP1Q2B-3T STMPS2151STR RED U6 LD6 4.7uF +5V . C36 47K 620R R82 R81 . . +3V3 UM1871 Figure 18. USB OTG FS
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['C3', '']
Processing row: ['C2\nC1', '']
Processing page 46
Processing table 1
Text before table: +3V3_ST_LINK TSRN_T JTDI Rev 100R 100R JTDO/SWO R100 +3V3_ST_LINK R101 JTCK/SWCLK . ESOLC ODTJ_T IDTJ_T . KCTJ_T 51BS LED_STLINK DocID027604 ST_Link_RX COM R0 TON AF1-D-02-JTP/G11 02 22 32 42 31 41 51 61 71 81 91 12 1. RX DETTIF 2 TX +3V3_ST_LINK 1SSV 1DDV 3AP 4AP 5AP 6AP 7AP 0BP 1BP 2BP 01BP 11BP ST_Link_TX . 2.7K R118 JTMS/SWDIO 1C 09 04 nF . PA2 4.7K PB12 12 25 T_SWDIO_IN ST890CDR . JTCK/SWCLK R105 PA1 GND SET PB13 11 26 T_JTCK 4 OUT5 4.7K ON PA0_WKUP 3 OUT6 . . PB14 10 NEPO 28 7 T_JTMS 4C .78 u8 F 41BS R103 IN 104 05 nF 2 FAULT7 1K VDDA .C PB15 9 2 PWR_ENn . IN +3V3 1 8 5001 R113 VSSA . U11 8 TP15 U5V PA8 . 29 MCO +3V3_ST_LINK 10K NRST LED_STLINK 7 OPEN STM_RST PA9 R111 30 STM32F103CBT6 OSCOUT 1D 9-1 21 13-R6C-AP1Q2B-3T SB10 6 JTDO/SWO HSS CL -48 90 X0 A00 -C12 2A 0QFD QH AF -80 .- 0S 0J 02 M8 Hz OSC_OUT PA10 31 T_SWO L U12 OSCIN 100K STL_USB_DM PA11 5 OSCIN RED 32 R104 OSC32OUT 4 VBUS_STLINK STL_USB_DP PA12 . 33 8MHz OSC32IN . 3 Y5 PA13 STM_JTMS_SWDIO 34 VBUS_STLINK PC13_RTC 2 VSS2 35 +3V3_ST_LINK VBAT . 1 VDD2 2C 04 p6 F 33BS NEPO 36 204 p7 F 10K .C R106 . . 1uF 100nF 10nF 1uF 100nF .C69 .C70 .C68 .C92 .C93 0TOOB BAT60JFILM 41AP LD1 36 985M33R 3DDV 3SSV 51AP +3V3_ST_LINK . 9BP 8BP 7BP 6BP 5BP 4BP 3BP schematics U 4 INHG IV BNI IN TDV D14 INI HD IBIT BYPV AO SU ST BVO YPU AT SS 3 VBUS_STLINK G NN 84 74 64 54 44 34 24 14 04 93 83 73 2 5 BAT60JFILM . 1 TXE_RWP D11 POWER D5V +3V3_ST_LINK STM_JTCK_SWCLK BAT60JFILM . USB_RENUMn 100K AF1-D-02-T/G +3V3_ST_LINK 100nF 100nF 100nF 100nF D10 1. . .C100 .C99 .C95 C101 R114 E5V JP18 . 2 BAT60JFILM . BAT60JFILM 2.7K 4.7K D12 Electrical . . . VBUS_FS D7 R117 R115 BAT60JFILM +3V3_ST_LINK . +3V3_ST_LINK +5V D13 46/64 VBUS_HS Figure 19. ST-LINK/V2-1
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['', '']
Processing page 47
Processing table 1
Text before table: Figure 20. MFX V3
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nL5\nEXC-3BP121H\n+3V3 .C72 .C80\n+3V3 100nF 1uF\n. C104 .C98 100nF 100nF .C114 100nF ADDV 2_DDV 1_DDV 3_DDV . C103 100nF 9 24 48 36\nRESET# 5001 TP13 . GPIO0 18 one capacitor close to each MFX pins:\nJOY_RIGHT JOY_LEFT TP10 5001 . GPIO2 SPARE GPIO1 19 VDD,VDD_1,VDD_2,VDD_3 25 20 KCITSYOJ\nJOY_DOWN D15 . GPIO3 39\n+3V3 Touchscreen X+ JOY_UP Touchscreen X- JOY_SEL BAT60JFILM GPIO4 aGPIO0 GPIO5 aGPIO1 10 40 11 15\nC71 Touchscreen Y+ MFX_IO6 R139 U13 aGPIO2 GPIO6 12 16 OTG_FS_OverCurrent\n100nF Touchscreen Y- MFX_IO7 MFX_IO8 . 10K . R128 . GPIO7 aGPIO3 BOOT0 GPIO8 STM32L152CCT6 13 17 NC 44 29 OTG_HS_OverCurrent OTG_FS_PowerSwitchOn\nEXT_RESET 510 GPIO9 30\nMFX_IO10 MFX_WAKEUP MFX_IO11 +3V3 MFX_IO12 +3V3 MFX_IO13 MFX_IRQ_OUT MFX_IO15 LD1 LD1 19-21SYGC_S530-E2_TR8 I2C4_SCL +3V3 I2C4_SDA LD3 LD2 19-217-S2C-AM2N2VY-3T R138 680R R136 390R . SB12 CLOSE 0R LD3 19-213-R6C-AP1Q2B-3T . R127 47K . NRST IRQOUT IDD_SH0 GPIO11 GPIO12 aGPIO5 aGPIO6 GPIO10 GPIO14 aGPIO4 aGPIO7 WAKEUP MFX_SWDIO SWDIO GPIO13 MFX_SWCLK SWLK VLCD GPIO15 I2C_SCL I2C_SDA I2C_ADDR . R135 47K SB13 CLOSE 0R SB41 CLOSE 0R R137 SB C40 LOSE 0R 680R . 7 31 XSDN PG3 2 32 34 33 Camera_PLUG [NA] 37 2 276 AUDIO_INT 1 28 SD_CARD_DETECT GREEN PD12 42 4 5 PD13 43 ORANGE 6 SB32 45 38 OPEN 3 RED RST1 PA0 46\nTP11 5001 . 5001 TP18 . 5001 TP14 . R130 10K TP12 5001 . IDD_MEAS USART_RX IDD_MCU USART_TX R124 680R . LD4 19-217_BHC-ZL1M2RY_3T 21 14 22 MFX_V3 41 BLUE\n2_SSV ASSV 1_SSV 3_SSV\n23 3547 8\nCN19\nAF2-D-06-G\n+3V3\nMFX_SWDIO 1. 2\nMFX_SWCLK 3 4\n5\nTitle: MFX_V3\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 7 17 11/03/15', None, None, None]
Processing page 48
Processing table 1
Text before table: Figure 21. Peripherals
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'POTENTIOME(cid:3)(cid:55)(cid:40)(cid:53) WAKE_UP BUTTON\n+3V3\n+3V3\nR150 TWO PIN HEADER FOR EXTERNAL ANALOG INPUT / DAC OUTPUT\n100R . . 21 AC FN 1-2 D1 -02-T/G 4 3\n1 B2 ADC_potentiometer\nADC12_IN4 2 P 332 86P-103 3 TAMPER_WKUP_KEY R149 . 330R . R145 47R . .C130 TD-0341 100nF 2 1 . SB103 SB92 SB91 C87 CLOSE 0R CLOSE 0R CLOSE 0R OPEN . C86 OPEN . PA4 NOT FITTED NOT FITTED PC13-ANTI_TAMP\nR148 CLOSE TO MCU ON PCB\n220K\n+3V3 JOYSTICK MICRO SD CARD\n+3V3\n+3V3 . . R144 R143 10K 10K B3 . R8 47K . R132. R129 . R6 . R7 . 10K 10K 47K 47K R 472 K0 . . R131 R21 10K 47K NC NC NC NC NC\n5COMMON\n+3V3 2CENTER 4 CN4 TO MFX\nJOY_SEL SDCARD_D2 JOY_LEFT SDCARD_D3 J JO OY Y_ _D RO IGW HN T SDCARD_CMD JOY_UP SDCARD_CK MFX_IO15 SDCARD_D1 1 3 46 URDLE PIO GF W HT1 N T 3 6 1 2 3 4 D C C VDA D MT D/ DD2 AT3 G GGG N NNN D DDD 11 MT-008A 5 CLK SW110 6 VSS SW2 9 7 DAT0 DAT1 8 . R22 10K .C82 .C85 .C84 10nF 10nF 10nF PC10 PC11 PD2 .C 1NC08 n1 F NC .C 1NC08 n3 F NC NC PC12 SD P_ CC 9ARD_DETECT\nPJS0008-2000-1\nSDCARD_D0 PC8\nTitle: PERIPHERALS\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 8 17', 'POTENTIOME(cid:3)(cid:55)(cid:40)(cid:53) WAKE_UP BUTTON\n+3V3\n+3V3\nR150 TWO PIN HEADER FOR EXTERNAL ANALOG INPUT / DAC OUTPUT\n100R . . 21 AC FN 1-2 D1 -02-T/G 4 3\n1 B2 ADC_potentiometer\nADC12_IN4 2 P 332 86P-103 3 TAMPER_WKUP_KEY R149 . 330R . R145 47R . .C130 TD-0341 100nF 2 1 . SB103 SB92 SB91 C87 CLOSE 0R CLOSE 0R CLOSE 0R OPEN . C86 OPEN . PA4 NOT FITTED NOT FITTED PC13-ANTI_TAMP\nR148 CLOSE TO MCU ON PCB\n220K\n+3V3 JOYSTICK MICRO SD CARD\n+3V3\n+3V3 . . R144 R143 10K 10K B3 . R8 47K . R132. R129 . R6 . R7 . 10K 10K 47K 47K R 472 K0 . . R131 R21 10K 47K NC NC NC NC NC\n5COMMON\n+3V3 2CENTER 4 CN4 TO MFX\nJOY_SEL SDCARD_D2 JOY_LEFT SDCARD_D3 J JO OY Y_ _D RO IGW HN T SDCARD_CMD JOY_UP SDCARD_CK MFX_IO15 SDCARD_D1 1 3 46 URDLE PIO GF W HT1 N T 3 6 1 2 3 4 D C C VDA D MT D/ DD2 AT3 G GGG N NNN D DDD 11 MT-008A 5 CLK SW110 6 VSS SW2 9 7 DAT0 DAT1 8 . R22 10K .C82 .C85 .C84 10nF 10nF 10nF PC10 PC11 PD2 .C 1NC08 n1 F NC .C 1NC08 n3 F NC NC PC12 SD P_ CC 9ARD_DETECT\nPJS0008-2000-1\nSDCARD_D0 PC8\nTitle: PERIPHERALS\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 8 17', None, None, None, '']
Processing table 2
Text before table: PC10 1 TO MFX CN4 3 2CENTER 4 +3V3 Rev 5COMMON B3 472 K0 10K 10K 10K 10K 10K 47K 47K 47K 47K R NC NC NC NC NC R21 R131 R132. R129 R144 R143 R6 R7 R8 DocID027604 . +3V3 . . . . . . . . +3V3 MICRO SD CARD JOYSTICK +3V3 220K R148 CLOSE TO MCU ON PCB . PC13-ANTI_TAMP 330R NOT FITTED TAMPER_WKUP_KEY . OPEN R149 C86 . 2 1 . 3 NOT FITTED 100nF CLOSE 0R CLOSE 0R 47R CLOSE 0R OPEN 332 86P-103 .C130 ADC12_IN4 TD-0341 . . 2 PA4 C87 SB103 SB92 P R145 SB91 B2 1 ADC_potentiometer 3 4 21 AC FN 1-2 D1 -02-T/G schematics . 100R . R150 TWO PIN HEADER FOR EXTERNAL ANALOG INPUT / DAC OUTPUT +3V3 +3V3 POTENTIOME(cid:3)(cid:55)(cid:40)(cid:53) WAKE_UP BUTTON Electrical 48/64 Figure 21. Peripherals
Found connector CN4 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '', '']
Connector mapping: {}
Processing row: ['', '. .', '', '.', '. .']
Processing row: ['', 'C 1NC08 n1\nF', 'C 1NC08 n2\nF', 'C 1NC08 n3\nF', '1CN0C8 n5\nF']
Processing table 3
Text before table: PC10 1 TO MFX CN4 3 2CENTER 4 +3V3 Rev 5COMMON B3 472 K0 10K 10K 10K 10K 10K 47K 47K 47K 47K R NC NC NC NC NC R21 R131 R132. R129 R144 R143 R6 R7 R8 DocID027604 . +3V3 . . . . . . . . +3V3 MICRO SD CARD JOYSTICK +3V3 220K R148 CLOSE TO MCU ON PCB . PC13-ANTI_TAMP 330R NOT FITTED TAMPER_WKUP_KEY . OPEN R149 C86 . 2 1 . 3 NOT FITTED 100nF CLOSE 0R CLOSE 0R 47R CLOSE 0R OPEN 332 86P-103 .C130 ADC12_IN4 TD-0341 . . 2 PA4 C87 SB103 SB92 P R145 SB91 B2 1 ADC_potentiometer 3 4 21 AC FN 1-2 D1 -02-T/G schematics . 100R . R150 TWO PIN HEADER FOR EXTERNAL ANALOG INPUT / DAC OUTPUT +3V3 +3V3 POTENTIOME(cid:3)(cid:55)(cid:40)(cid:53) WAKE_UP BUTTON Electrical 48/64 Figure 21. Peripherals
Found connector CN4 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '2']
Connector mapping: {}
Processing table 4
Text before table: PC10 1 TO MFX CN4 3 2CENTER 4 +3V3 Rev 5COMMON B3 472 K0 10K 10K 10K 10K 10K 47K 47K 47K 47K R NC NC NC NC NC R21 R131 R132. R129 R144 R143 R6 R7 R8 DocID027604 . +3V3 . . . . . . . . +3V3 MICRO SD CARD JOYSTICK +3V3 220K R148 CLOSE TO MCU ON PCB . PC13-ANTI_TAMP 330R NOT FITTED TAMPER_WKUP_KEY . OPEN R149 C86 . 2 1 . 3 NOT FITTED 100nF CLOSE 0R CLOSE 0R 47R CLOSE 0R OPEN 332 86P-103 .C130 ADC12_IN4 TD-0341 . . 2 PA4 C87 SB103 SB92 P R145 SB91 B2 1 ADC_potentiometer 3 4 21 AC FN 1-2 D1 -02-T/G schematics . 100R . R150 TWO PIN HEADER FOR EXTERNAL ANALOG INPUT / DAC OUTPUT +3V3 +3V3 POTENTIOME(cid:3)(cid:55)(cid:40)(cid:53) WAKE_UP BUTTON Electrical 48/64 Figure 21. Peripherals
Found connector CN4 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['11\n10', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['01\n11', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing row: ['9\n8', 'PC9']
Processing row: ['9\n8', 'PC8']
Processing page 49
Processing table 1
Text before table: Figure 22. CAN, RS232 / IrDA
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['JP2\nCAN 2 D2 EF-0 A3 U- L2 T0 S3 E1 TTING : 1<->2\n+3V3\n+3V3\n1. 2 3\nC90 R44 SB7\n100nF . 10K . CLOSE 0R\nU1\n1.\n6\nCAN1_TX 2 PB9 1.D NC8\n7\n+3V3 CN24 LY-DR-M-001 3 8 .1 2 J AP F1 1-D-02-T/G GND CANH7 2\nCAN1_RX 4 . R30 9 120R Vcc CANL 6 DEFAULT SETTING : OPEN SB3 PB8 3 R NC OPEN 5\n4 5\n10 2 1\n11 D1 SN65HVD232D\nESDCAN24-2BLY\n3\n+3V3\nRS232 / IRDA\n. C89\nU8 100nF\nST U_ SL Ain Rk_ TR 1_X TX 2 2 2 1118 4 1 234T T TCCCC 1 2 321 21 I I IN-- ++ N N T TT 2 31 O OV G O U UC VVN U T T-+C D T2 22 13 9 1756 0 1 C40 100nF TXD . C38 100nF . C37 100nF . C39 100nF . JP6 12322-03-2031 PA9 RS232\nUSART1_RX A 1 3 5F .2-DJP -08 6-G 2 4 6 2 2111112 0 38 679 51 R R nRR RRR 2 E1 43 521 O O NOO OOO U U UU UUU T T TT TTT BB nSHR RRRR D3 5421 NI III N NNNIN4 5 6 7 8 22+3V3 3 RXD 2 CTS 7 8 4 1. DSR 6 CN25 LY-DR-M-001 PA10 RS232 CONNECTOR\nST_Link_TX ST3241EBPR 9\n5\nBootloader_BOOT0\nU10 10\nBootloader_RESET 5T SF DDU6300 11\n+3V3 .R 5.9 15 1 23 4 8T R A Nx nx NCD CD o DChd oe 1d(V eCC2)\nR 6 7 GC V a t R99 47R .\n.\n1C 04 02 nF. . C 104 01 nF C44 . 4.7uF C43 4.7uF\nTitle: CAN / RS232_IRDA\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 9 17', None, None]
Processing table 2
Text before table: 1. U1 100nF 10K CLOSE 0R . . R44 SB7 C90 1. 2 3 +3V3 +3V3 UM1871 CAN D2 EF-0 A3 U- L2 T0 S3 E1 TTING : 1<->2 2 JP2 Figure 22. CAN, RS232 / IrDA
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['7']
Processing row: ['']
Processing table 3
Text before table: RS232 / IRDA +3V3 3 ESDCAN24-2BLY 11 SN65HVD232D D1 10 2 1 4 5 CAN1_RX R NC PB8 OPEN 120R 5 3 R30 9 Vcc CANL SB3 6 4 . DEFAULT SETTING : OPEN 2 LY-DR-M-001 2 8 AP F1 1-D-02-T/G GND CANH7 +3V3 CN24 .1 J 3 7 NC8 1.D CAN1_TX 2 PB9 6 1. U1 100nF 10K CLOSE 0R . . R44 SB7 C90 1. 2 3 +3V3 +3V3 UM1871 CAN D2 EF-0 A3 U- L2 T0 S3 E1 TTING : 1<->2 2 JP2 Figure 22. CAN, RS232 / IrDA
Found connector CN24 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, None, None, None, None, '', None]
Header row 2: [None, None, None, None, None, 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '26\n25\n27 C37 100nF .', None, '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, None, None, None, '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, None, None, None, None, '', '']
Reversed Header row 2: [None, None, None, None, None, 'NI5R TUO5R\nNI4R TUO4R\nNI3R TUO3R\nNI2R TUO2R\nNI1R TUO1R\nBTUO2R\nBTUO1R\nTUO3T NI3T\nTUO2T NI2T\nTUO1T NI1T\n-V -2C\n+V +2C\nDNG -1C\nCCV +1C', '. Fn001 73C 72\n52\n62', None, '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, None, None, None, '', '']
Connector mapping: {}
Processing row: [None, None, None, None, None, 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '3', None, '.', None]
Processing row: [None, None, None, None, '13', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '3', None, '.', None]
Processing row: [None, None, None, '', '12', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '11\n+3V3\n4\n5', None, '.', None]
Processing row: [None, None, None, '', '21\n20', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '11\n+3V3\n4\n5', None, '.', None]
Processing row: [None, None, '', '', '19\n18\n17', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '11\n+3V3\n4\n5', None, '.', None]
Processing row: ['', None, '', '', '19\n18\n17', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '6', '', 'DSR\nRXD', None]
Processing row: ['', '4\n6', '', '', '16\n15', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN', '7\n8\n22', '', 'CTS 7\n8', '3']
Processing page 50
Processing table 1
Text before table: Figure 23. Audio
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nLDO1VDD AGND1 E9 D6\n+3V3 +1V8 +1V8 +1V8 AVDD1 AGND2 D9 E7\nI2S3_CK +3V3 +3V3 MIC_TIM4_CH1 I2C4_SDA +3V3 I2C4_SCL SPKVDD1 AGND3 SPKVDD2 SPKGND1 AVDD2 SPKGND2 CPVDD CPGND DCVDD DGND DBVDD HP2GND LDC2VDD SDA SCLK U14 32BS R0 ESOLC 131C . 431C . 76C . 331C . 46C . 26C . 56C . 531C . 231C . B2 E8 PB3 C2 A1 D8 C1 G9 H9 F1 E2 D2 F7 PB6 D1 F3 PD12 H1 PD13\n.R170 10K LDO1ENA CS/ADDR LDO2ENA VREFC CIFMODE Fn001 Fn001 Fn001 Fn001 Fu7.4 Fu1 Fu7.4 Fu1 SB104 OPEN C60 1uF . Fu7.4 D4 G2 D5 E6 A4\nSAI2_MCLKB MCLK1 DMICCLK D3 PA1 C6\nSAI2_SCKB BCLK1 GPIO2MCLK2 PA2 G1 E1\nSAI2_FSB LRCLK1 SPKMODE PG9 E3 A3\nSAI2_SDB DACDAT1 REFGND PG10 E4 A5\nSAI2_SDA MFX_IO13 MIC_TIM4_CH2 1 MIC_CLK2 JP19 3 22-03-2031 . 331BS R0 R140 2.2K . ADCDAT1 ADCLRCLK1 MM II CC BB II AA SS 21 GPIO3BCLK2 VMIDC GPIO4LCLK2 . 4.C 7u6 F6 S OB P9 E3 N .C75 4.7uF .C73 4.7uF PD11 F2 AUDIO_INT G3 BA 67 PB7 C9 H2 F4\nESOLC 24 GPIO6LRCK2 HPOUT2N G4 F9\nGPIO7ADAT2 HPOUT2P E5 F8\n63 GPIO6DDAT2 U15 HPOUT1FB H3 G5\nDDV_CIM R147 180R I2S3_SD . JP20 22-03-2031 1 2 3 MIC_DATA . . R146 1K R141 CN22 PJ3028B-3 .R133 10K . . R123 R122 20R 20R 4 1 3 2 2 5 76 8 DOUT VDD CLK LR 4 1 3 2 U17 MP34DT01TR DOUT VDD CLKGNDLR 5 76 8 DOUT VDD CLK LR 1DNG 2DNG 34DDNNGG MP34DT01TR HPOUT1R DOUT VDD GPIO11BCK3 HPOUT1L CLKGNDLR G GPP II OO 81 D0L DC AK T3 3 LLI IN NE EO OU UT T1 1N P GPIO9ADAT3 LINEOUT2N C74 IN1LP LINEOUT2P IN1LN LINEOUTFB 1uF IN2LP/VRXN SPKOUTLN IN2RNDDAT1 SPKOUTLP IN1RP IN1RN SPKOUTRN . SB1 .C78 100nF .C59 100nF C77 C76 SB125 4.7uF CLOSE 0R . RIGHT G6 F6 H6 HH 45 C B55 . 1C 06 01 nF F5 C4 C8 B4 D7 A6 LEFT B8 B A1 2 B9 PC1 BC 77 BC 33\n+3V3 180R . . 4 R142 6 1K 3 CN23 PJ3028B-3 1DNG 2DNG 34DDNNGG SPKOUTRP IN2RP/VRXP IN2RNDDAT2 CPCA CPCB CLOSE 0R .C79 100nF 4.7uF . C57 2.2uF . A8 Time slot of SAI A9 G8 H8\n22-03-20J 3P 113 23 CPVOUTP WM8994 CPVOUTN SB126 CLOSE 0R C562.2uF . C582.2uF . G7 H7\n1 .\nAF1-D-03-T/G CN2 DRL1111 AF1-D-03-T/G\nMIC_CLK MIC_DATA +3V3 CN26A 3 2 .1 CCV DNG TUOV .R134 10K 3 2 CN26B RIGHT MIC_VD1 D. RIGHT\n3 2 1 Coupons connectors\nAF1-D-03-T/G SPDIF_RX0 CN2 .7A 23 1 MM II CC __ DC AL TK A PTi rt ole je: ct: AF1-D-03-T/G 3 2 CN27B MIC_VDD 1. .C96 30pF C97 . 100nF PG11 LEFT LEFT SA TU MD 3I 2O 446E-EVAL\nSize:A3 Reference: Revision: CLOSE TO CONNECTOR LESS THAN 7MM MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 10 17', None, None]
Processing page 51
Processing table 1
Text before table: Figure 24. Memory
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'FMC_D[0-15] SDRAM\n7D_CMF 6D_CMF 5D_CMF 4D_CMF 3D_CMF 2D_CMF 1D_CMF 0D_CMF 51D_CMF 41D_CMF 31D_CMF 21D_CMF 11D_CMF 0 91 DD 8D_CMF +3V3\n__ CC\nMM\nFF +3V3\nU9\nMT48LC4M16A2P-6A\nFn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 1 VDD VSS 54 PD14 2 DQ0 DQ15 53 PD10\n. . . . . . . 3 VDDQ VSSQ 52\n811C 701C 501C 601C 911C 901C 801C PD15 4 DQ1 DQ14 51 PD9 PD0 5 DQ2 DQ13 50 PD8\n6 VSSQ VDDQ 49\nPD1 7 DQ3 DQ12 48 PE15\nPE7 8 DQ4 DQ11 47 PE14\n9 VDDQ VSSQ 46\nPE8 10 DQ5 DQ10 45 PE13\nPE9 11 DQ6 DQ9 44 PE12\n12 VSSQ VDDQ 43\nPE10 13 DQ7 DQ8 42 PE11\n14 VDD VSS 41\nFMC_NBL0 PE0 15 DQML NC 40\nFMC_SDNWE FMC_NBL1 PA7 16 WE# DQMH 39 PE1\nFMC_SDNCAS FMC_SDCLK PG15 17 CAS# CLK 38 PG8\nFMC_SDNRAS FMC_SDCKE0 PF11 18 RAS# CKE 37 PC5\nFMC_SDNE0 PC4 19 CS# A12 36 PG2\nFMC_BA0 PG4 20 BAO A11 35 PG1\nFMC_BA1 PG5 21 BA1 A9 34 PF15\nPG0 22 A10 A8 33 PF14\nPF0 23 A0 A7 32 PF13\nPF1 24 A1 A6 31 PF12\nPF2 25 A2 A5 30 PF5\nPF3 26 A3 A4 29 PF4\n01A_CMF 0A_CMF 1A_CMF 2A_CMF 3A_CMF 4A_CMF 5A_CMF 6A_CMF 7A_CMF 8A_CMF 9A_CMF 1 21 1A A_ _C CM 27 VDD VSS 28 AUTRE REF:\nMF F MT48LC16MA2P-6A\nFMC_A[0-12]\n+3V3 QUAD_SPI\n.\nR86 10K U5\n+3V3 N25Q256A13EF840E\nQSPI_BK1_NCS . PG6 1 S# Vcc 8\nQSPI_BK1_IO1 QSPI_BK1_IO3 R75 33R . R79 33R . C102 100nF PF9 2 DQ1 HOLD#/DQ3 7 PF6\nQSPI_BK1_IO2 QSPI_CLK R76 33R . R77 33R . PF7 3 W#/Vpp/DQ2 C 6 PD3\nQSPI_BK1_IO0 R78 33R . 4 Vss DQ0 5 PF8 EP\n9\nTitle: MEMORY\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 11 17', None, None, None]
Processing table 2
Text before table: MT48LC4M16A2P-6A U9 +3V3 51D_CMF 41D_CMF 31D_CMF 21D_CMF FF 7D_CMF 6D_CMF 5D_CMF 4D_CMF 3D_CMF 2D_CMF 0D_CMF 11D_CMF 8D_CMF MM 1D_CMF CC __ DD +3V3 91 0 UM1871 SDRAM FMC_D[0-15] Figure 24. Memory
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: 1 54 MT48LC4M16A2P-6A U9 +3V3 51D_CMF 41D_CMF 31D_CMF 21D_CMF FF 7D_CMF 6D_CMF 5D_CMF 4D_CMF 3D_CMF 2D_CMF 0D_CMF 11D_CMF 8D_CMF MM 1D_CMF CC __ DD +3V3 91 0 UM1871 SDRAM FMC_D[0-15] Figure 24. Memory
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['', '3']
Processing row: ['', '4\n5']
Processing row: ['', '6']
Processing row: ['', '7']
Processing row: ['', '8']
Processing row: ['', '9']
Processing row: ['', '10\n11']
Processing row: ['12\n13', '12']
Processing row: ['14', '12']
Processing row: ['15', '12']
Processing row: ['16', '12']
Processing row: ['17', '12']
Processing row: ['18', '12']
Processing row: ['19', '12']
Processing row: ['20', '12']
Processing row: ['21', '12']
Processing row: ['22', '12']
Processing row: ['23', '12']
Processing row: ['24', '12']
Processing row: ['25', '12']
Processing row: ['26', '12']
Processing row: ['27', '12']
Processing table 4
Text before table: 1 54 MT48LC4M16A2P-6A U9 +3V3 51D_CMF 41D_CMF 31D_CMF 21D_CMF FF 7D_CMF 6D_CMF 5D_CMF 4D_CMF 3D_CMF 2D_CMF 0D_CMF 11D_CMF 8D_CMF MM 1D_CMF CC __ DD +3V3 91 0 UM1871 SDRAM FMC_D[0-15] Figure 24. Memory
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['52', '', None]
Processing row: ['51\n50', '', None]
Processing row: ['49', '', None]
Processing row: ['48', '', None]
Processing row: ['47', '', None]
Processing row: ['46', '', None]
Processing row: ['45\n44', '', 'PE13\nPE12']
Processing row: ['43', '', 'PE13\nPE12']
Processing row: ['42', '', 'PE13\nPE12']
Processing row: ['41', '', 'PE13\nPE12']
Processing row: ['40\n39', '', 'PE13\nPE12']
Processing row: ['38', '', 'PE13\nPE12']
Processing row: ['37', '', 'PE13\nPE12']
Processing row: ['36', '', 'PE13\nPE12']
Processing row: ['35', '', 'PE13\nPE12']
Processing row: ['34', '', 'PE13\nPE12']
Processing row: ['33', '', 'PE13\nPE12']
Processing row: ['32', '', 'PE13\nPE12']
Processing row: ['31', '', 'PE13\nPE12']
Processing row: ['30', '', 'PE13\nPE12']
Processing row: ['29', '', 'PE13\nPE12']
Processing row: ['28', '', 'PE13\nPE12']
Processing page 52
Processing table 1
Text before table: Figure 25. Motor control
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\n.\nR3\n3.3K\nSTOP_TIM8_BKIN +3V3 1 EMERGENCY STOP GND 2 SB118 PA6\nMC_UH MC_UL MC_Bus_Voltage MC_VH MC_VL . C16 1nF . C15 3 PWM_1H GND 4 5 PWM_1L CN3 GND 6 7 PWM_2H GND 8 9 PWM_2L GND 10 OPEN SB88 CLOSE 0R . R2 PC6 PA5 PC0 PC7 PB0\nMC_WH 100nF 11 PWM_3H GND 12 100K TP. 52 PP BC 18\nMC_WL 13 PWM_3L BUS VOLTAGE 14 001\nMC_CurrentIN1 15 PHASE A CURRENT+ PHASE A CURRENT- 16 SB90 PA1\nMC_IndCurr C14 OPEN . 17 PHASE B CURRENT+ PHASE B CURRENT- 18 19 PHASE C CURRENT+ PHASE C CURRENT- 20 CLOSE 0R SB66 CLOSE 0R PC2\nMC_ICL MC_CurrentIN2 MC_DissipativeBrake 21 ICL Shut out GND 22 23 DISSIPATIVE BRAKE PFC Inductor current 24 SB89 C11 OPEN . PG6 PA2 PD3\nMC_Heatsink V5+ 25 +5V POWER Heatsink Temperature 26 C13 SB65 OPEN . CLOSE 0R PC1\n+3V3 27 PFC SYNC 3.3V Power 28 .C9 CLOSE 0R\nMC_PFCpwm 29 PFC PWM PFC Shut down 30 100nF PA11\nMC_CurrentIN3 MC_EncA_CH1 31 Encoder A PFC Vac 32 SB80 R1 PA3 PB6\nMC_EncA_CH2 MC_PFC_Shutdown 33 Encoder B Encoder Index 34 C12 OPEN . CLOSE 0R 3.3K . PB7 PB12\n.C7 HE10-34-MD\nMC_PFCsync 1nF C3 OPEN . SB68 45BS NEPO PA8\nCLOSE 0R C8 OPEN . C10 OPEN . .\nMC_Vac C2 OPEN . SB51 CLOSE 0R C6 OPEN . C1 10nF C5 OPEN . PC3\nMC_EncIndex PB8\nC4 OPEN .\nTitle: MOTOR CONTROL\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 12 17', '+3V3\n.\nR3\n3.3K\nSTOP_TIM8_BKIN +3V3 1 EMERGENCY STOP GND 2 SB118 PA6\nMC_UH MC_UL MC_Bus_Voltage MC_VH MC_VL . C16 1nF . C15 3 PWM_1H GND 4 5 PWM_1L CN3 GND 6 7 PWM_2H GND 8 9 PWM_2L GND 10 OPEN SB88 CLOSE 0R . R2 PC6 PA5 PC0 PC7 PB0\nMC_WH 100nF 11 PWM_3H GND 12 100K TP. 52 PP BC 18\nMC_WL 13 PWM_3L BUS VOLTAGE 14 001\nMC_CurrentIN1 15 PHASE A CURRENT+ PHASE A CURRENT- 16 SB90 PA1\nMC_IndCurr C14 OPEN . 17 PHASE B CURRENT+ PHASE B CURRENT- 18 19 PHASE C CURRENT+ PHASE C CURRENT- 20 CLOSE 0R SB66 CLOSE 0R PC2\nMC_ICL MC_CurrentIN2 MC_DissipativeBrake 21 ICL Shut out GND 22 23 DISSIPATIVE BRAKE PFC Inductor current 24 SB89 C11 OPEN . PG6 PA2 PD3\nMC_Heatsink V5+ 25 +5V POWER Heatsink Temperature 26 C13 SB65 OPEN . CLOSE 0R PC1\n+3V3 27 PFC SYNC 3.3V Power 28 .C9 CLOSE 0R\nMC_PFCpwm 29 PFC PWM PFC Shut down 30 100nF PA11\nMC_CurrentIN3 MC_EncA_CH1 31 Encoder A PFC Vac 32 SB80 R1 PA3 PB6\nMC_EncA_CH2 MC_PFC_Shutdown 33 Encoder B Encoder Index 34 C12 OPEN . CLOSE 0R 3.3K . PB7 PB12\n.C7 HE10-34-MD\nMC_PFCsync 1nF C3 OPEN . SB68 45BS NEPO PA8\nCLOSE 0R C8 OPEN . C10 OPEN . .\nMC_Vac C2 OPEN . SB51 CLOSE 0R C6 OPEN . C1 10nF C5 OPEN . PC3\nMC_EncIndex PB8\nC4 OPEN .\nTitle: MOTOR CONTROL\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 12 17', None, None, None]
Processing table 2
Text before table: 1 PA6 2 SB118 +3V3 3.3K R3 schematics . +3V3 Electrical 52/64 Figure 25. Motor control
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['14', None]
Processing row: ['16\n18\n20', '']
Processing row: ['22\n24', '']
Processing row: ['26\n28', '']
Processing row: ['30\n32', '']
Processing table 3
Text before table: . .C7 HE10-34-MD DocID027604 MC_PFC_Shutdown OPEN PB12 . MC_EncA_CH2 Encoder B Encoder Index C12 PB7 . 34 33 CLOSE 0R 3.3K R1 MC_CurrentIN3 Encoder A PFC Vac MC_EncA_CH1 PA3 PB6 32 31 SB80 PFC PWM PFC Shut down MC_PFCpwm PA11 30 100nF 29 .C9 PFC SYNC 3.3V Power +3V3 28 27 CLOSE 0R V5+ OPEN +5V POWER Heatsink Temperature MC_Heatsink PC1 26 25 C13 SB65 CLOSE 0R . DISSIPATIVE BRAKE PFC Inductor current MC_DissipativeBrake MC_CurrentIN2 24 PD3 PA2 23 SB89 OPEN ICL Shut out GND MC_ICL PG6 22 C11 21 . PHASE C CURRENT+ PHASE C CURRENT- CLOSE 0R 20 19 OPEN MC_IndCurr PHASE B CURRENT+ PHASE B CURRENT- C14 PC2 SB66 . 18 17 CLOSE 0R PHASE A CURRENT+ PHASE A CURRENT- MC_CurrentIN1 16 PA1 15 SB90 PWM_3L BUS VOLTAGE MC_WL 52 001 PP BC 18 14 13 TP. PWM_3H GND MC_WH 12 11 100K 100nF PWM_2L GND C15 R2 MC_VL . PB0 10 9 . CLOSE 0R PWM_2H GND MC_VH PC7 8 7 MC_Bus_Voltage CN3 PC0 SB88 1nF PWM_1L GND MC_UL PA5 6 5 C16 . PWM_1H GND MC_UH 3 4 PC6 OPEN EMERGENCY STOP GND STOP_TIM8_BKIN 1 PA6 2 SB118 +3V3 3.3K R3 schematics . +3V3 Electrical 52/64 Figure 25. Motor control
Found connector CN3 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['45BS', 'NEPO\n.\nC1\n10nF\n.', 'C2\nOPEN']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['SB54', '.\nFn01\n1C\n.\nOPEN', 'NEPO\n2C']
Connector mapping: {}
Processing page 53
Processing table 1
Text before table: Figure 26. STM32446E-EVAL LCD
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['FMC_NE1 PD7\nFMC_A0 R152 150R . PF0\nFMC_NWE R109 150R . CN17 1. PD5\nFMC_NOE 2 3 R169 150R . PD4\nRESET# 4 NRST\n5\nFMC_D0 6 R159 150R .\nFMC_D1 R160 150R . 7\nFMC_D2 R157 150R . 8\nFMC_D3 9 R158 150R .\nFMC_D4 10 R155 150R .\nFMC_D5 R156 150R . 11\nFMC_D6 R153 150R . 12\nFMC_D7 FMC_D8 13 R161 150R 14 . R154 150R . ELLEMEF\nFMC_D9 15 R162 150R .\nFMC_D10 16 R163 150R .\nFMC_D11 17 R164 150R .\nFMC_D12 R165 150R . 18\nFMC_D13 R166 150R . 19 TIORD\nFMC_D14 20 R167 150R .\nFMC_D15 R168 150R . 21\n22\n23 71x2\n3V3+ 24\n25 41EH\n26\n27\n28\nFMC_D[0-15] 29\n30\nTouchscreen X- 31\nTouchscreen X+ 32\nTouchscreen Y- Touchscreen Y+ L3 33 34\nEXC-3BP121H\n+3V3 +5V\n.C138 C63\n100nF AF2-D-34-G . 10uF\nSB82 L4\nCLOSE 0R EXC-3BP121H\nSB81\nOPEN\nTitle: EVAL_LCD\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 13 17', None, None, None]
Processing table 2
Text before table: 25 3V3+ 71x2 24 23 22 TIORD FMC_D15 . 150R R168 21 150R . FMC_D14 R167 20 R166 . FMC_D13 150R 19 ELLEMEF R165 150R . FMC_D12 18 R164 150R . FMC_D11 17 R163 . FMC_D10 16 150R . FMC_D9 150R 15 R162 . FMC_D8 R161 150R 14 150R . 13 FMC_D7 R154 . FMC_D6 R153 150R 12 . FMC_D5 R156 150R 11 R155 150R . FMC_D4 10 150R . FMC_D3 R158 9 150R R157 . 8 FMC_D2 150R FMC_D1 R160 . 7 150R FMC_D0 . 6 R159 5 RESET# 4 NRST 150R 3 FMC_NOE . PD4 R169 2 150R 1. FMC_NWE . PD5 R109 CN17 150R FMC_A0 . PF0 R152 FMC_NE1 PD7 UM1871 Figure 26. STM32446E-EVAL LCD
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['27']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['72']
Connector mapping: {}
Processing row: ['28\n29\n30\n31']
Processing row: ['32']
Processing row: ['33']
Processing row: ['34']
Processing page 54
Processing table 1
Text before table: Figure 27. JTAG and trace
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\n. . . .\n+3V3 R174 R175 R176 R177\n10K 10K 10K 10K\nNC NC NC NC\nCN15\nJTMS/SWDIO 1 2 . R88 22R . PA13\nJTCK/SWCLK JTDO/SWO R89 22R . 3 4 R93 22R . PA14 PB3\nJTDI 5 6 R90 22R . PA15\nTRST 7 8 R91 22R . PB4\nRESET# 9 10 R92 22R .\nDM-02-01EH\n11 12\n+3V3\n13 14\nCN14\n15 16 1 2 . . R179 431BS NEPO 721BS NEPO\n+3V3 17 18 3 4 10K NC\n19 20 5 6\n7 8 VD-L-10-011-HSTF . .\nR97 R98\n531BS NEPO 9 10 10K 10K\n11 12\n13 14\n. R94 15 16\n10K\n17 18\n19 20\nD4\nD5 ESDALC6V1W5\nESDALC6V1W5 1 5\nTT RR AA CC EE __ DD 23 21 45 32 4 PE6\n3 PE5\nTRACE_D1 PE4\nTRACE_D0 PE3\nTRACE_CLK ED S6 DALC6V1W5 PE2\n312 45\nTitle: Jtag and Trace\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 14 17', None, None, None]
Processing table 2
Text before table: CN15 schematics NC NC NC NC 10K 10K 10K 10K R174 R175 R176 R177 +3V3 . . . . +3V3 Electrical 54/64 Figure 27. JTAG and trace
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, '', '', '', None, None, None, None]
Header row 2: [None, '', '', '', '', '', None, None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '', '', '', '', '', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, '', '', '', '', '', '', '']
Reversed Header row 2: [None, '', '', '', '', '', None, None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '', '', '', '', '', '', '']
Connector mapping: {}
Processing row: [None, '', '', '', '', '', '', None, None]
Processing row: [None, '', '', '', '', '', '', None, None]
Processing row: [None, '', '', '', '', '', '', '', '']
Processing row: [None, '', '', '', '', '', '', '', '']
Processing row: ['4', '', '', '', '', '', '', '', '']
Processing table 3
Text before table: 3 4 22R JTCK/SWCLK . PA14 R93 22R . 1 2 JTMS/SWDIO . PA13 R88 CN15 schematics NC NC NC NC 10K 10K 10K 10K R174 R175 R176 R177 +3V3 . . . . +3V3 Electrical 54/64 Figure 27. JTAG and trace
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['8']
Processing row: ['10\n12\n14']
Processing row: ['16\n18']
Processing row: ['20']
Processing table 4
Text before table: 12 11 10 9 22R RESET# . R92 22R 8 7 TRST . PB4 R91 22R JTDI 5 . PA15 R90 6 22R JTDO/SWO . PB3 R89 3 4 22R JTCK/SWCLK . PA14 R93 22R . 1 2 JTMS/SWDIO . PA13 R88 CN15 schematics NC NC NC NC 10K 10K 10K 10K R174 R175 R176 R177 +3V3 . . . . +3V3 Electrical 54/64 Figure 27. JTAG and trace
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '13']
Header row 2: ['', '15']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '13']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '31']
Reversed Header row 2: ['', '51']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '31']
Connector mapping: {}
Processing table 5
Text before table: NC 3 4 +3V3 431BS NEPO NEPO 10K 721BS R179 16 15 DM-02-01EH . 2 1 . CN14 13 14 +3V3 12 11 10 9 22R RESET# . R92 22R 8 7 TRST . PB4 R91 22R JTDI 5 . PA15 R90 6 22R JTDO/SWO . PB3 R89 3 4 22R JTCK/SWCLK . PA14 R93 22R . 1 2 JTMS/SWDIO . PA13 R88 CN15 schematics NC NC NC NC 10K 10K 10K 10K R174 R175 R176 R177 +3V3 . . . . +3V3 Electrical 54/64 Figure 27. JTAG and trace
Found connector CN14 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['5']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['5']
Connector mapping: {}
Processing row: ['7\n9']
Processing row: ['11']
Processing row: ['13']
Processing row: ['15']
Processing row: ['17']
Processing row: ['19']
Processing table 6
Text before table: 11 12 DocID027604 531BS NEPO 10 9 10K 10K R97 R98 . . 8 7 20 19 6 5 17 18 NC 3 4 +3V3 431BS NEPO NEPO 10K 721BS R179 16 15 DM-02-01EH . 2 1 . CN14 13 14 +3V3 12 11 10 9 22R RESET# . R92 22R 8 7 TRST . PB4 R91 22R JTDI 5 . PA15 R90 6 22R JTDO/SWO . PB3 R89 3 4 22R JTCK/SWCLK . PA14 R93 22R . 1 2 JTMS/SWDIO . PA13 R88 CN15 schematics NC NC NC NC 10K 10K 10K 10K R174 R175 R176 R177 +3V3 . . . . +3V3 Electrical 54/64 Figure 27. JTAG and trace
Found connector CN14 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['14', None]
Header row 2: ['16', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['14', '14']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['41', '41']
Reversed Header row 2: ['61', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['41', '41']
Connector mapping: {}
Processing row: ['16', '']
Processing page 55
Processing table 1
Text before table: Figure 28. Camera connector
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3 +1V8 +1V8 CAMERA CONNNECTOR\nC144 C143\nDDDDDD 028 6 410 D D1 80 DD 911 D DD DD 1 3 79 511 2 53 84 6 . 1 CN5 R4 10K 421BS NEPO 321BS NEPO 100nF . 100nF . PD6 PD2\nMFX_IO12 D 10 9 7 12 PC12 PC10\nI2C4_SDA_C I2C4_SCL_C 5001 TP5 MFX_IO11 MFX_IO10 D D1 3 D0 D5 D2 D7 DD4 6 VSYNC . 14 R125 2.2K 1 11 95 7 2 20 2 26 28 25 30 32 29 . 11 13 16 18 R126 2.2K . 21 24 R119 23 10K 27 . . R120 10K TO MFX Camera_PLUG RST1 FROM MFX XSDN PC7 P PPP C BCC 8186 1 PPP BBC 969 PB7\nHSYNC PIXCLK +2V8 +2V8 31 33 34 TP1.5001 33 86 35 37 5001. . T TP P4 3 5001 PA4 PA6\n39 40\nCLM-120-02-L-D .C 101 0n3 F7 . C136 100nF\n+1V8\n+2V8\n4 .\nVCC R29 . . 10K\n1.OE OUT3 R19 R5\nG GND Y S1 M7745HEX-24.0M 4.7K 4.7K\nI2C4_SCL I2C4_SCL_C D S 2 PD12 NOT FITTED\nT1\nBSN20\nG\nI2C4_SDA I2C4_SDA_C D S PD13\nT2\nBSN20\nEXTRF E2P Connector\n+3V3 +5V\nI2C4_SDA I2C4_SCL EXT_RESET 2 3 1 4 SB9 FROM MFX\n5 6 CL SO BS 8E 0R\n7 8\nCLOSE 0R\nCN1\nSSM-104-L-DH\nTitle: CAMERA_CONNECTOR\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 15 17', None, None, None]
Processing table 2
Text before table: +3V3 +5V EXTRF E2P Connector BSN20 T2 I2C4_SDA I2C4_SDA_C D S PD13 3 G Rev BSN20 T1 I2C4_SCL I2C4_SCL_C D PD12 S DocID027604 2 NOT FITTED S1 M7745HEX-24.0M GND G Y 4.7K 4.7K 1.OE OUT3 R19 R5 . . 10K VCC R29 4 . +2V8 +1V8 100nF CLM-120-02-L-D C136 101 0n3 F7 . .C 40 39 5001 33 86 TP1.5001 37 TP P4 3 35 +2V8 +2V8 . PIXCLK T 33 PA6 34 5001. HSYNC 31 PA4 29 DD4 6 PPP BCC 8186 VSYNC 32 PB7 27 C 1 30 PPP BBC 969 D7 25 10K 10K D2 P 28 D5 23 R119 R120 D0 26 D1 3 21 . 2.2K . MFX_IO10 24 PC7 D . R126 XSDN FROM MFX 11 95 2.2K 20 2 MFX_IO11 . R125 RST1 7 2 1 . TP5 18 5001 I2C4_SCL_C 13 16 Camera_PLUG I2C4_SDA_C TO MFX 11 14 D1 80 9 12 421BS NEPO DDDDDD 028 PC10 321BS NEPO MFX_IO12 DD 79 10 PC12 DD 911 7 D 511 84 410 D 3 53 PD6 D 6 10K DD 1 6 PD2 R4 CN5 . 2 1 100nF 100nF . . C143 C144 CAMERA CONNNECTOR +3V3 +1V8 +1V8 UM1871 Figure 28. Camera connector
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['3', '', None]
Header row 2: ['5', '', '86 CL SO BS 8E 0R']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['3', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3', '', '']
Reversed Header row 2: ['5', '', 'R0 E8 SB OS LC 68']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['3', '', '']
Connector mapping: {}
Processing page 56
Processing table 1
Text before table: Figure 29. Connectors
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nCN6 CN7\nRF_INT1 I2C4_SDA RF_INT2 RF_VDDA 1 2 1 2 PA8 PD13 PD6\nI2C4_SCL 3 4 3 4 PD12\nRF_SPI2_MOSI/2_SD RF_SPI2_SCK/2_CK RF_ADCb_12_IN5 RF_ADCa_123_IN3 5 6 5 6 PB15 PA5 PA3\nRF_SPI2_MISO RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_TIM2_CH2 7 8 7 8 PB9 PB14 PF10 PB8\nRF_SAI1_SCK_A RF_SAI1_SD_A RESET# RF_USART6_CTS 9 10 PE6 9 10 PG13 PE5\nRF_SAI1_FS_A RF_SAI1_MCLK_A RF_USART6_TX RF_USART6_RX 11 12 11 12 PC7 PE4 PE2 PG14\nRF_USART6_CK RF_USART6_RTS 13 14 13 14 PG7 PG12\nSDCARD_CMD SDCARD_CK RF_SAI1_SD_B SDCARD_D3 SDCARD_D2 V5+ +3V3 15 16 15 16 PE3 17 18 17 18 PD2 PC12 PC11 PC10\nSDCARD_D1 SDCARD_D0 PC9 19 20 PC8\nTSW-109-08-G-D\nTSW-110-08-G-D\n+3V3 +5V +3V3 +3V3 E5V D5V\nCN13\nCN10 .1 2\nPC13_ANTI_TAMP PA2 PD12 PC14_OSC32_IN PA3 PD13 PB4 PC15_OSC32_OUT PA4 PG3 PB5 PH0_OSC_IN PA6 PC6 PB7 PH1_OSC_OUT PA5 PA9 BOOT0 NRST PA10 PC0 PB0 PB8 PC2 PB1 PA11 PB9 VBAT PB10 PA12 .1 2 3 4 3 4 SB108 5 6 5 6 SO BP 1E 0N 7 7 8 7 8 SO BP 1E 0N 6 9 10 9 10 SO BP 1E 0N 5 11 12 11 12 OPEN 13 14 13 14 15 16 15 16 17 18 17 18 19 20 19 20 21 22 UCM ot esolc\nPA13 PC1 PB11 PA14 PC3 PB12 PA15 PG11 PAO_WKUP PB13 PG9 PB3 PA1 PD11 PG10 21 22 23 24 23 24 25 26 25 26 27 28 27 28 29 30 29 30 31 32\n31 32\nTSW-116-06-G-D\nTSW-116-06-G-D\n+3V3\n.\nRF_VDDA FL1\nFCM1608KF-601T03\nC20 C21\n4.7uF . 100nF\nTitle: CONNECTORS\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 16 17', '+3V3\nCN6 CN7\nRF_INT1 I2C4_SDA RF_INT2 RF_VDDA 1 2 1 2 PA8 PD13 PD6\nI2C4_SCL 3 4 3 4 PD12\nRF_SPI2_MOSI/2_SD RF_SPI2_SCK/2_CK RF_ADCb_12_IN5 RF_ADCa_123_IN3 5 6 5 6 PB15 PA5 PA3\nRF_SPI2_MISO RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_TIM2_CH2 7 8 7 8 PB9 PB14 PF10 PB8\nRF_SAI1_SCK_A RF_SAI1_SD_A RESET# RF_USART6_CTS 9 10 PE6 9 10 PG13 PE5\nRF_SAI1_FS_A RF_SAI1_MCLK_A RF_USART6_TX RF_USART6_RX 11 12 11 12 PC7 PE4 PE2 PG14\nRF_USART6_CK RF_USART6_RTS 13 14 13 14 PG7 PG12\nSDCARD_CMD SDCARD_CK RF_SAI1_SD_B SDCARD_D3 SDCARD_D2 V5+ +3V3 15 16 15 16 PE3 17 18 17 18 PD2 PC12 PC11 PC10\nSDCARD_D1 SDCARD_D0 PC9 19 20 PC8\nTSW-109-08-G-D\nTSW-110-08-G-D\n+3V3 +5V +3V3 +3V3 E5V D5V\nCN13\nCN10 .1 2\nPC13_ANTI_TAMP PA2 PD12 PC14_OSC32_IN PA3 PD13 PB4 PC15_OSC32_OUT PA4 PG3 PB5 PH0_OSC_IN PA6 PC6 PB7 PH1_OSC_OUT PA5 PA9 BOOT0 NRST PA10 PC0 PB0 PB8 PC2 PB1 PA11 PB9 VBAT PB10 PA12 .1 2 3 4 3 4 SB108 5 6 5 6 SO BP 1E 0N 7 7 8 7 8 SO BP 1E 0N 6 9 10 9 10 SO BP 1E 0N 5 11 12 11 12 OPEN 13 14 13 14 15 16 15 16 17 18 17 18 19 20 19 20 21 22 UCM ot esolc\nPA13 PC1 PB11 PA14 PC3 PB12 PA15 PG11 PAO_WKUP PB13 PG9 PB3 PA1 PD11 PG10 21 22 23 24 23 24 25 26 25 26 27 28 27 28 29 30 29 30 31 32\n31 32\nTSW-116-06-G-D\nTSW-116-06-G-D\n+3V3\n.\nRF_VDDA FL1\nFCM1608KF-601T03\nC20 C21\n4.7uF . 100nF\nTitle: CONNECTORS\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 16 17', None, None, None]
Processing table 2
Text before table: PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN6 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['4\n6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6\n4']
Connector mapping: {}
Processing row: ['8']
Processing row: ['10']
Processing row: ['12']
Processing row: ['14']
Processing table 3
Text before table: PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN6 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['3']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3']
Connector mapping: {}
Processing row: ['5']
Processing row: ['7\n9']
Processing row: ['11\n13\n15']
Processing row: ['17']
Processing table 4
Text before table: PA3 PA5 6 PB15 5 5 6 I2C4_SCL 4 PD12 3 3 4 I2C4_SDA RF_INT1 RF_INT2 PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN6 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['8\n10']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['01\n8']
Connector mapping: {}
Processing row: ['12']
Processing row: ['14']
Processing row: ['16\n18']
Processing table 5
Text before table: PG7 14 13 PG12 13 14 RF_SAI1_MCLK_A RF_SAI1_FS_A RF_USART6_RX RF_USART6_TX PE2 PG14 PC7 12 PE4 11 11 12 RF_SAI1_SD_A RF_USART6_CTS RESET# RF_SAI1_SCK_A PE6 schematics PG13 10 PE5 9 9 10 RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_SPI2_MISO RF_TIM2_CH2 PF10 PB8 PB9 8 PB14 7 7 8 RF_ADCb_12_IN5 RF_SPI2_SCK/2_CK RF_SPI2_MOSI/2_SD RF_ADCa_123_IN3 PA3 PA5 6 PB15 5 5 6 I2C4_SCL 4 PD12 3 3 4 I2C4_SDA RF_INT1 RF_INT2 PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN6 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['15']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['51']
Connector mapping: {}
Processing row: ['17']
Processing row: ['19']
Processing table 6
Text before table: CN10 CN13 D5V +3V3 E5V +3V3 +5V +3V3 TSW-110-08-G-D TSW-109-08-G-D SDCARD_D0 SDCARD_D1 PC8 19 PC9 20 V5+ +3V3 SDCARD_D2 SDCARD_D3 17 PC10 PC11 18 17 18 SDCARD_CK SDCARD_CMD RF_SAI1_SD_B PC12 PE3 PD2 15 16 15 16 RF_USART6_RTS RF_USART6_CK PG7 14 13 PG12 13 14 RF_SAI1_MCLK_A RF_SAI1_FS_A RF_USART6_RX RF_USART6_TX PE2 PG14 PC7 12 PE4 11 11 12 RF_SAI1_SD_A RF_USART6_CTS RESET# RF_SAI1_SCK_A PE6 schematics PG13 10 PE5 9 9 10 RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_SPI2_MISO RF_TIM2_CH2 PF10 PB8 PB9 8 PB14 7 7 8 RF_ADCb_12_IN5 RF_SPI2_SCK/2_CK RF_SPI2_MOSI/2_SD RF_ADCa_123_IN3 PA3 PA5 6 PB15 5 5 6 I2C4_SCL 4 PD12 3 3 4 I2C4_SDA RF_INT1 RF_INT2 PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, '3']
Header row 2: ['', '', '5\n7\n9\n11\n13']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '3']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, '3']
Reversed Header row 2: ['', '', '31\n11\n9\n7\n5']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '3']
Connector mapping: {}
Processing row: ['', '', '15\n17\n19\n21']
Processing row: ['', '', '23']
Processing row: ['', '', '25\n27\n29\n31']
Processing table 7
Text before table: 3 .1 2 .1 2 CN10 CN13 D5V +3V3 E5V +3V3 +5V +3V3 TSW-110-08-G-D TSW-109-08-G-D SDCARD_D0 SDCARD_D1 PC8 19 PC9 20 V5+ +3V3 SDCARD_D2 SDCARD_D3 17 PC10 PC11 18 17 18 SDCARD_CK SDCARD_CMD RF_SAI1_SD_B PC12 PE3 PD2 15 16 15 16 RF_USART6_RTS RF_USART6_CK PG7 14 13 PG12 13 14 RF_SAI1_MCLK_A RF_SAI1_FS_A RF_USART6_RX RF_USART6_TX PE2 PG14 PC7 12 PE4 11 11 12 RF_SAI1_SD_A RF_USART6_CTS RESET# RF_SAI1_SCK_A PE6 schematics PG13 10 PE5 9 9 10 RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_SPI2_MISO RF_TIM2_CH2 PF10 PB8 PB9 8 PB14 7 7 8 RF_ADCb_12_IN5 RF_SPI2_SCK/2_CK RF_SPI2_MOSI/2_SD RF_ADCa_123_IN3 PA3 PA5 6 PB15 5 5 6 I2C4_SCL 4 PD12 3 3 4 I2C4_SDA RF_INT1 RF_INT2 PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['4\n6\n8\n10\n12']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['21\n01\n8\n6\n4']
Connector mapping: {}
Processing row: ['14\n16\n18\n20\n22\n24\n26\n28\n30\n32']
Processing table 8
Text before table: 3 .1 2 .1 2 CN10 CN13 D5V +3V3 E5V +3V3 +5V +3V3 TSW-110-08-G-D TSW-109-08-G-D SDCARD_D0 SDCARD_D1 PC8 19 PC9 20 V5+ +3V3 SDCARD_D2 SDCARD_D3 17 PC10 PC11 18 17 18 SDCARD_CK SDCARD_CMD RF_SAI1_SD_B PC12 PE3 PD2 15 16 15 16 RF_USART6_RTS RF_USART6_CK PG7 14 13 PG12 13 14 RF_SAI1_MCLK_A RF_SAI1_FS_A RF_USART6_RX RF_USART6_TX PE2 PG14 PC7 12 PE4 11 11 12 RF_SAI1_SD_A RF_USART6_CTS RESET# RF_SAI1_SCK_A PE6 schematics PG13 10 PE5 9 9 10 RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_SPI2_MISO RF_TIM2_CH2 PF10 PB8 PB9 8 PB14 7 7 8 RF_ADCb_12_IN5 RF_SPI2_SCK/2_CK RF_SPI2_MOSI/2_SD RF_ADCa_123_IN3 PA3 PA5 6 PB15 5 5 6 I2C4_SCL 4 PD12 3 3 4 I2C4_SDA RF_INT1 RF_INT2 PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['8']
Processing row: ['10']
Processing row: ['12']
Processing row: ['14\n16\n18\n20\n22']
Processing row: ['16\n18\n20\n22']
Processing row: ['24']
Processing row: ['26\n28\n30\n32']
Processing table 9
Text before table: 17 16 15 PB0 PC0 15 16 PA10 14 13 DocID027604 NRST 14 PA9 BOOT0 13 12 11 OPEN PA5 PH1_OSC_OUT SO BP 1E 0N 5 12 PC6 PB7 11 10 9 esolc PA6 PH0_OSC_IN SO BP 1E 0N 6 10 PG3 PB5 9 8 7 ot PA4 PC15_OSC32_OUT SO BP 1E 0N 7 PB4 PD13 8 UCM 7 6 5 PC14_OSC32_IN PA3 SB108 PD12 5 6 4 3 PA2 PC13_ANTI_TAMP 4 3 .1 2 .1 2 CN10 CN13 D5V +3V3 E5V +3V3 +5V +3V3 TSW-110-08-G-D TSW-109-08-G-D SDCARD_D0 SDCARD_D1 PC8 19 PC9 20 V5+ +3V3 SDCARD_D2 SDCARD_D3 17 PC10 PC11 18 17 18 SDCARD_CK SDCARD_CMD RF_SAI1_SD_B PC12 PE3 PD2 15 16 15 16 RF_USART6_RTS RF_USART6_CK PG7 14 13 PG12 13 14 RF_SAI1_MCLK_A RF_SAI1_FS_A RF_USART6_RX RF_USART6_TX PE2 PG14 PC7 12 PE4 11 11 12 RF_SAI1_SD_A RF_USART6_CTS RESET# RF_SAI1_SCK_A PE6 schematics PG13 10 PE5 9 9 10 RF_SPI2_CS RF_TIM2_CH1/2_ETR RF_SPI2_MISO RF_TIM2_CH2 PF10 PB8 PB9 8 PB14 7 7 8 RF_ADCb_12_IN5 RF_SPI2_SCK/2_CK RF_SPI2_MOSI/2_SD RF_ADCa_123_IN3 PA3 PA5 6 PB15 5 5 6 I2C4_SCL 4 PD12 3 3 4 I2C4_SDA RF_INT1 RF_INT2 PD13 PD6 2 PA8 1 1 2 RF_VDDA CN6 CN7 +3V3 Electrical 56/64 Figure 29. Connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['17\n19\n21']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['12\n91\n71']
Connector mapping: {}
Processing row: ['23\n25\n27\n29']
Processing row: ['31']
Processing page 57
Processing table 1
Text before table: Figure 30. FMC connectors
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['D5V +3V3\n+3V3\nFMC_CONNECTEUR FMC_CONNECTEUR\n1 CN11 2 1 CN12 2\nFMC_D0 FMC_D1 FMC_NWE PD14 3 4 PD15 3 4 PD5\nFMC_D2 FMC_D3 FMC_NOE PD0 5 6 PD1 5 6 PD4\n7 8 7 8\nFMC_D4 FMC_D5 FMC_D14 FMC_D15 FMC_D6 FMC_D7 FMC_D12 FMC_D13 QSPI_BK1_NCS QSPI_BK1_IO3 FMC_D10 FMC_D11 QSPI_BK1_IO1 QSPI_CLK FMC_D8 FMC_D9 QSPI_BK1_IO2 QSPI_BK1_IO0 FMC_SDNWE FMC_NBL0 FMC_NBL1 FMC_NE1 FMC_SDNRAS FMC_SDNCAS FMC_SDCKE0 FMC_SDCLK PE7 9 10 PE8 PD9 9 10 PD10 PE9 11 12 PE10 PE15 11 12 PD8 PG6 13 14 PF6 PE13 13 14 PE14 PF9 15 16 PD3 PE11 15 16 PE12 PF7 17 18 PF8 17 18 PA7 19 20 PE0 PE1 19 20 PD7 PF11 21 22 PG15 PC5 21 22 PG8\nFMC_BA0 FMC_SDNE0 FMC_A11 FMC_A12 FMC_A10 FMC_BA1 FMC_A9 FMC_A8 FMC_A1 FMC_A0 FMC_A7 FMC_A6 FMC_A3 FMC_A2 FMC_A5 FMC_A4 +5V +5V PG4 23 24 PC4 PG1 23 24 PG2 PG0 25 26 PG5 PF15 25 26 PF14 PF1 27 28 PF0 PF13 27 28 PF12 PF3 29 30 PF2 PF5 29 30 PF4 31 32 31 32\nFTR-116-51-L-D FTR-116-51-L-D\nTitle: FMC_CONNECTORS\nProject: STM32446E-EVAL\nSize:A3 Reference: Revision: MB1162 B-02\nDate: Sheet: of life.augmented 11/03/15 17 17', None, None, None]
Processing table 2
Text before table: FMC_CONNECTEUR FMC_CONNECTEUR +3V3 +3V3 D5V UM1871 Figure 30. FMC connectors
Processing horizontal table...
Processing row: ['5', 'CN11']
Detected connector: CN11 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN11. Set pin 5 as '// Pin not routed'
Processing row: ['7', 'CN11']
Detected connector: CN11 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN11. Set pin 7 as '// Pin not routed'
Processing row: ['9\n11\n13\n15', 'CN11']
Detected connector: CN11 at position 1
Processing row: ['17\n19\n21\n23', 'CN11']
Detected connector: CN11 at position 1
Processing row: ['25', 'CN11']
Detected connector: CN11 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN11. Set pin 25 as '// Pin not routed'
Processing row: ['27', 'CN11']
Detected connector: CN11 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN11. Set pin 27 as '// Pin not routed'
Processing row: ['29', 'CN11']
Detected connector: CN11 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN11. Set pin 29 as '// Pin not routed'
Processing row: ['31', 'CN11']
Detected connector: CN11 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN11. Set pin 31 as '// Pin not routed'
Processing table 3
Text before table: FMC_CONNECTEUR FMC_CONNECTEUR +3V3 +3V3 D5V UM1871 Figure 30. FMC connectors
Processing horizontal table...
Processing row: ['5', 'CN12']
Detected connector: CN12 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN12. Set pin 5 as '// Pin not routed'
Processing row: ['7', 'CN12']
Detected connector: CN12 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN12. Set pin 7 as '// Pin not routed'
Processing row: ['9\n11\n13\n15', 'CN12']
Detected connector: CN12 at position 1
Processing row: ['17\n19\n21\n23', 'CN12']
Detected connector: CN12 at position 1
Processing row: ['25', 'CN12']
Detected connector: CN12 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN12. Set pin 25 as '// Pin not routed'
Processing row: ['27', 'CN12']
Detected connector: CN12 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN12. Set pin 27 as '// Pin not routed'
Processing row: ['29', 'CN12']
Detected connector: CN12 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN12. Set pin 29 as '// Pin not routed'
Processing row: ['31', 'CN12']
Detected connector: CN12 at position 1
Assigned pin position 0 to connector at position 1
No pin name found for connector CN12. Set pin 31 as '// Pin not routed'
Processing table 4
Text before table: 8 7 FMC_D2 FMC_D3 FMC_NOE 6 5 PD0 PD1 5 6 PD4 FMC_D0 FMC_D1 4 3 FMC_NWE PD14 PD15 4 3 PD5 CN11 2 CN12 1 2 1 FMC_CONNECTEUR FMC_CONNECTEUR +3V3 +3V3 D5V UM1871 Figure 30. FMC connectors
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['10\n12\n14\n16']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['61\n41\n21\n01']
Connector mapping: {}
Processing row: ['18\n20\n22\n24']
Processing row: ['26']
Processing row: ['28']
Processing row: ['30']
Processing row: ['32']
Processing table 5
Text before table: 8 7 FMC_D2 FMC_D3 FMC_NOE 6 5 PD0 PD1 5 6 PD4 FMC_D0 FMC_D1 4 3 FMC_NWE PD14 PD15 4 3 PD5 CN11 2 CN12 1 2 1 FMC_CONNECTEUR FMC_CONNECTEUR +3V3 +3V3 D5V UM1871 Figure 30. FMC connectors
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['10\n12\n14\n16', None]
Header row 2: ['18\n20\n22\n24', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['10\n12\n14\n16', '10\n12\n14\n16']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['61\n41\n21\n01', '61\n41\n21\n01']
Reversed Header row 2: ['42\n22\n02\n81', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['61\n41\n21\n01', '61\n41\n21\n01']
Connector mapping: {}
Processing row: ['26', None]
Processing row: ['28', None]
Processing row: ['30', None]
Processing row: ['32', '']
Processing page 58
Processing table 1
Text before table: Figure 31. 3.2”LCD module with both SPI and 16-bit interface
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 2
Text before table: schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['B']
Connector mapping: {}
Processing row: ['C']
Processing table 3
Text before table: schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['B']
Connector mapping: {}
Processing row: ['C']
Processing table 4
Text before table: P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['24', None]
Header row 2: ['24', '25']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['24', '24']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['42', '42']
Reversed Header row 2: ['42', '52']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['42', '42']
Connector mapping: {}
Processing table 5
Text before table: P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['27\n28', '27']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['82\n72', '72']
Connector mapping: {}
Processing table 6
Text before table: 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing table 7
Text before table: S X L 1 0 K X _DN c no nl ec C S XM R X YXX URL0 YY DU Y D 314 4 45 YYXX UD 1 0 3 3 E N A B LC E 3 2 3 9 b ll e R S IO D C / 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing table 8
Text before table: P D 8 PP DD 9e RRW EDO P D 7 333 234 #S Et SNN EkCC T 1 0 K P D 6 SC P D 5 S IOYY 13 21 LDL C_ Do bn otr aB rl dL coION nD nector to4 M3 o. t2V hL eDDLLL rC___ bDC oo an rDD dotr P D 4 11 P ih nBeP 3 1 -- 41in .6 P D 3 S M 6 9 4 w it hc T onn ute ht s e n s i na so a d d ef dhr o no P D 2 RW SDoSS i a l &1 b i t i e r f a c et ib ea i to RV P D 1 33 56 R 3L p o n r b th / P D Ra R P 2 S X L 1 0 K X _DN c no nl ec C S XM R X YXX URL0 YY DU Y D 314 4 45 YYXX UD 1 0 3 3 E N A B LC E 3 2 3 9 b ll e R S IO D C / 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing table 9
Text before table: P D 1 5 Ucc 1 PRRd DS 102468 7d 4.1 7uF/50V 444 234 2 DocID027604 P D 1 4 S. Poo Sm 1h 0lb Ml R PP 43 EE2 __N 1 P D 1 3 KDRDDn L4. 17sT AT P D 1 2 A P D 1 1 B L V D Z 1em Der ue Hr ( 1D A4 )30 V CC CT P D 1 0 4 1 VDEDHV V C C DDDDDDDDDD 9876543210 P D 9 4 0 222222222338 PPPPP DDDDD P D 8 PP DD 9e RRW EDO P D 7 333 234 #S Et SNN EkCC T 1 0 K P D 6 SC P D 5 S IOYY 13 21 LDL C_ Do bn otr aB rl dL coION nD nector to4 M3 o. t2V hL eDDLLL rC___ bDC oo an rDD dotr P D 4 11 P ih nBeP 3 1 -- 41in .6 P D 3 S M 6 9 4 w it hc T onn ute ht s e n s i na so a d d ef dhr o no P D 2 RW SDoSS i a l &1 b i t i e r f a c et ib ea i to RV P D 1 33 56 R 3L p o n r b th / P D Ra R P 2 S X L 1 0 K X _DN c no nl ec C S XM R X YXX URL0 YY DU Y D 314 4 45 YYXX UD 1 0 3 3 E N A B LC E 3 2 3 9 b ll e R S IO D C / 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 10
Text before table: Ra P 5nterface Po GNr Nr DTC Rt sLe eC ta 1R 00l KKi 9 26 AFN MVVSN -R 2DDI 45ES 0SKC 3L 2K 0D4TIM OQ0 WI -T00H2 (R) 3 GES Nc Do F Br 378 4 F 0DD 2 4SS SL 1 Rev Bto Lr GD NP DC PP DD 11 12 V i Ng SS DDDDDDDDI 11111111D 765432101 PY DLRU 10 7 1 5wd 16 111111121234567890 34567890 BLGNDC PP DD 11 34 W Vp o4t V SS SSOY P D 1 6 401 5 PP DD 11 56 2Y .1 2D uF CB VLL S S CB P D 1 5 Ucc 1 PRRd DS 102468 7d 4.1 7uF/50V 444 234 2 DocID027604 P D 1 4 S. Poo Sm 1h 0lb Ml R PP 43 EE2 __N 1 P D 1 3 KDRDDn L4. 17sT AT P D 1 2 A P D 1 1 B L V D Z 1em Der ue Hr ( 1D A4 )30 V CC CT P D 1 0 4 1 VDEDHV V C C DDDDDDDDDD 9876543210 P D 9 4 0 222222222338 PPPPP DDDDD P D 8 PP DD 9e RRW EDO P D 7 333 234 #S Et SNN EkCC T 1 0 K P D 6 SC P D 5 S IOYY 13 21 LDL C_ Do bn otr aB rl dL coION nD nector to4 M3 o. t2V hL eDDLLL rC___ bDC oo an rDD dotr P D 4 11 P ih nBeP 3 1 -- 41in .6 P D 3 S M 6 9 4 w it hc T onn ute ht s e n s i na so a d d ef dhr o no P D 2 RW SDoSS i a l &1 b i t i e r f a c et ib ea i to RV P D 1 33 56 R 3L p o n r b th / P D Ra R P 2 S X L 1 0 K X _DN c no nl ec C S XM R X YXX URL0 YY DU Y D 314 4 45 YYXX UD 1 0 3 3 E N A B LC E 3 2 3 9 b ll e R S IO D C / 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing table 11
Text before table: PD3 VDD 0 PD5 BLGND 100K 10 STLD40DPMR PD7 BL_Control R6 R7 R5 Ra P 5nterface Po GNr Nr DTC Rt sLe eC ta 1R 00l KKi 9 26 AFN MVVSN -R 2DDI 45ES 0SKC 3L 2K 0D4TIM OQ0 WI -T00H2 (R) 3 GES Nc Do F Br 378 4 F 0DD 2 4SS SL 1 Rev Bto Lr GD NP DC PP DD 11 12 V i Ng SS DDDDDDDDI 11111111D 765432101 PY DLRU 10 7 1 5wd 16 111111121234567890 34567890 BLGNDC PP DD 11 34 W Vp o4t V SS SSOY P D 1 6 401 5 PP DD 11 56 2Y .1 2D uF CB VLL S S CB P D 1 5 Ucc 1 PRRd DS 102468 7d 4.1 7uF/50V 444 234 2 DocID027604 P D 1 4 S. Poo Sm 1h 0lb Ml R PP 43 EE2 __N 1 P D 1 3 KDRDDn L4. 17sT AT P D 1 2 A P D 1 1 B L V D Z 1em Der ue Hr ( 1D A4 )30 V CC CT P D 1 0 4 1 VDEDHV V C C DDDDDDDDDD 9876543210 P D 9 4 0 222222222338 PPPPP DDDDD P D 8 PP DD 9e RRW EDO P D 7 333 234 #S Et SNN EkCC T 1 0 K P D 6 SC P D 5 S IOYY 13 21 LDL C_ Do bn otr aB rl dL coION nD nector to4 M3 o. t2V hL eDDLLL rC___ bDC oo an rDD dotr P D 4 11 P ih nBeP 3 1 -- 41in .6 P D 3 S M 6 9 4 w it hc T onn ute ht s e n s i na so a d d ef dhr o no P D 2 RW SDoSS i a l &1 b i t i e r f a c et ib ea i to RV P D 1 33 56 R 3L p o n r b th / P D Ra R P 2 S X L 1 0 K X _DN c no nl ec C S XM R X YXX URL0 YY DU Y D 314 4 45 YYXX UD 1 0 3 3 E N A B LC E 3 2 3 9 b ll e R S IO D C / 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing table 12
Text before table: 10K DVn oSa tY Cb le kC 1u3 F/50V Nl C 10K E do not fit HSYNC BLGND BLVDD R8 PD1 RP6 PD3 VDD 0 PD5 BLGND 100K 10 STLD40DPMR PD7 BL_Control R6 R7 R5 Ra P 5nterface Po GNr Nr DTC Rt sLe eC ta 1R 00l KKi 9 26 AFN MVVSN -R 2DDI 45ES 0SKC 3L 2K 0D4TIM OQ0 WI -T00H2 (R) 3 GES Nc Do F Br 378 4 F 0DD 2 4SS SL 1 Rev Bto Lr GD NP DC PP DD 11 12 V i Ng SS DDDDDDDDI 11111111D 765432101 PY DLRU 10 7 1 5wd 16 111111121234567890 34567890 BLGNDC PP DD 11 34 W Vp o4t V SS SSOY P D 1 6 401 5 PP DD 11 56 2Y .1 2D uF CB VLL S S CB P D 1 5 Ucc 1 PRRd DS 102468 7d 4.1 7uF/50V 444 234 2 DocID027604 P D 1 4 S. Poo Sm 1h 0lb Ml R PP 43 EE2 __N 1 P D 1 3 KDRDDn L4. 17sT AT P D 1 2 A P D 1 1 B L V D Z 1em Der ue Hr ( 1D A4 )30 V CC CT P D 1 0 4 1 VDEDHV V C C DDDDDDDDDD 9876543210 P D 9 4 0 222222222338 PPPPP DDDDD P D 8 PP DD 9e RRW EDO P D 7 333 234 #S Et SNN EkCC T 1 0 K P D 6 SC P D 5 S IOYY 13 21 LDL C_ Do bn otr aB rl dL coION nD nector to4 M3 o. t2V hL eDDLLL rC___ bDC oo an rDD dotr P D 4 11 P ih nBeP 3 1 -- 41in .6 P D 3 S M 6 9 4 w it hc T onn ute ht s e n s i na so a d d ef dhr o no P D 2 RW SDoSS i a l &1 b i t i e r f a c et ib ea i to RV P D 1 33 56 R 3L p o n r b th / P D Ra R P 2 S X L 1 0 K X _DN c no nl ec C S XM R X YXX URL0 YY DU Y D 314 4 45 YYXX UD 1 0 3 3 E N A B LC E 3 2 3 9 b ll e R S IO D C / 3 0 31 3 8 7 S DDG C S H S Y N C I M 3 2 9 3 7 9 S R P 1 BLVB DDC BBB VG PD D 1 7 P D 1 7 222 832 2 1 G N D P D 1 6 P D 1 6 C 2 7 2 0 G N D P D 1 5 P D 1 5 2 6 1 9 0 Rr 4eri V CD ID P D 1 4 P D 1 4 2 5 1 8 V D P D 1 3 P D 1 3 2 1 7 Sol fo S only P D 1 2 P D 1 2 1 6 o P D 1 1 P D 1 1 1 5 schematics 44te KK0m 77 SSS Do IOdered RR0 32-sys PD D1 8 PD D1 8 Dl 10 3 P D 7 P D 7 1 2 P D 6 P D 6 1 1 RS EDR S/ ESC TL P D 5 V-b Dit D #RS ESET P D 5 5 1 1 K R 1 R P D 4 R DR P D 4 4 9 W P D 3 W P D 3 3 8 for i8 16 interface R S P D 2 A A R S P D 2 2 7 C P C P 1 6 CN1 Electrical 58/64 1 2 3 4 Figure 31. 3.2”LCD module with both SPI and 16-bit interface
Found connector CN1 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, 'STMicroelectronics', None, None, None]
Header row 2: [None, None, 'Title: 3.2" LCD module with both SPI & 16bit interface', None, None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, 'STMicroelectronics', 'STMicroelectronics', 'STMicroelectronics', 'STMicroelectronics']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, 'scinortceleorciMTS', 'scinortceleorciMTS', 'scinortceleorciMTS', 'scinortceleorciMTS']
Reversed Header row 2: [None, None, 'ecafretni tib61 & IPS htob htiw eludom DCL "2.3 :eltiT', None, None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, 'scinortceleorciMTS', 'scinortceleorciMTS', 'scinortceleorciMTS', 'scinortceleorciMTS']
Connector mapping: {}
Processing row: [None, None, 'Number:MB785', 'Rev:A.1(PCB.SCH)', 'Date:3/27/2009', 'Sheet 1 of 1']
Processing row: ['2', '3', 'Number:MB785', 'Rev:A.1(PCB.SCH)', 'Date:3/27/2009', 'Sheet 1 of 1']
Processing page 59
Processing table 1
Text before table: Figure 32. Camera module
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 2
Text before table: 1 2 3 4 Figure 32. Camera module
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['C5 +1V8 C6\nCN2\n100nF 100nF\n+2V8 1 3 2 4\n5 6\n7 8\nR9 9 10\n22K SCL 1 11 3 1 12 4 SDA\n+2VP [A N2R /A_ ]D[0 [. N. 37 /] C SPPP DTAAAa am ARRRe N___ P P P P Pr rHVP Da aA A A A AC_ _SS BR R R R RC RL YY Y_ _ _ _ _L SK NN D D D D TK CC _0 1 2 3 222 221 12 111 112 023 452 19 357 891 CN SRV PH DM DDP D DD DD SDD DWC1 E7654 83 9210S SC LL AY Y DL K EN NK NTC CDOA D VV V SDD D HDD D U F AD(( ( LT22 1 GGAT.. . 88 8 NNNE SVV V DDHR CCC)) ) 8 14 6 3222 124 086 7S FLH AU ST HTER C 1+ 022 0V nF8 C 1+ 011 0V nF8 +2V8 C 103 0nF +2V R [8 N1 /0 A+ ]2V R [8 N1 /1 A] R [N8S /AT ]ANDBY R 05 R 012 +C 2a Vm P P 8A Ae 1r R Ra 08__ _ 0SP P P PR H P nHA A A A C FS S UR R R RT LY_ _ _ _ TKND D D D TC0 2 4 6 ER m-1 1 1 2 2 2 2 2 3 3 3 3 3 15 7 9 1 3 5 7 9 1 3 5 7 9 r1 1 2 2 2 2 2 3 3 3 3 3 4 a6 8 0 2 4 6 8 0 2 4 6 8 0 nFPP P P PE eLAA A A AX cA 1R R R R RT 0SC _ _ _ _ _ t0CHD D D D V oL F1 3 5 7 SK r+Y 2N VC 8\nP A R _ D 4 79 C CFTM aH 2 e0-0 3 -L - CDV o-E nS n7\nP A R _ D 5\n8 P A R _ D D 6 7 5 3 NNNN CC 11 60\nC S m A e S5K S PAR_D[0..7]\nR R A] S C L C\nAXE530124 +2V8\nCamera Module :U866_3M_FF\nSENSOR: S5K5CAGA\nD1 EXTCLK R7 Camera_CLK\nBAT60JFILM [N/A]\nU1\n+2V8 cw b h0oh aKae nrn d ( enm M ddo B RCu 1n 190t e 44 d w75 0o 0 itnn ) h, b p 0,i l rg e a hm ms me oa n vsot ea l dd e Rr 1ed aR n6 14 EV NCC GO NU DT 23 R 04\n1 ga 3 F oe 4 d R1 10K\nSM7745HEW-24.0M default system clock using\nR6 C4 clock from mother board.\n10K[N/A] 100nF supply voltage: 2.5V+/-10%\nCamera_RST R13 Camera_RST_S5K BAT60 VF: 0.28@10mA\n2K 0.35@100mA\nR14 C9\n10K 470nF[N/A]\nSTMicroelectronics\nTitle:MB1183 Camera Module\nNumber:MB1183 Rev:C.1 Date:1/27/2015 Sheet 1 of 1', None, None, None, None]
Processing table 3
Text before table: +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 A A UM1871 1 2 3 4 Figure 32. Camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: [None, '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: [None, '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: ['', '']
Processing table 4
Text before table: +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 A A UM1871 1 2 3 4 Figure 32. Camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', None]
Header row 2: ['', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Reversed Header row 2: ['', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '']
Connector mapping: {}
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', None]
Processing row: ['', 'PAR_D3']
Processing row: ['', 'PAR_D5']
Processing row: ['', 'PAR_D7']
Processing row: ['', 'PAR_D7']
Processing row: ['', 'PAR_D7']
Processing row: ['', '']
Processing table 5
Text before table: R9 9 10 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 A A UM1871 1 2 3 4 Figure 32. Camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['B']
Connector mapping: {}
Processing row: ['C']
Processing table 6
Text before table: R9 9 10 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 A A UM1871 1 2 3 4 Figure 32. Camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['B']
Connector mapping: {}
Processing row: ['C']
Processing table 7
Text before table: C R _ 2 1 2 2 012 +2V8 +2V CN 1 9 2 0 R 1 7 1 8 11 3 12 4 SDA SCL 22K 1 1 R9 9 10 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 A A UM1871 1 2 3 4 Figure 32. Camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['8']
Processing row: ['']
Processing table 8
Text before table: Date:1/27/2015 Number:MB1183 Rev:C.1 Sheet of 1 1 Title:MB1183 Camera Module STMicroelectronics D D 470nF[N/A] 10K C9 R14 2K 0.35@100mA BAT60 VF: 0.28@10mA Camera_RST Camera_RST_S5K R13 supply voltage: 2.5V+/-10% 10K[N/A] 100nF clock from mother board. R6 C4 default system clock using SM7745HEW-24.0M cw h0oh aKae nrn ga enm ddo RCu 190t 3 w75 itnn h, 0,i oe hm me R1 10K EV NCC GO NU DT 1 44 0o F rg ms oa vsot ea dd Rr 1ed 4 aR n6 d 04 14 23 b d ( M B 1n 0 ) p l e a l e +2V8 e d b n R U1 3 [N/A] BAT60JFILM EXTCLK Camera_CLK D1 Rev R7 SEam Ne Sr Oa RM : Sd 5u Kle 5 C:U A8 G66 A_3M_FF C C C o DocID027604 +2V8 AXE530124 SRV DWC1 AY AD(( GGAT.. NNNN DDHR SPPP DTAAAa ARRRe 222 023 124 [A N2R /A_ ]D[0 [. N. /] A] SDD C LL 112 891 S C L R R 37 CFTM aH m-1 e0-0 r1 a6 CDV o-E nS nFPP eLAA cA t0CHD oL r+Y 7S PH DL NTC S A N___ Da BR Y_ 221 452 PAR_D[0..7] E7654 S EN NNNE CCC)) 3222 086 C am m e rHVP aA _SS RL SK TK _0 S5K DD 9210S CC Pr AC_ RC _L D 7 3 11 60 DD 83 P A R _ D 6 +2VP 8 5 DM P A R _ D 5 1r 08__ 0SP nHA FS 1R 0SC n7 F1 79 DDP P A R _ D 4 15 2 3 -L - C P A R _ D 3 12 19 D F LT22 SVV +C 2a Vm 8A 3 9 4 0 2N VC 8 FLH AU ST HTER P A R _ D 2 111 357 14 SDD HDD U 3 7 3 8 P A R _ D 1 3 5 3 6 UR TKND TC0 ER P D 3 3 3 4 1+ 022 0V nF8 1+ 011 0V nF8 103 0nF P Ae Ra _ P C LY_ B 3 1 3 2 B C C C P R H S RT _ V SK [8 N1 /0 A+ ]2V [8 N1 /1 A] SC Y NK CDOA 2 9 3 0 YY NN CC PR A RT _ D 6 PE AX R _ D 7 05 R R VV 88 2 7 2 8 P A R _ D 4 P A R _ D 5 8 R K D V D D ( 1 . 8 V ) 2 5 2 6 [N8S /AT ]ANDBY P A R _ D 2 P A R _ D 3 6 2 3 2 4 C R _ 2 1 2 2 012 +2V8 +2V CN 1 9 2 0 R 1 7 1 8 11 3 12 4 SDA SCL 22K 1 1 R9 9 10 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 A A UM1871 1 2 3 4 Figure 32. Camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2', '3']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['2', '3']
Connector mapping: {}
Processing page 60
Processing table 1
Text before table: Figure 33. Mechanical dimensions Appendix C Mechanical dimensions Mechanical dimensions UM1871
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 61
Processing table 1
Text before table: Table 24. Mechanical dimensions UM1871 Mechanical dimensions
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['X', '124.33', 'A', '55.88', 'E', '11.88']
Processing row: ['Y', '172.59', 'B', '5.08', 'F', '35.56']
Processing row: ['Lx', '3.97', 'C', '30.54', 'G', '32.64']
Processing row: ['Ly', '4.16', 'D', '3.5', 'H', '17']
Processing row: ['-', '-', 'I', '772.33', 'h', '10']
Processing page 62
Processing page 63
Processing table 1
Text before table: Table 25. Document Revision History 4 Revision History UM1871 Revision History
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Date', 'Version', 'Revision Details']
Processing page 64
Connector pin mappings before ensuring all pins: {'JP21': {}, '(CN10': {}, '(CN9)': {}, '(CN8)': {}, '(CN20)': {}, 'CN13': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PC13', 4: 'PA2', 5: 'PC14', 6: 'PA3', 7: 'PC15', 8: 'PA4', 9: 'PH0', 10: 'PA6', 11: 'PH1', 12: 'PA5', 13: '// Pin not routed', 14: '// Pin not routed', 15: 'PC0', 16: 'PB0', 17: 'PC2', 18: 'PB1', 19: '// Pin not routed', 20: 'PB10', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: 'PB11', 25: 'PC3', 26: 'PB12', 27: '// Pin not routed', 28: 'PB13', 29: 'PA1', 30: 'PD11', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'JP13': {}, 'CN12': {1: '// Pin not routed', 18: '// Pin not routed', 2: '// Pin not routed', 19: 'PE1', 3: '// Pin not routed', 20: 'PD7', 4: 'PD5', 21: 'PC5', 5: '// Pin not routed', 22: 'PG8', 6: 'PD4', 23: 'PG1', 7: '// Pin not routed', 24: 'PG2', 8: '// Pin not routed', 25: '// Pin not routed', 9: 'PD9', 26: 'PF14', 10: 'PD10', 27: '// Pin not routed', 11: 'PE15', 28: 'PF12', 12: 'PD8', 29: '// Pin not routed', 13: 'PE13', 30: 'PF4', 14: 'PE14', 31: '// Pin not routed', 15: 'PE11', 16: 'PE12', 17: '// Pin not routed', 32: '// Pin not routed'}, 'CN17': {}, 'Pin': {}, 'CN6': {1: '// Pin not routed', 11: '// Pin not routed', 2: '// Pin not routed', 12: '// Pin not routed', 3: '// Pin not routed', 13: '// Pin not routed', 4: '// Pin not routed', 14: '// Pin not routed', 5: '// Pin not routed', 15: '// Pin not routed', 6: '// Pin not routed', 16: '// Pin not routed', 7: '// Pin not routed', 17: '// Pin not routed', 8: '// Pin not routed', 18: '// Pin not routed', 9: '// Pin not routed', 19: '// Pin not routed', 10: '// Pin not routed', 20: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 10: '// Pin not routed', 2: '// Pin not routed', 11: '// Pin not routed', 3: '// Pin not routed', 12: '// Pin not routed', 4: '// Pin not routed', 13: '// Pin not routed', 5: '// Pin not routed', 14: '// Pin not routed', 6: '// Pin not routed', 15: '// Pin not routed', 7: '// Pin not routed', 16: '// Pin not routed', 8: '// Pin not routed', 17: '// Pin not routed', 9: '// Pin not routed', 18: '// Pin not routed'}, 'CN11': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PD14', 4: 'PD15', 5: '// Pin not routed', 6: 'PD1', 7: '// Pin not routed', 8: '// Pin not routed', 9: 'PE7', 10: 'PE8', 11: 'PE9', 12: 'PE10', 13: 'PG6', 14: 'PF6', 15: 'PF9', 16: 'PD3', 17: 'PF7', 18: 'PF8', 19: 'PA7', 20: 'PE0', 21: 'PF11', 22: 'PG15', 23: 'PG4', 24: 'PC4', 25: '// Pin not routed', 26: 'PG5', 27: '// Pin not routed', 28: 'PF0', 29: '// Pin not routed', 30: 'PF2', 31: '// Pin not routed', 32: '// Pin not routed'}, 'CN10': {1: '// Pin not routed', 17: 'PA11', 2: '// Pin not routed', 18: 'PB9', 3: 'PD12', 19: 'PA12', 4: '// Pin not routed', 20: '// Pin not routed', 5: 'PD13', 21: 'PA13', 6: 'PB4', 22: 'PC1', 7: 'PG3', 23: 'PA14', 8: 'PB5', 24: '// Pin not routed', 9: 'PC6', 25: 'PA15', 10: 'PB7', 26: 'PG11', 11: '// Pin not routed', 27: 'PG9', 12: '// Pin not routed', 28: 'PB3', 13: 'PA10', 29: 'PG10', 14: '// Pin not routed', 30: '// Pin not routed', 15: '// Pin not routed', 31: '// Pin not routed', 16: 'PB8', 32: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 5: 'PC12', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PD2', 7: 'PC8', 4: '// Pin not routed', 8: 'PC9', 10: '// Pin not routed'}, 'CN25': {1: '// Pin not routed', 6: '// Pin not routed', 2: '// Pin not routed', 7: '// Pin not routed', 3: '// Pin not routed', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed'}}
Added missing pin 9 to connector CN4 with '// Pin not routed'.
Connector pin mappings after ensuring all pins: {'JP21': {}, '(CN10': {}, '(CN9)': {}, '(CN8)': {}, '(CN20)': {}, 'CN13': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PC13', 4: 'PA2', 5: 'PC14', 6: 'PA3', 7: 'PC15', 8: 'PA4', 9: 'PH0', 10: 'PA6', 11: 'PH1', 12: 'PA5', 13: '// Pin not routed', 14: '// Pin not routed', 15: 'PC0', 16: 'PB0', 17: 'PC2', 18: 'PB1', 19: '// Pin not routed', 20: 'PB10', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: 'PB11', 25: 'PC3', 26: 'PB12', 27: '// Pin not routed', 28: 'PB13', 29: 'PA1', 30: 'PD11', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'JP13': {}, 'CN12': {1: '// Pin not routed', 18: '// Pin not routed', 2: '// Pin not routed', 19: 'PE1', 3: '// Pin not routed', 20: 'PD7', 4: 'PD5', 21: 'PC5', 5: '// Pin not routed', 22: 'PG8', 6: 'PD4', 23: 'PG1', 7: '// Pin not routed', 24: 'PG2', 8: '// Pin not routed', 25: '// Pin not routed', 9: 'PD9', 26: 'PF14', 10: 'PD10', 27: '// Pin not routed', 11: 'PE15', 28: 'PF12', 12: 'PD8', 29: '// Pin not routed', 13: 'PE13', 30: 'PF4', 14: 'PE14', 31: '// Pin not routed', 15: 'PE11', 16: 'PE12', 17: '// Pin not routed', 32: '// Pin not routed'}, 'CN17': {}, 'Pin': {}, 'CN6': {1: '// Pin not routed', 11: '// Pin not routed', 2: '// Pin not routed', 12: '// Pin not routed', 3: '// Pin not routed', 13: '// Pin not routed', 4: '// Pin not routed', 14: '// Pin not routed', 5: '// Pin not routed', 15: '// Pin not routed', 6: '// Pin not routed', 16: '// Pin not routed', 7: '// Pin not routed', 17: '// Pin not routed', 8: '// Pin not routed', 18: '// Pin not routed', 9: '// Pin not routed', 19: '// Pin not routed', 10: '// Pin not routed', 20: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 10: '// Pin not routed', 2: '// Pin not routed', 11: '// Pin not routed', 3: '// Pin not routed', 12: '// Pin not routed', 4: '// Pin not routed', 13: '// Pin not routed', 5: '// Pin not routed', 14: '// Pin not routed', 6: '// Pin not routed', 15: '// Pin not routed', 7: '// Pin not routed', 16: '// Pin not routed', 8: '// Pin not routed', 17: '// Pin not routed', 9: '// Pin not routed', 18: '// Pin not routed'}, 'CN11': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PD14', 4: 'PD15', 5: '// Pin not routed', 6: 'PD1', 7: '// Pin not routed', 8: '// Pin not routed', 9: 'PE7', 10: 'PE8', 11: 'PE9', 12: 'PE10', 13: 'PG6', 14: 'PF6', 15: 'PF9', 16: 'PD3', 17: 'PF7', 18: 'PF8', 19: 'PA7', 20: 'PE0', 21: 'PF11', 22: 'PG15', 23: 'PG4', 24: 'PC4', 25: '// Pin not routed', 26: 'PG5', 27: '// Pin not routed', 28: 'PF0', 29: '// Pin not routed', 30: 'PF2', 31: '// Pin not routed', 32: '// Pin not routed'}, 'CN10': {1: '// Pin not routed', 17: 'PA11', 2: '// Pin not routed', 18: 'PB9', 3: 'PD12', 19: 'PA12', 4: '// Pin not routed', 20: '// Pin not routed', 5: 'PD13', 21: 'PA13', 6: 'PB4', 22: 'PC1', 7: 'PG3', 23: 'PA14', 8: 'PB5', 24: '// Pin not routed', 9: 'PC6', 25: 'PA15', 10: 'PB7', 26: 'PG11', 11: '// Pin not routed', 27: 'PG9', 12: '// Pin not routed', 28: 'PB3', 13: 'PA10', 29: 'PG10', 14: '// Pin not routed', 30: '// Pin not routed', 15: '// Pin not routed', 31: '// Pin not routed', 16: 'PB8', 32: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 5: 'PC12', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PD2', 7: 'PC8', 4: '// Pin not routed', 8: 'PC9', 10: '// Pin not routed', 9: '// Pin not routed'}, 'CN25': {1: '// Pin not routed', 6: '// Pin not routed', 2: '// Pin not routed', 7: '// Pin not routed', 3: '// Pin not routed', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed'}}
Excluding connector JP21 as all pins are '// Pin not routed'
Excluding connector (CN10 as all pins are '// Pin not routed'
Excluding connector (CN9) as all pins are '// Pin not routed'
Excluding connector (CN8) as all pins are '// Pin not routed'
Excluding connector (CN20) as all pins are '// Pin not routed'
Excluding connector JP13 as all pins are '// Pin not routed'
Excluding connector CN17 as all pins are '// Pin not routed'
Excluding connector Pin as all pins are '// Pin not routed'
Excluding connector CN6 as all pins are '// Pin not routed'
Excluding connector CN7 as all pins are '// Pin not routed'
Excluding connector CN25 as all pins are '// Pin not routed'
Excluding connector GENERAL1 as all pins are '// Pin not routed'
Connector pin mappings after filtering: {'CN13': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PC13', 4: 'PA2', 5: 'PC14', 6: 'PA3', 7: 'PC15', 8: 'PA4', 9: 'PH0', 10: 'PA6', 11: 'PH1', 12: 'PA5', 13: '// Pin not routed', 14: '// Pin not routed', 15: 'PC0', 16: 'PB0', 17: 'PC2', 18: 'PB1', 19: '// Pin not routed', 20: 'PB10', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: 'PB11', 25: 'PC3', 26: 'PB12', 27: '// Pin not routed', 28: 'PB13', 29: 'PA1', 30: 'PD11', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 18: '// Pin not routed', 2: '// Pin not routed', 19: 'PE1', 3: '// Pin not routed', 20: 'PD7', 4: 'PD5', 21: 'PC5', 5: '// Pin not routed', 22: 'PG8', 6: 'PD4', 23: 'PG1', 7: '// Pin not routed', 24: 'PG2', 8: '// Pin not routed', 25: '// Pin not routed', 9: 'PD9', 26: 'PF14', 10: 'PD10', 27: '// Pin not routed', 11: 'PE15', 28: 'PF12', 12: 'PD8', 29: '// Pin not routed', 13: 'PE13', 30: 'PF4', 14: 'PE14', 31: '// Pin not routed', 15: 'PE11', 16: 'PE12', 17: '// Pin not routed', 32: '// Pin not routed'}, 'CN11': {1: '// Pin not routed', 2: '// Pin not routed', 3: 'PD14', 4: 'PD15', 5: '// Pin not routed', 6: 'PD1', 7: '// Pin not routed', 8: '// Pin not routed', 9: 'PE7', 10: 'PE8', 11: 'PE9', 12: 'PE10', 13: 'PG6', 14: 'PF6', 15: 'PF9', 16: 'PD3', 17: 'PF7', 18: 'PF8', 19: 'PA7', 20: 'PE0', 21: 'PF11', 22: 'PG15', 23: 'PG4', 24: 'PC4', 25: '// Pin not routed', 26: 'PG5', 27: '// Pin not routed', 28: 'PF0', 29: '// Pin not routed', 30: 'PF2', 31: '// Pin not routed', 32: '// Pin not routed'}, 'CN10': {1: '// Pin not routed', 17: 'PA11', 2: '// Pin not routed', 18: 'PB9', 3: 'PD12', 19: 'PA12', 4: '// Pin not routed', 20: '// Pin not routed', 5: 'PD13', 21: 'PA13', 6: 'PB4', 22: 'PC1', 7: 'PG3', 23: 'PA14', 8: 'PB5', 24: '// Pin not routed', 9: 'PC6', 25: 'PA15', 10: 'PB7', 26: 'PG11', 11: '// Pin not routed', 27: 'PG9', 12: '// Pin not routed', 28: 'PB3', 13: 'PA10', 29: 'PG10', 14: '// Pin not routed', 30: '// Pin not routed', 15: '// Pin not routed', 31: '// Pin not routed', 16: 'PB8', 32: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 5: 'PC12', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PD2', 7: 'PC8', 4: '// Pin not routed', 8: 'PC9', 10: '// Pin not routed', 9: '// Pin not routed'}}
