\hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions}{}\doxysection{N\+V\+IC Functions}
\label{group___c_m_s_i_s___core___n_v_i_c_functions}\index{NVIC Functions@{NVIC Functions}}


Functions that manage interrupts and exceptions via the N\+V\+IC.  


Collaboration diagram for N\+V\+IC Functions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_s_i_s___core___n_v_i_c_functions}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___core___fpu_functions}{F\+P\+U Functions}}
\begin{DoxyCompactList}\small\item\em Function that provides F\+PU type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Enable\+I\+RQ}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Enable Interrupt. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Enable\+I\+RQ}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Enable status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Disable\+I\+RQ}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Disable Interrupt. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Get Pending Interrupt. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Set Pending Interrupt. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Clear Pending Interrupt. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Priority}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn, uint32\+\_\+t priority)
\begin{DoxyCompactList}\small\item\em Set Interrupt Priority. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Priority}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Priority. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Vector}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn, uint32\+\_\+t vector)
\begin{DoxyCompactList}\small\item\em Set Interrupt Vector. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Vector}} (\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Vector. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+System\+Reset}} (void)
\begin{DoxyCompactList}\small\item\em System Reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{N\+V\+I\+C\+\_\+\+Enable\+I\+RQ}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Enable\+I\+RQ}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}{N\+V\+I\+C\+\_\+\+Get\+Enable\+I\+RQ}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Enable\+I\+RQ}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{N\+V\+I\+C\+\_\+\+Disable\+I\+RQ}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Disable\+I\+RQ}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{N\+V\+I\+C\+\_\+\+Set\+Priority}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Priority}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{N\+V\+I\+C\+\_\+\+Get\+Priority}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Priority}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}{N\+V\+I\+C\+\_\+\+System\+Reset}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+System\+Reset}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}{N\+V\+I\+C\+\_\+\+Set\+Vector}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Vector}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}{N\+V\+I\+C\+\_\+\+Get\+Vector}}~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Vector}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{N\+V\+I\+C\+\_\+\+U\+S\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+O\+F\+F\+S\+ET}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\+\_\+\+B\+I\+T\+\_\+\+S\+H\+I\+FT}}(I\+R\+Qn)~(  ((((uint32\+\_\+t)(int32\+\_\+t)(I\+R\+Qn))         )      \&  0x03\+UL) $\ast$ 8UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\+\_\+\+S\+H\+P\+\_\+\+I\+DX}}(I\+R\+Qn)~( (((((uint32\+\_\+t)(int32\+\_\+t)(I\+R\+Qn)) \& 0x0\+F\+UL)-\/8UL) $>$$>$    2UL)      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\+\_\+\+I\+P\+\_\+\+I\+DX}}(I\+R\+Qn)~(   (((uint32\+\_\+t)(int32\+\_\+t)(I\+R\+Qn))                $>$$>$    2UL)      )
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Functions that manage interrupts and exceptions via the N\+V\+IC. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}} 
\index{NVIC Functions@{NVIC Functions}!\_BIT\_SHIFT@{\_BIT\_SHIFT}}
\index{\_BIT\_SHIFT@{\_BIT\_SHIFT}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_BIT\_SHIFT}{\_BIT\_SHIFT}}
{\footnotesize\ttfamily \#define \+\_\+\+B\+I\+T\+\_\+\+S\+H\+I\+FT(\begin{DoxyParamCaption}\item[{}]{I\+R\+Qn }\end{DoxyParamCaption})~(  ((((uint32\+\_\+t)(int32\+\_\+t)(I\+R\+Qn))         )      \&  0x03\+UL) $\ast$ 8UL)}



Definition at line 605 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}} 
\index{NVIC Functions@{NVIC Functions}!\_IP\_IDX@{\_IP\_IDX}}
\index{\_IP\_IDX@{\_IP\_IDX}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_IP\_IDX}{\_IP\_IDX}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+P\+\_\+\+I\+DX(\begin{DoxyParamCaption}\item[{}]{I\+R\+Qn }\end{DoxyParamCaption})~(   (((uint32\+\_\+t)(int32\+\_\+t)(I\+R\+Qn))                $>$$>$    2UL)      )}



Definition at line 607 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}} 
\index{NVIC Functions@{NVIC Functions}!\_SHP\_IDX@{\_SHP\_IDX}}
\index{\_SHP\_IDX@{\_SHP\_IDX}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_SHP\_IDX}{\_SHP\_IDX}}
{\footnotesize\ttfamily \#define \+\_\+\+S\+H\+P\+\_\+\+I\+DX(\begin{DoxyParamCaption}\item[{}]{I\+R\+Qn }\end{DoxyParamCaption})~( (((((uint32\+\_\+t)(int32\+\_\+t)(I\+R\+Qn)) \& 0x0\+F\+UL)-\/8UL) $>$$>$    2UL)      )}



Definition at line 606 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_ClearPendingIRQ@{NVIC\_ClearPendingIRQ}}
\index{NVIC\_ClearPendingIRQ@{NVIC\_ClearPendingIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_ClearPendingIRQ}{NVIC\_ClearPendingIRQ}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ}}}



Definition at line 583 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_DisableIRQ@{NVIC\_DisableIRQ}}
\index{NVIC\_DisableIRQ@{NVIC\_DisableIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_DisableIRQ}{NVIC\_DisableIRQ}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Disable\+I\+RQ~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Disable\+I\+RQ}}}



Definition at line 580 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_EnableIRQ@{NVIC\_EnableIRQ}}
\index{NVIC\_EnableIRQ@{NVIC\_EnableIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_EnableIRQ}{NVIC\_EnableIRQ}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Enable\+I\+RQ~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Enable\+I\+RQ}}}



Definition at line 578 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_GetEnableIRQ@{NVIC\_GetEnableIRQ}}
\index{NVIC\_GetEnableIRQ@{NVIC\_GetEnableIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_GetEnableIRQ}{NVIC\_GetEnableIRQ}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Get\+Enable\+I\+RQ~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Enable\+I\+RQ}}}



Definition at line 579 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_GetPendingIRQ@{NVIC\_GetPendingIRQ}}
\index{NVIC\_GetPendingIRQ@{NVIC\_GetPendingIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_GetPendingIRQ}{NVIC\_GetPendingIRQ}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ}}}



Definition at line 581 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_GetPriority@{NVIC\_GetPriority}}
\index{NVIC\_GetPriority@{NVIC\_GetPriority}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_GetPriority}{NVIC\_GetPriority}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Get\+Priority~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Priority}}}



Definition at line 586 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_GetVector@{NVIC\_GetVector}}
\index{NVIC\_GetVector@{NVIC\_GetVector}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_GetVector}{NVIC\_GetVector}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Get\+Vector~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Vector}}}



Definition at line 597 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_SetPendingIRQ@{NVIC\_SetPendingIRQ}}
\index{NVIC\_SetPendingIRQ@{NVIC\_SetPendingIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_SetPendingIRQ}{NVIC\_SetPendingIRQ}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ}}}



Definition at line 582 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_SetPriority@{NVIC\_SetPriority}}
\index{NVIC\_SetPriority@{NVIC\_SetPriority}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_SetPriority}{NVIC\_SetPriority}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Set\+Priority~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Priority}}}



Definition at line 585 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_SetVector@{NVIC\_SetVector}}
\index{NVIC\_SetVector@{NVIC\_SetVector}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_SetVector}{NVIC\_SetVector}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+Set\+Vector~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Vector}}}



Definition at line 596 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_SystemReset@{NVIC\_SystemReset}}
\index{NVIC\_SystemReset@{NVIC\_SystemReset}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_SystemReset}{NVIC\_SystemReset}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+System\+Reset~\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+System\+Reset}}}



Definition at line 587 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}} 
\index{NVIC Functions@{NVIC Functions}!NVIC\_USER\_IRQ\_OFFSET@{NVIC\_USER\_IRQ\_OFFSET}}
\index{NVIC\_USER\_IRQ\_OFFSET@{NVIC\_USER\_IRQ\_OFFSET}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{NVIC\_USER\_IRQ\_OFFSET}{NVIC\_USER\_IRQ\_OFFSET}}
{\footnotesize\ttfamily \#define N\+V\+I\+C\+\_\+\+U\+S\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+O\+F\+F\+S\+ET~16}



Definition at line 600 of file core\+\_\+cm0.\+h.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_ClearPendingIRQ@{\_\_NVIC\_ClearPendingIRQ}}
\index{\_\_NVIC\_ClearPendingIRQ@{\_\_NVIC\_ClearPendingIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_ClearPendingIRQ()}{\_\_NVIC\_ClearPendingIRQ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Clear Pending Interrupt. 

Clears the pending bit of a device specific interrupt in the N\+V\+IC pending register. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Device specific interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
I\+R\+Qn must not be negative. 
\end{DoxyNote}


Definition at line 704 of file core\+\_\+cm0.\+h.



References N\+V\+IC.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_DisableIRQ@{\_\_NVIC\_DisableIRQ}}
\index{\_\_NVIC\_DisableIRQ@{\_\_NVIC\_DisableIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_DisableIRQ()}{\_\_NVIC\_DisableIRQ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Disable\+I\+RQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Disable Interrupt. 

Disables a device specific interrupt in the N\+V\+IC interrupt controller. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Device specific interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
I\+R\+Qn must not be negative. 
\end{DoxyNote}


Definition at line 651 of file core\+\_\+cm0.\+h.



References \+\_\+\+\_\+\+D\+S\+B(), \+\_\+\+\_\+\+I\+S\+B(), and N\+V\+IC.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=267pt]{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_EnableIRQ@{\_\_NVIC\_EnableIRQ}}
\index{\_\_NVIC\_EnableIRQ@{\_\_NVIC\_EnableIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_EnableIRQ()}{\_\_NVIC\_EnableIRQ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Enable\+I\+RQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Enable Interrupt. 

Enables a device specific interrupt in the N\+V\+IC interrupt controller. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Device specific interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
I\+R\+Qn must not be negative. 
\end{DoxyNote}


Definition at line 615 of file core\+\_\+cm0.\+h.



References N\+V\+IC.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_GetEnableIRQ@{\_\_NVIC\_GetEnableIRQ}}
\index{\_\_NVIC\_GetEnableIRQ@{\_\_NVIC\_GetEnableIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_GetEnableIRQ()}{\_\_NVIC\_GetEnableIRQ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Enable\+I\+RQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Get Interrupt Enable status. 

Returns a device specific interrupt enable status from the N\+V\+IC interrupt controller. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Device specific interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Interrupt is not enabled. 

1 Interrupt is enabled. 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
I\+R\+Qn must not be negative. 
\end{DoxyNote}


Definition at line 632 of file core\+\_\+cm0.\+h.



References N\+V\+IC.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_GetPendingIRQ@{\_\_NVIC\_GetPendingIRQ}}
\index{\_\_NVIC\_GetPendingIRQ@{\_\_NVIC\_GetPendingIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_GetPendingIRQ()}{\_\_NVIC\_GetPendingIRQ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Get Pending Interrupt. 

Reads the N\+V\+IC pending register and returns the pending bit for the specified device specific interrupt. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Device specific interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Interrupt status is not pending. 

1 Interrupt status is pending. 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
I\+R\+Qn must not be negative. 
\end{DoxyNote}


Definition at line 670 of file core\+\_\+cm0.\+h.



References N\+V\+IC.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_GetPriority@{\_\_NVIC\_GetPriority}}
\index{\_\_NVIC\_GetPriority@{\_\_NVIC\_GetPriority}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_GetPriority()}{\_\_NVIC\_GetPriority()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Priority (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Get Interrupt Priority. 

Reads the priority of a device specific interrupt or a processor exception. The interrupt number can be positive to specify a device specific interrupt, or negative to specify a processor exception. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. 
\end{DoxyReturn}


Definition at line 746 of file core\+\_\+cm0.\+h.



References \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS, \+\_\+\+B\+I\+T\+\_\+\+S\+H\+I\+FT, \+\_\+\+I\+P\+\_\+\+I\+DX, \+\_\+\+S\+H\+P\+\_\+\+I\+DX, N\+V\+IC, and S\+CB.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_GetVector@{\_\_NVIC\_GetVector}}
\index{\_\_NVIC\_GetVector@{\_\_NVIC\_GetVector}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_GetVector()}{\_\_NVIC\_GetVector()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Vector (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Get Interrupt Vector. 

Reads an interrupt vector from interrupt vector table. The interrupt number can be positive to specify a device specific interrupt, or negative to specify a processor exception. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Address of interrupt handler function 
\end{DoxyReturn}


Definition at line 784 of file core\+\_\+cm0.\+h.



References N\+V\+I\+C\+\_\+\+U\+S\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+O\+F\+F\+S\+ET.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}\label{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_SetPendingIRQ@{\_\_NVIC\_SetPendingIRQ}}
\index{\_\_NVIC\_SetPendingIRQ@{\_\_NVIC\_SetPendingIRQ}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_SetPendingIRQ()}{\_\_NVIC\_SetPendingIRQ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn }\end{DoxyParamCaption})}



Set Pending Interrupt. 

Sets the pending bit of a device specific interrupt in the N\+V\+IC pending register. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Device specific interrupt number. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
I\+R\+Qn must not be negative. 
\end{DoxyNote}


Definition at line 689 of file core\+\_\+cm0.\+h.



References N\+V\+IC.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_SetPriority@{\_\_NVIC\_SetPriority}}
\index{\_\_NVIC\_SetPriority@{\_\_NVIC\_SetPriority}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_SetPriority()}{\_\_NVIC\_SetPriority()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Priority (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn,  }\item[{uint32\+\_\+t}]{priority }\end{DoxyParamCaption})}



Set Interrupt Priority. 

Sets the priority of a device specific interrupt or a processor exception. The interrupt number can be positive to specify a device specific interrupt, or negative to specify a processor exception. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Interrupt number. \\
\hline
\mbox{\texttt{ in}}  & {\em priority} & Priority to set. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The priority cannot be set for every processor exception. 
\end{DoxyNote}


Definition at line 722 of file core\+\_\+cm0.\+h.



References \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS, \+\_\+\+B\+I\+T\+\_\+\+S\+H\+I\+FT, \+\_\+\+I\+P\+\_\+\+I\+DX, \+\_\+\+S\+H\+P\+\_\+\+I\+DX, N\+V\+IC, and S\+CB.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_SetVector@{\_\_NVIC\_SetVector}}
\index{\_\_NVIC\_SetVector@{\_\_NVIC\_SetVector}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_SetVector()}{\_\_NVIC\_SetVector()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Vector (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___x_m_c1100_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}}}]{I\+R\+Qn,  }\item[{uint32\+\_\+t}]{vector }\end{DoxyParamCaption})}



Set Interrupt Vector. 

Sets an interrupt vector in S\+R\+AM based interrupt vector table. The interrupt number can be positive to specify a device specific interrupt, or negative to specify a processor exception. Address 0 must be mapped to S\+R\+AM. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em I\+R\+Qn} & Interrupt number \\
\hline
\mbox{\texttt{ in}}  & {\em vector} & Address of interrupt handler function \\
\hline
\end{DoxyParams}


Definition at line 769 of file core\+\_\+cm0.\+h.



References N\+V\+I\+C\+\_\+\+U\+S\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+O\+F\+F\+S\+ET.

\mbox{\Hypertarget{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5}\label{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5}} 
\index{NVIC Functions@{NVIC Functions}!\_\_NVIC\_SystemReset@{\_\_NVIC\_SystemReset}}
\index{\_\_NVIC\_SystemReset@{\_\_NVIC\_SystemReset}!NVIC Functions@{NVIC Functions}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_SystemReset()}{\_\_NVIC\_SystemReset()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+System\+Reset (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



System Reset. 

Initiates a system reset request to reset the M\+CU. 

Definition at line 795 of file core\+\_\+cm0.\+h.



References \+\_\+\+\_\+\+D\+S\+B(), \+\_\+\+\_\+\+N\+OP, S\+CB, S\+C\+B\+\_\+\+A\+I\+R\+C\+R\+\_\+\+S\+Y\+S\+R\+E\+S\+E\+T\+R\+E\+Q\+\_\+\+Msk, and S\+C\+B\+\_\+\+A\+I\+R\+C\+R\+\_\+\+V\+E\+C\+T\+K\+E\+Y\+\_\+\+Pos.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=277pt]{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5_cgraph}
\end{center}
\end{figure}
