# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../pipelined_design_16_bit.srcs/sim_1/new/test_pipeline.vhd" \

# Do not sort compile order
nosort
