#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jan 19 13:50:37 2018
# Process ID: 11132
# Current directory: C:/SharedProjects/Sadias_Directory/project_exercise_blaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10492 C:\SharedProjects\Sadias_Directory\project_exercise_blaze\project_exercise_blaze.xpr
# Log file: C:/SharedProjects/Sadias_Directory/project_exercise_blaze/vivado.log
# Journal file: C:/SharedProjects/Sadias_Directory/project_exercise_blaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 813.766 ; gain = 55.137
update_compile_order -fileset sources_1
open_bd_design {C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_sys_diff_clock_clk_n_100M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- ku.edu:module_ref:led_ctl:1.0 - led_ctl_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /led_ctl_0/rst_clk_rx(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_slow(clk) and /led_ctl_0/clk_rx(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 917.492 ; gain = 67.656
launch_sdk -workspace C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk -hwspec C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk -hwspec C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk -hwspec C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk -hwspec C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 19 13:56:25 2018...
