// Seed: 2922651910
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15,
    input wire id_16,
    input supply1 id_17,
    output supply1 id_18,
    input wand id_19,
    input tri id_20,
    input tri1 id_21,
    input supply1 id_22
    , id_38,
    output tri1 id_23,
    input wire id_24,
    input wire id_25,
    input supply1 id_26,
    input tri id_27,
    input tri id_28,
    input supply0 id_29,
    input uwire id_30,
    input uwire id_31,
    output uwire id_32,
    output wor id_33,
    input wor id_34,
    input uwire id_35,
    input uwire id_36
);
  wire id_39;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    output wand id_3,
    output supply1 id_4,
    input wand id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wor id_15,
    output wire id_16
);
  module_0(
      id_0,
      id_5,
      id_3,
      id_16,
      id_15,
      id_5,
      id_8,
      id_1,
      id_15,
      id_7,
      id_9,
      id_9,
      id_3,
      id_2,
      id_1,
      id_12,
      id_10,
      id_7,
      id_1,
      id_9,
      id_12,
      id_7,
      id_15,
      id_6,
      id_0,
      id_0,
      id_14,
      id_15,
      id_0,
      id_5,
      id_14,
      id_9,
      id_2,
      id_11,
      id_0,
      id_14,
      id_0
  );
  wire id_18;
  nand (id_16, id_7, id_5, id_14, id_10, id_12, id_9);
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  wire id_26;
endmodule
