

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Thu Jun 14 08:46:20 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 3.82ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %a_V)"
ST_1 : Operation 3 [1/1] (2.45ns)   --->   "%tmp = icmp sgt i24 %a_V_read, 0" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i24 %a_V_read to i23" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]
ST_1 : Operation 5 [1/1] (1.37ns)   --->   "%agg_result_V = select i1 %tmp, i23 %tmp_1, i23 0" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "ret i23 %agg_result_V" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read     (read  ) [ 00]
tmp          (icmp  ) [ 01]
tmp_1        (trunc ) [ 00]
agg_result_V (select) [ 00]
StgValue_6   (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="a_V_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="24" slack="0"/>
<pin id="10" dir="0" index="1" bw="24" slack="0"/>
<pin id="11" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="tmp_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="24" slack="0"/>
<pin id="16" dir="0" index="1" bw="1" slack="0"/>
<pin id="17" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="tmp_1_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="24" slack="0"/>
<pin id="22" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="agg_result_V_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="23" slack="0"/>
<pin id="27" dir="0" index="2" bw="1" slack="0"/>
<pin id="28" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="2" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="0" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="8" pin="2"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="8" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="29"><net_src comp="14" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="20" pin="1"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="24" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu : a_V | {1 }
  - Chain level:
	State 1
		agg_result_V : 1
		StgValue_6 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|  select  | agg_result_V_fu_24 |    0    |    23   |
|----------|--------------------|---------|---------|
|   icmp   |      tmp_fu_14     |    0    |    18   |
|----------|--------------------|---------|---------|
|   read   | a_V_read_read_fu_8 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |     tmp_1_fu_20    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    41   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   41   |
+-----------+--------+--------+
