Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 10:13:10 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.591        0.000                      0                   27        0.262        0.000                      0                   27        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.591        0.000                      0                   27        0.262        0.000                      0                   27        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.920ns (79.622%)  route 0.491ns (20.378%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 10.579 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_0
    SLICE_X113Y137       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.168 r  design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.168    design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1_n_6
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.199    10.579    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[25]/C
                         clock pessimism              0.153    10.732    
                         clock uncertainty           -0.035    10.697    
    SLICE_X113Y137       FDCE (Setup_fdce_C_D)        0.062    10.759    design_1_i/counter_27bits_0/U0/count_bin_reg[25]
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.806ns (78.611%)  route 0.491ns (21.389%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 10.573 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.054 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.054    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_6
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.192    10.573    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[21]/C
                         clock pessimism              0.122    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    10.722    design_1_i/counter_27bits_0/U0/count_bin_reg[21]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.825ns (78.787%)  route 0.491ns (21.213%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 10.579 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_0
    SLICE_X113Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.073 r  design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.073    design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1_n_5
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.199    10.579    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[26]/C
                         clock pessimism              0.153    10.732    
                         clock uncertainty           -0.035    10.697    
    SLICE_X113Y137       FDCE (Setup_fdce_C_D)        0.062    10.759    design_1_i/counter_27bits_0/U0/count_bin_reg[26]
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 1.785ns (78.414%)  route 0.491ns (21.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 10.573 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.033 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_4
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.192    10.573    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/C
                         clock pessimism              0.122    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    10.722    design_1_i/counter_27bits_0/U0/count_bin_reg[23]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.809ns (78.639%)  route 0.491ns (21.361%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 10.579 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_0
    SLICE_X113Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.057 r  design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.057    design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1_n_7
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.199    10.579    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/C
                         clock pessimism              0.153    10.732    
                         clock uncertainty           -0.035    10.697    
    SLICE_X113Y137       FDCE (Setup_fdce_C_D)        0.062    10.759    design_1_i/counter_27bits_0/U0/count_bin_reg[24]
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 1.711ns (77.689%)  route 0.491ns (22.311%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 10.573 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.959 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.959    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_5
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.192    10.573    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[22]/C
                         clock pessimism              0.122    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    10.722    design_1_i/counter_27bits_0/U0/count_bin_reg[22]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 1.578ns (76.255%)  route 0.491ns (23.745%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 10.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.826 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.826    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_6
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.073    10.454    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[13]/C
                         clock pessimism              0.122    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X113Y134       FDCE (Setup_fdce_C_D)        0.062    10.603    design_1_i/counter_27bits_0/U0/count_bin_reg[13]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 1.695ns (77.525%)  route 0.491ns (22.475%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 10.573 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.720 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.720    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.943 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.943    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_7
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.192    10.573    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/C
                         clock pessimism              0.122    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    10.722    design_1_i/counter_27bits_0/U0/count_bin_reg[20]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 1.692ns (77.494%)  route 0.491ns (22.506%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 10.573 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.606 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.940 r  design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.940    design_1_i/counter_27bits_0/U0/count_bin_reg[19]_i_1_n_6
    SLICE_X113Y135       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.192    10.573    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y135       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[17]/C
                         clock pessimism              0.122    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X113Y135       FDCE (Setup_fdce_C_D)        0.062    10.722    design_1_i/counter_27bits_0/U0/count_bin_reg[17]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 1.557ns (76.011%)  route 0.491ns (23.989%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 10.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.306     2.757    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.456     3.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[5]/Q
                         net (fo=3, routed)           0.491     3.704    design_1_i/counter_27bits_0/U0/count[5]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.378 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.378    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_0
    SLICE_X113Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.492 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.492    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.805 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.805    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_4
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          1.073    10.454    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/C
                         clock pessimism              0.122    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X113Y134       FDCE (Setup_fdce_C_D)        0.062    10.603    design_1_i/counter_27bits_0/U0/count_bin_reg[15]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  5.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.586     0.805    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y133       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.141     0.946 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]/Q
                         net (fo=3, routed)           0.118     1.064    design_1_i/counter_27bits_0/U0/count[11]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.172 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.172    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_4
    SLICE_X113Y133       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.670     1.077    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y133       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]/C
                         clock pessimism             -0.272     0.805    
    SLICE_X113Y133       FDCE (Hold_fdce_C_D)         0.105     0.910    design_1_i/counter_27bits_0/U0/count_bin_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.526     0.745    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y131       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDCE (Prop_fdce_C_Q)         0.141     0.886 r  design_1_i/counter_27bits_0/U0/count_bin_reg[3]/Q
                         net (fo=2, routed)           0.119     1.005    design_1_i/counter_27bits_0/U0/count[3]
    SLICE_X113Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.113 r  design_1_i/counter_27bits_0/U0/count_bin_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.113    design_1_i/counter_27bits_0/U0/count_bin_reg[3]_i_1_n_4
    SLICE_X113Y131       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.600     1.007    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y131       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[3]/C
                         clock pessimism             -0.262     0.745    
    SLICE_X113Y131       FDCE (Hold_fdce_C_D)         0.105     0.850    design_1_i/counter_27bits_0/U0/count_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.620     0.839    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDCE (Prop_fdce_C_Q)         0.141     0.980 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/Q
                         net (fo=3, routed)           0.120     1.101    design_1_i/counter_27bits_0/U0/count[23]
    SLICE_X113Y136       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.209 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.209    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_4
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.710     1.117    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/C
                         clock pessimism             -0.278     0.839    
    SLICE_X113Y136       FDCE (Hold_fdce_C_D)         0.105     0.944    design_1_i/counter_27bits_0/U0/count_bin_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.560     0.779    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.141     0.920 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]/Q
                         net (fo=3, routed)           0.120     1.040    design_1_i/counter_27bits_0/U0/count[7]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.148 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.148    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_4
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.644     1.050    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]/C
                         clock pessimism             -0.272     0.779    
    SLICE_X113Y132       FDCE (Hold_fdce_C_D)         0.105     0.884    design_1_i/counter_27bits_0/U0/count_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.560     0.779    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDCE (Prop_fdce_C_Q)         0.141     0.920 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/Q
                         net (fo=3, routed)           0.120     1.041    design_1_i/counter_27bits_0/U0/count[15]
    SLICE_X113Y134       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.149 r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.149    design_1_i/counter_27bits_0/U0/count_bin_reg[15]_i_1_n_4
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.640     1.047    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y134       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/C
                         clock pessimism             -0.268     0.779    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.105     0.884    design_1_i/counter_27bits_0/U0/count_bin_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.526     0.745    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y131       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDCE (Prop_fdce_C_Q)         0.141     0.886 r  design_1_i/counter_27bits_0/U0/count_bin_reg[2]/Q
                         net (fo=2, routed)           0.120     1.007    design_1_i/counter_27bits_0/U0/count[2]
    SLICE_X113Y131       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  design_1_i/counter_27bits_0/U0/count_bin_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    design_1_i/counter_27bits_0/U0/count_bin_reg[3]_i_1_n_5
    SLICE_X113Y131       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.600     1.007    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y131       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[2]/C
                         clock pessimism             -0.262     0.745    
    SLICE_X113Y131       FDCE (Hold_fdce_C_D)         0.105     0.850    design_1_i/counter_27bits_0/U0/count_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.560     0.779    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDCE (Prop_fdce_C_Q)         0.141     0.920 r  design_1_i/counter_27bits_0/U0/count_bin_reg[4]/Q
                         net (fo=2, routed)           0.117     1.037    design_1_i/counter_27bits_0/U0/count[4]
    SLICE_X113Y132       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.152 r  design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.152    design_1_i/counter_27bits_0/U0/count_bin_reg[7]_i_1_n_7
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.644     1.050    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y132       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[4]/C
                         clock pessimism             -0.272     0.779    
    SLICE_X113Y132       FDCE (Hold_fdce_C_D)         0.105     0.884    design_1_i/counter_27bits_0/U0/count_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.586     0.805    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y133       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.141     0.946 r  design_1_i/counter_27bits_0/U0/count_bin_reg[8]/Q
                         net (fo=2, routed)           0.117     1.063    design_1_i/counter_27bits_0/U0/count[8]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.178 r  design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.178    design_1_i/counter_27bits_0/U0/count_bin_reg[11]_i_1_n_7
    SLICE_X113Y133       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.670     1.077    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y133       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[8]/C
                         clock pessimism             -0.272     0.805    
    SLICE_X113Y133       FDCE (Hold_fdce_C_D)         0.105     0.910    design_1_i/counter_27bits_0/U0/count_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.620     0.839    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDCE (Prop_fdce_C_Q)         0.141     0.980 r  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/Q
                         net (fo=3, routed)           0.117     1.098    design_1_i/counter_27bits_0/U0/count[20]
    SLICE_X113Y136       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.213 r  design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.213    design_1_i/counter_27bits_0/U0/count_bin_reg[23]_i_1_n_7
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.710     1.117    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y136       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/C
                         clock pessimism             -0.278     0.839    
    SLICE_X113Y136       FDCE (Hold_fdce_C_D)         0.105     0.944    design_1_i/counter_27bits_0/U0/count_bin_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/counter_27bits_0/U0/count_bin_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27bits_0/U0/count_bin_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.607     0.825    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDCE (Prop_fdce_C_Q)         0.141     0.966 r  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/Q
                         net (fo=3, routed)           0.117     1.084    design_1_i/counter_27bits_0/U0/count[24]
    SLICE_X113Y137       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.199 r  design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.199    design_1_i/counter_27bits_0/U0/count_bin_reg[26]_i_1_n_7
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_0_IBUF_inst/O
                         net (fo=27, routed)          0.695     1.101    design_1_i/counter_27bits_0/U0/clk
    SLICE_X113Y137       FDCE                                         r  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/C
                         clock pessimism             -0.276     0.825    
    SLICE_X113Y137       FDCE (Hold_fdce_C_D)         0.105     0.930    design_1_i/counter_27bits_0/U0/count_bin_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y131  design_1_i/counter_27bits_0/U0/count_bin_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  design_1_i/counter_27bits_0/U0/count_bin_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  design_1_i/counter_27bits_0/U0/count_bin_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y134  design_1_i/counter_27bits_0/U0/count_bin_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y134  design_1_i/counter_27bits_0/U0/count_bin_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y134  design_1_i/counter_27bits_0/U0/count_bin_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y134  design_1_i/counter_27bits_0/U0/count_bin_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  design_1_i/counter_27bits_0/U0/count_bin_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  design_1_i/counter_27bits_0/U0/count_bin_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y137  design_1_i/counter_27bits_0/U0/count_bin_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y137  design_1_i/counter_27bits_0/U0/count_bin_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y137  design_1_i/counter_27bits_0/U0/count_bin_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y132  design_1_i/counter_27bits_0/U0/count_bin_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y131  design_1_i/counter_27bits_0/U0/count_bin_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  design_1_i/counter_27bits_0/U0/count_bin_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y131  design_1_i/counter_27bits_0/U0/count_bin_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  design_1_i/counter_27bits_0/U0/count_bin_reg[23]/C



