# Wed Jul 12 18:47:58 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 186MB)

@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit cmds_required[0] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_3_client_xact_id (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_2_client_xact_id (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_1_client_xact_id (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_0_client_xact_id (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":206:7:206:13|Tristate driver FIC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net FIC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":205:7:205:18|Tristate driver IO_CALIB_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net IO_CALIB_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":204:7:204:13|Tristate driver ECC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net ECC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":203:7:203:22|Tristate driver PLL_LOCKLOST_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net PLL_LOCKLOST_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":202:7:202:18|Tristate driver PLL_LOCK_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net PLL_LOCK_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_1 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_1 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_2 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_2 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_3 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_3 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_a_type_0_[0] because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[0] because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_header_src_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_is_builtin_type_0_ because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_header_src_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_target[31:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_taken (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_mask (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_entry (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_bridx (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_bht_value[1:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_bht_history (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_target[31:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_taken (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_mask (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_entry (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_bridx (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_bht_value[1:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_bht_history (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v":288:3:288:8|Removing sequential instance AHB_ERR[1:0] (in view: work.COREBOOTSTRAP_AHB_WRITER_2147483648_0_1_2_3_4_5_6_7_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":111:9:111:14|Removing sequential instance CORERISCV_AXI4_0.debugBusRespFifo.genblk1.reset_sync_reg[1:0] because it is equivalent to instance CORERISCV_AXI4_0.debugBusReqFifo.genblk1.reset_sync_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 196MB)

@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":171:12:171:17|Register bit CORERISCV_AXI4_0.debugBusRespFifo.genblk2\.fifoMem\[0\][1] (in view view:work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":171:12:171:17|Register bit CORERISCV_AXI4_0.debugBusRespFifo.genblk2\.fifoMem\[1\][1] (in view view:work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":202:12:202:17|Removing instance CORERISCV_AXI4_0.debugBusRespFifo.genblk2.rdAddrGrayReg_r[1] because it is equivalent to instance CORERISCV_AXI4_0.debugBusRespFifo.genblk2.rdAddrReg_r[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":202:12:202:17|Removing instance CORERISCV_AXI4_0.debugBusReqFifo.genblk2.rdAddrGrayReg_r[1] because it is equivalent to instance CORERISCV_AXI4_0.debugBusReqFifo.genblk2.rdAddrReg_r[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":181:12:181:17|Removing instance CORERISCV_AXI4_0.debugBusReqFifo.genblk2.wrAddrGrayReg_w[1] because it is equivalent to instance CORERISCV_AXI4_0.debugBusReqFifo.genblk2.wrAddrReg_w[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":181:12:181:17|Removing instance CORERISCV_AXI4_0.debugBusRespFifo.genblk2.wrAddrGrayReg_w[1] because it is equivalent to instance CORERISCV_AXI4_0.debugBusRespFifo.genblk2.wrAddrReg_w[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000000
   0001 -> 0000000000000011
   0010 -> 0000000000000101
   0011 -> 0000000000001001
   0100 -> 0000000000010001
   0101 -> 0000000000100001
   0110 -> 0000000001000001
   0111 -> 0000000010000001
   1000 -> 0000000100000001
   1001 -> 0000001000000001
   1010 -> 0000010000000001
   1011 -> 0000100000000001
   1100 -> 0001000000000001
   1101 -> 0010000000000001
   1110 -> 0100000000000001
   1111 -> 1000000000000001
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[15] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[11] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[7] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[3] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[14] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[10] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[6] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[2] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) because its output is a constant.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog))
original code -> new code
   0000 -> 0000000000000000
   0001 -> 0000000000000011
   0010 -> 0000000000000101
   0011 -> 0000000000001001
   0100 -> 0000000000010001
   0101 -> 0000000000100001
   0110 -> 0000000001000001
   0111 -> 0000000010000001
   1000 -> 0000000100000001
   1001 -> 0000001000000001
   1010 -> 0000010000000001
   1011 -> 0000100000000001
   1100 -> 0001000000000001
   1101 -> 0010000000000001
   1110 -> 0100000000000001
   1111 -> 1000000000000001
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[15] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[14] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) because its output is a constant.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_1s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_1s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL.COREAXITOAHBL_AXISlaveCtrl_Z9(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":260:0:260:5|Register bit BURSTReg[1] (in view view:COREAXITOAHBL.COREAXITOAHBL_AXISlaveCtrl_Z9(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":277:0:277:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":277:0:277:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine visual_SPI_CTRL_SM_current[13:0] (in view: work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Found counter in view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog) instance rx_count[7:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Found counter in view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog) instance word_count[31:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Found counter in view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog) instance rst_count[15:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Found counter in view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog) instance ss_deselect_count[7:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Found counter in view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog) instance spi_addr[31:2] 
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[3] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[4] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[5] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[6] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[7] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[8] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit data_word_out[9] (in view view:work.COREBOOTSTRAP_SPI_CTRL_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine visual_AHB_WRITER_current[8:0] (in view: work.COREBOOTSTRAP_AHB_WRITER_2147483648_0_1_2_3_4_5_6_7_8(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0101 -> 000100000
   0110 -> 001000000
   0111 -> 010000000
   1000 -> 100000000
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v":181:27:181:52|Found 32 by 32 bit equality operator ('==') AHB_WRITER_comb\.un1_first_data_word (in view: work.COREBOOTSTRAP_AHB_WRITER_2147483648_0_1_2_3_4_5_6_7_8(verilog))
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v":249:2:249:7|Register bit uncore.outmemsys.Queue_9_1.ram_is_builtin_type_0_ (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :|RAM uncore.outmemsys.Queue_12_1.ram_last[8:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :|RAM uncore.Queue_20_1.ram_last[8:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.Queue_21_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.Queue_20_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.outmemsys.Queue_13_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.outmemsys.Queue_12_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.Queue_21_1.ram_id[1:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.outmemsys.Queue_13_1.ram_id[1:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is 2 words by 2 bits.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.Queue_22_1.ram_id_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.Queue_22_1.ram_id_0_[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.Queue_22_1.ram_id_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_addr_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_addr_0_[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_addr_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.outmemsys.Queue_14_1.ram_id_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.outmemsys.Queue_14_1.ram_id_0_[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.outmemsys.Queue_14_1.ram_id_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_addr_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_addr_0_[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_addr_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v":249:2:249:7|Register bit uncore.outmemsys.Queue_9_1.ram_g_type_0_[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing instance CORERISCV_AXI4_0.ChiselTop0.uncore.Queue_19_1.ram_len_0_[2] because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.Queue_19_1.ram_len_0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing instance CORERISCV_AXI4_0.ChiselTop0.uncore.Queue_19_1.ram_len_0_[1] because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.Queue_19_1.ram_len_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|RAM core.T_6999_1[31:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|RAM core.T_6999[31:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[15] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[16] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[17] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[18] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[19] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[14] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[13] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[12] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[30] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[29] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[28] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[27] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[26] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[25] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[24] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[23] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[22] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[21] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[20] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[19] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[18] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[17] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[16] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[15] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[14] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[13] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[12] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[11] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[10] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[9] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[8] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[7] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[6] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[5] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_pc[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_pc[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[30] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[29] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[28] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[27] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[26] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[25] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[24] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[23] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[22] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[21] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[20] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[19] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[18] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[17] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[16] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[15] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[14] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[13] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[12] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[11] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[10] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[9] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[8] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[7] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[6] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[5] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_pc[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_pc[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_pc[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_pc[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[30] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[29] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[28] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[27] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[26] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[25] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[24] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[23] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[22] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[21] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[20] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[19] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[18] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[17] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[16] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[15] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[14] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[13] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[12] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[11] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[10] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[9] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[8] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[7] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[6] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[5] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_2147483648(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5584[57:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5573[57:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5581[5:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5570[5:0] 
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":208:17:208:31|Found 32 by 32 bit equality operator ('==') T_241 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":212:17:212:31|Found 32 by 32 bit equality operator ('==') T_274 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":239:17:239:31|Found 32 by 32 bit equality operator ('==') T_345 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":243:17:243:31|Found 32 by 32 bit equality operator ('==') T_378 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
Encoding state machine state[5:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV(verilog))
original code -> new code
   000 -> 000000
   001 -> 000011
   010 -> 000101
   011 -> 001001
   100 -> 010001
   101 -> 100001
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":402:2:402:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV(verilog) instance count[5:0] 
Encoding state machine state[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|There are no possible illegal states for state machine state[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog)); safe FSM implementation is not required.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|RAM tag_array_0[18:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|RAM T_974[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":364:17:364:32|Found 19 by 19 bit equality operator ('==') T_962 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog))
Encoding state machine release_state[6:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
original code -> new code
   000 -> 0000000
   010 -> 0000011
   011 -> 0000101
   100 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit release_state[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit release_state[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog) instance T_4508[6:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":154:2:154:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog) instance meta.rst_cnt[7:0] 
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":154:2:154:7|RAM meta.T_1676_0[20:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[8] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[7] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[6] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_cmd[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_cmd[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_cmd[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_cmd[4] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_cmd[3] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_cmd[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[8] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[7] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[6] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":1476:18:1476:46|Found 19 by 19 bit equality operator ('==') T_2398 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":1641:18:1641:34|Found 11 by 11 bit equality operator ('==') T_3076 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
@N: MF179 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":1644:18:1644:34|Found 11 by 11 bit equality operator ('==') T_3079 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance s2_probe_state_state[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance s2_probe_state_state[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) because it does not drive other instances.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_header_src_0_[0] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :|RAM TileLinkEnqueuer_4.Queue_3_1.ram_header_src[10:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :|RAM TileLinkEnqueuer_1_1.Queue_7_1.ram_header_src[7:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|RAM TileLinkEnqueuer_1_1.Queue_7_1.ram_payload_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_3_1.ram_payload_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_2_1.ram_payload_data[63:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_2_1.ram_payload_addr_block[25:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :|RAM TileLinkEnqueuer_4.Queue_2_1.ram_header_dst[5:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 6 bits.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_header_dst_0_[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[8] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[7] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[6] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_4.Queue_4.ram_header_dst_0_[1] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_4.Queue_4.ram_payload_a_type_0_[2] (in view view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :|RAM ram_manager_id[2:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1(verilog)) is 2 words by 3 bits.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v":327:2:327:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER(verilog)); safe FSM implementation is not required.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v":317:2:317:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1(verilog)); safe FSM implementation is not required.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v":317:2:317:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3(verilog)); safe FSM implementation is not required.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v":195:2:195:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4(verilog)); safe FSM implementation is not required.
@N: MF135 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|RAM T_31 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_1(verilog)) is 4 words by 1 bits.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance T_31_ram1_[0] (in view: CORERISCV_AXI4_LIB.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance T_31_ram3_[0] (in view: CORERISCV_AXI4_LIB.SYNRAM4X1(decomp)) because it does not drive other instances.
@W: FX107 :|RAM T_229_subblock[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v":289:2:289:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[20] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[21] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[22] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[23] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[24] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[25] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[8] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[37] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[38] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[39] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[40] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[41] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[42] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[43] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[44] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[45] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[46] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[47] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[48] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[49] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[50] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[51] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[52] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[53] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[54] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[55] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[56] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[57] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[58] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[59] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[60] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[61] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[62] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[63] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[9] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[10] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX107 :|RAM ramMem[9:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :|RAM ramMem[17:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :|RAM ramMem[17:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :|RAM ramMem[17:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_prci.v":398:2:398:7|Found counter in view:CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog) instance time\$[63:0] 
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[10] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[11] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[12] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[13] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[14] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[15] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[16] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[17] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[18] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[19] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[20] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[21] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[22] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[23] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[24] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[25] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_beat_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_beat_0_[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_beat_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[1] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[9] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[10] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[11] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[3] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[4] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[5] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[6] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[7] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[8] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[9] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[10] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[11] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[12] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[13] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[14] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[15] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[16] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[17] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[18] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[19] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[20] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[21] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[22] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[23] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[24] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[25] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX107 :|RAM T_184_subblock[3:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine jtagStateReg[15:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG_Z16(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v":196:3:196:8|There are no possible illegal states for state machine jtagStateReg[15:0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG_Z16(verilog)); safe FSM implementation is not required.
@W: FX107 :|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z17(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corespi\5.1.104\rtl\vlog\core\spi_chanctrl.v":267:0:267:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z17(verilog) instance spi_clk_count[7:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_25s_1s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_25s_1s(verilog) instance PreScale[9:0] 
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen_0s_1s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async_1s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000000
   00000000000000000000000000000001 -> 000011
   00000000000000000000000000000010 -> 000101
   00000000000000000000000000000011 -> 001001
   00000000000000000000000000000100 -> 010001
   00000000000000000000000000000101 -> 100001
Encoding state machine rx_state[3:0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine ICYCLE[3:0] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|There are no possible illegal states for state machine ICYCLE[3:0] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Found counter in view:work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20(verilog) instance SMADDR[7:0] 
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[11] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[12] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[13] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z20(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 211MB peak: 321MB)

@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":301:0:301:5|Removing sequential instance U_AXISlaveCtrl.IDReg[2] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":301:0:301:5|Removing sequential instance U_AXISlaveCtrl.IDReg[0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Removing sequential instance reg_mcause[10] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance uncore.outmemsys.Queue_8_1.ram_union_0_[0] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance uncore.outmemsys.Queue_8_1.ram_a_type_0_[2] (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v":177:2:177:7|Removing sequential instance uncore.outmemsys.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.gnt_arb.T_768 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v":177:2:177:7|Removing sequential instance uncore.NastiIOTileLinkIOConverter_1_1.gnt_arb.T_638 (in view: CORERISCV_AXI4_LIB.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_2147483648(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 268MB peak: 321MB)

@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":105:0:105:5|Removing sequential instance COREAXITOAHBL_0.U_AXIOutReg.BID[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":105:0:105:5|Removing sequential instance COREAXITOAHBL_0.U_AXIOutReg.RID[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_4.Queue_4.ram_payload_union_0_[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[8] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[9] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[10] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[11] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[16] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[17] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[18] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[19] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[20] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[21] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[22] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[23] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[24] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[25] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[26] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[27] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[28] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[29] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[30] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[31] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHSIZE[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.roq.T_243_3 (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.roq.T_243_1 (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[8] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[9] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[10] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[11] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[16] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[17] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[18] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[19] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[20] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[21] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[22] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[23] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[24] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[25] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[26] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[27] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[28] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[29] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[30] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[31] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[8] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[9] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[10] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[11] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[16] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[17] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[18] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[19] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[20] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[21] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[22] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[23] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[24] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[25] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[26] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[27] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: FF150 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":277:32:277:56|Multiplier CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.div.T_156[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":105:0:105:5|Removing sequential instance COREAXITOAHBL_1.U_AXIOutReg.BID[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.Queue_13_1.ram_id.uncore.outmemsys.Queue_13_1.ram_id_ram1_[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.Queue_13_1.ram_id.uncore.outmemsys.Queue_13_1.ram_id_ram0_[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.Queue_14_1.ram_id_0_[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.ClientTileLinkIOUnwrapper_1.acqRoq.T_45_3 (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.ClientTileLinkIOUnwrapper_1.acqRoq.T_45_1 (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 274MB peak: 321MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 253MB peak: 321MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 258MB peak: 321MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 259MB peak: 321MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 255MB peak: 321MB)

@N: MO106 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Found ROM .delname. (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) with 152 words by 57 bits.
@N: MO106 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v":415:18:415:50|Found ROM .delname. (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) with 51 words by 56 bits.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[6] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[7] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[8] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[20] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[21] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[22] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[23] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[24] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[31] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[30] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[29] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[28] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[27] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[26] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[25] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Removing sequential instance COREBOOTSTRAP_0.SPI_READER.SPI_CTRL.spi_addr[24] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corespi\5.1.104\rtl\vlog\core\spi_chanctrl.v":267:0:267:5|Removing sequential instance CORESPI_0.USPI.UCC.spi_clk_next (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v":288:3:288:8|Removing sequential instance COREBOOTSTRAP_0.AHB_WRITER.HADDR[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\corebootstrap\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v":288:3:288:8|Removing sequential instance COREBOOTSTRAP_0.AHB_WRITER.HADDR[1] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHADDR[1] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHADDR[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:45s; Memory used current: 259MB peak: 321MB)

@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHSIZE[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[16] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:54s; Memory used current: 345MB peak: 353MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:55s		    -2.06ns		11736 /      5152
   2		0h:00m:56s		    -1.29ns		10625 /      5152
   3		0h:00m:56s		    -1.25ns		10604 /      5152

   4		0h:01m:00s		    -1.25ns		10604 /      5152
   5		0h:01m:00s		    -1.25ns		10605 /      5152


   6		0h:01m:01s		    -1.25ns		10605 /      5152
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[57] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[58] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[59] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[60] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[61] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[62] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[63] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[42] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[43] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[44] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[45] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[46] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[47] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[48] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[49] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[50] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[51] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[52] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[53] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[54] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[55] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[56] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[27] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[28] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[29] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[30] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[31] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[32] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[33] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[34] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[35] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[36] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[37] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[38] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[39] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[40] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[41] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[12] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[13] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[14] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[15] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[16] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[17] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[18] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[19] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[20] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[21] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[22] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[23] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[24] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[25] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[26] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[0] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[1] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[2] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[3] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[4] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[5] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[6] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[7] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[8] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[9] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[10] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[11] (in view: work.RTG4_CoreRISCV_AXI4_BaseDesign(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net COREBOOTSTRAP_0_HRESETN on CLKINT  I_4394 
@N: FP130 |Promoting Net un1_COREJTAGDEBUG_0 on CLKINT  I_4395 
@N: FP130 |Promoting Net AND2_1_Y on CLKINT  I_4396 
@N: FP130 |Promoting Net CORERISCV_AXI4_0.debugBusReqFifo.rd_reset_i on CLKINT  I_4397 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:04s; Memory used current: 353MB peak: 359MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:05s; Memory used current: 359MB peak: 360MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 5258 clock pin(s) of sequential element(s)
0 instances converted, 5258 sequential instances remain driven by gated/generated clocks

================================================= Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       COREJTAGDEBUG_0.genblk1.UJTAG_0     UJTAG                  16         COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow
==================================================================================================================================
================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance                                              Explanation                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       RTG4FCCC_0.CCC_INST                              CCC                    4937       reset_synchronizer_0.genblk1.reset_sync_reg[1]               No gated clock conversion method for cell cell:ACG4.SLE   
@K:CKID0002       RTG4FCCC_0.CCC_INST                              CCC                    128        DDR_MEMORY_CTRL_0.FDDRC_0.U0                                 No gated clock conversion method for cell cell:work.FDDR_W
@K:CKID0003       CORESPI_0.USPI.UCC.un1_resetn_rx_0               CFG4                   1          CORESPI_0.USPI.UCC.stxs_txready_at_ssel                      No gated clock conversion method for cell cell:ACG4.SLE   
@K:CKID0004       COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck     CFG4                   192        CORERISCV_AXI4_0.debugBusRespFifo.genblk2.rdAddrReg_r[1]     No gated clock conversion method for cell cell:ACG4.SLE   
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:06s; Memory used current: 276MB peak: 360MB)

Writing Analyst data base C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synwork\RTG4_CoreRISCV_AXI4_BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:09s; Memory used current: 334MB peak: 360MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:12s; Memory used current: 336MB peak: 360MB)


Start final timing analysis (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:13s; Memory used current: 325MB peak: 360MB)

@W: MT246 :"c:\users\cyril.jean\documents\github\cyril-jean\rtg4-development-kit\libero\rtg4_coreriscv_axi4_basedesign\component\work\rtg4_coreriscv_axi4_basedesign\rtg4fccc_0\rtg4_coreriscv_axi4_basedesign_rtg4fccc_0_rtg4fccc.v":23:12:23:19|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock rcosc_50mhz with period 20.00ns 
@N: MT615 |Found clock RTG4FCCC_0/GL0 with period 20.00ns 
@N: MT615 |Found clock RTG4FCCC_0/GL1 with period 20.00ns 
@W: MT420 |Found inferred clock spi_chanctrl_Z17|un1_resetn_rx_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CORESPI_0.USPI.UCC.un1_resetn_rx"
@W: MT420 |Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"
@W: MT420 |Found inferred clock uj_jtag_85|un1_duttck_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 12 18:49:14 2017
#


Top view:               RTG4_CoreRISCV_AXI4_BaseDesign
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\designer\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.035

                                                  Requested     Estimated     Requested     Estimated                Clock                            Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack      Type                             Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         100.0 MHz     103.5 MHz     10.000        9.666         0.167      inferred                         Inferred_clkgroup_2
RTG4FCCC_0/GL0                                    50.0 MHz      45.4 MHz      20.000        22.035        -2.035     generated (from rcosc_50mhz)     default_clkgroup   
RTG4FCCC_0/GL1                                    50.0 MHz      84.5 MHz      20.000        11.832        5.848      generated (from rcosc_50mhz)     default_clkgroup   
rcosc_50mhz                                       50.0 MHz      NA            20.000        NA            NA         declared                         default_clkgroup   
spi_chanctrl_Z17|un1_resetn_rx_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred                         Inferred_clkgroup_0
uj_jtag_85|un1_duttck_inferred_clock              100.0 MHz     84.9 MHz      10.000        11.784        -0.892     inferred                         Inferred_clkgroup_1
System                                            100.0 MHz     128.8 MHz     10.000        7.766         2.234      system                           system_clkgroup    
=========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         uj_jtag_85|un1_duttck_inferred_clock           |  No paths    -       |  No paths    -      |  10.000      5.994   |  No paths    -    
System                                         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock      |  10.000      2.234   |  No paths    -      |  10.000      6.589   |  No paths    -    
RTG4FCCC_0/GL0                                 RTG4FCCC_0/GL0                                 |  20.000      -2.035  |  No paths    -      |  No paths    -       |  No paths    -    
RTG4FCCC_0/GL0                                 RTG4FCCC_0/GL1                                 |  20.000      16.194  |  No paths    -      |  10.000      6.613   |  No paths    -    
RTG4FCCC_0/GL0                                 spi_chanctrl_Z17|un1_resetn_rx_inferred_clock  |  No paths    -       |  No paths    -      |  Diff grp    -       |  No paths    -    
RTG4FCCC_0/GL0                                 uj_jtag_85|un1_duttck_inferred_clock           |  Diff grp    -       |  No paths    -      |  Diff grp    -       |  No paths    -    
RTG4FCCC_0/GL1                                 RTG4FCCC_0/GL1                                 |  20.000      8.168   |  No paths    -      |  10.000      5.848   |  10.000      7.053
spi_chanctrl_Z17|un1_resetn_rx_inferred_clock  RTG4FCCC_0/GL0                                 |  No paths    -       |  No paths    -      |  No paths    -       |  Diff grp    -    
uj_jtag_85|un1_duttck_inferred_clock           RTG4FCCC_0/GL0                                 |  Diff grp    -       |  No paths    -      |  No paths    -       |  Diff grp    -    
uj_jtag_85|un1_duttck_inferred_clock           uj_jtag_85|un1_duttck_inferred_clock           |  10.000      5.888   |  10.000      4.283  |  5.000       -0.892  |  5.000       1.134
uj_jtag_85|un1_duttck_inferred_clock           COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock      System                                         |  10.000      8.739   |  No paths    -      |  No paths    -       |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock      uj_jtag_85|un1_duttck_inferred_clock           |  No paths    -       |  Diff grp    -      |  No paths    -       |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock      |  10.000      2.367   |  No paths    -      |  5.000       0.167   |  No paths    -    
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                    Arrival          
Instance                                        Reference                                     Type     Pin     Net          Time        Slack
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]     0.289       0.167
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[3]     0.289       0.320
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]     0.289       0.365
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]     0.289       0.381
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[0]     0.289       0.678
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[1]     0.289       0.789
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[2]     0.289       0.964
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]     0.289       1.059
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]     0.289       1.593
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[5]     0.289       2.043
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                        Required          
Instance                                          Reference                                     Type     Pin     Net              Time         Slack
                                                  Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       endofshift_2     4.736        0.167
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       N_4447_i         9.771        2.367
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[0]      9.736        2.995
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tmsenb         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_i_0[3]     4.771        3.287
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[1]      9.771        3.461
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       tckgo_10         9.736        3.464
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[3]      9.736        3.512
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       N_4448_i         9.736        3.820
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[3]      9.736        4.262
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[0]      9.736        4.392
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      4.569
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.167

    Number of logic level(s):                4
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]                SLE      Q        Out     0.289     0.289       -         
state[2]                                                   Net      -        -       0.933     -           19        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_RNIGQTE1[0]       CFG3     C        In      -         1.222       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_RNIGQTE1[0]       CFG3     Y        Out     0.312     1.534       -         
N_4472_i                                                   Net      -        -       0.772     -           13        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_0_a2_0     CFG4     D        In      -         2.307       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_0_a2_0     CFG4     Y        Out     0.423     2.729       -         
endofshift_2_0_a2_0                                        Net      -        -       0.483     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_0_a2_1     CFG3     C        In      -         3.213       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_0_a2_1     CFG3     Y        Out     0.312     3.525       -         
endofshift_2_0_a2_1                                        Net      -        -       0.483     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_0_a2       CFG4     D        In      -         4.008       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_0_a2       CFG4     Y        Out     0.423     4.431       -         
endofshift_2                                               Net      -        -       0.138     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift              SLE      D        In      -         4.569       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 4.833 is 2.024(41.9%) logic and 2.810(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: RTG4FCCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                              Arrival           
Instance                                                                   Reference          Type           Pin           Net                                   Time        Slack 
                                                                           Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[2]     icache_io_resp_bits_datablock[2]      4.997       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_1     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[2]     icache_io_resp_bits_datablock[18]     4.997       -1.905
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_2     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[2]     icache_io_resp_bits_datablock[34]     4.997       -1.896
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_1     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[3]     icache_io_resp_bits_datablock[19]     4.997       -1.893
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_3     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[2]     icache_io_resp_bits_datablock[50]     4.997       -1.766
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_3     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[3]     icache_io_resp_bits_datablock[51]     4.997       -1.754
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[7]     icache_io_resp_bits_datablock[7]      4.997       -1.722
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_1     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[8]     icache_io_resp_bits_datablock[24]     4.997       -1.592
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_1     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[7]     icache_io_resp_bits_datablock[23]     4.997       -1.589
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_2     RTG4FCCC_0/GL0     RAM1K18_RT     A_DOUT[7]     icache_io_resp_bits_datablock[39]     4.997       -1.583
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                   Required           
Instance                                                                               Reference          Type            Pin           Net       Time         Slack 
                                                                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[0]     N_196     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[1]     N_195     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[2]     N_194     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[3]     N_193     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[4]     N_192     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[5]     N_191     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[6]     N_190     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_1     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[0]     N_196     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_1     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[1]     N_195     13.965       -2.035
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_1     RTG4FCCC_0/GL0     RAM64x18_RT     A_ADDR[2]     N_194     13.965       -2.035
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      16.000
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.035

    Number of logic level(s):                11
    Starting point:                          CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0 / A_DOUT[2]
    Ending point:                            CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0 / A_ADDR[0]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0                   RAM1K18_RT      A_DOUT[2]     Out     4.997     4.997       -         
icache_io_resp_bits_datablock[2]                                                         Net             -             -       0.971     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            C             In      -         5.968       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            Y             Out     0.282     6.250       -         
icache_io_cpu_resp_bits_data_0[2]                                                        Net             -             -       0.812     -           17        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            C             In      -         7.062       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            Y             Out     0.287     7.349       -         
un1_io_imem_resp_bits_data_0_29_1                                                        Net             -             -       0.736     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            C             In      -         8.084       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            Y             Out     0.312     8.396       -         
T_6691                                                                                   Net             -             -       0.648     -           5         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            A             In      -         9.044       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            Y             Out     0.114     9.159       -         
T_7659                                                                                   Net             -             -       0.622     -           4         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            C             In      -         9.780       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            Y             Out     0.312     10.093      -         
T_7752_0                                                                                 Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            B             In      -         10.576      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            Y             Out     0.182     10.758      -         
T_7752                                                                                   Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            D             In      -         11.241      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            Y             Out     0.423     11.664      -         
id_wb_hazard                                                                             Net             -             -       0.548     -           2         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            B             In      -         12.212      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            Y             Out     0.182     12.394      -         
ctrl_stalld_5                                                                            Net             -             -       0.590     -           3         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            C             In      -         12.984      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            Y             Out     0.312     13.296      -         
stall                                                                                    Net             -             -       0.689     -           7         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            A             In      -         13.985      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            Y             Out     0.095     14.081      -         
N_165                                                                                    Net             -             -       0.749     -           11        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[6]                  CFG3            B             In      -         14.829      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[6]                  CFG3            Y             Out     0.182     15.012      -         
N_196                                                                                    Net             -             -       0.988     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0       RAM64x18_RT     A_ADDR[0]     In      -         16.000      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 22.035 is 13.716(62.2%) logic and 8.319(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      16.000
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.035

    Number of logic level(s):                11
    Starting point:                          CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0 / A_DOUT[2]
    Ending point:                            CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0 / A_ADDR[6]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0                   RAM1K18_RT      A_DOUT[2]     Out     4.997     4.997       -         
icache_io_resp_bits_datablock[2]                                                         Net             -             -       0.971     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            C             In      -         5.968       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            Y             Out     0.282     6.250       -         
icache_io_cpu_resp_bits_data_0[2]                                                        Net             -             -       0.812     -           17        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            C             In      -         7.062       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            Y             Out     0.287     7.349       -         
un1_io_imem_resp_bits_data_0_29_1                                                        Net             -             -       0.736     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            C             In      -         8.084       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            Y             Out     0.312     8.396       -         
T_6691                                                                                   Net             -             -       0.648     -           5         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            A             In      -         9.044       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            Y             Out     0.114     9.159       -         
T_7659                                                                                   Net             -             -       0.622     -           4         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            C             In      -         9.780       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            Y             Out     0.312     10.093      -         
T_7752_0                                                                                 Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            B             In      -         10.576      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            Y             Out     0.182     10.758      -         
T_7752                                                                                   Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            D             In      -         11.241      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            Y             Out     0.423     11.664      -         
id_wb_hazard                                                                             Net             -             -       0.548     -           2         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            B             In      -         12.212      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            Y             Out     0.182     12.394      -         
ctrl_stalld_5                                                                            Net             -             -       0.590     -           3         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            C             In      -         12.984      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            Y             Out     0.312     13.296      -         
stall                                                                                    Net             -             -       0.689     -           7         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            A             In      -         13.985      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            Y             Out     0.095     14.081      -         
N_165                                                                                    Net             -             -       0.749     -           11        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[12]                 CFG3            B             In      -         14.829      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[12]                 CFG3            Y             Out     0.182     15.012      -         
N_190                                                                                    Net             -             -       0.988     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0       RAM64x18_RT     A_ADDR[6]     In      -         16.000      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 22.035 is 13.716(62.2%) logic and 8.319(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      16.000
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.035

    Number of logic level(s):                11
    Starting point:                          CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0 / A_DOUT[2]
    Ending point:                            CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0 / A_ADDR[5]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0                   RAM1K18_RT      A_DOUT[2]     Out     4.997     4.997       -         
icache_io_resp_bits_datablock[2]                                                         Net             -             -       0.971     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            C             In      -         5.968       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            Y             Out     0.282     6.250       -         
icache_io_cpu_resp_bits_data_0[2]                                                        Net             -             -       0.812     -           17        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            C             In      -         7.062       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            Y             Out     0.287     7.349       -         
un1_io_imem_resp_bits_data_0_29_1                                                        Net             -             -       0.736     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            C             In      -         8.084       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            Y             Out     0.312     8.396       -         
T_6691                                                                                   Net             -             -       0.648     -           5         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            A             In      -         9.044       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            Y             Out     0.114     9.159       -         
T_7659                                                                                   Net             -             -       0.622     -           4         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            C             In      -         9.780       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            Y             Out     0.312     10.093      -         
T_7752_0                                                                                 Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            B             In      -         10.576      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            Y             Out     0.182     10.758      -         
T_7752                                                                                   Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            D             In      -         11.241      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            Y             Out     0.423     11.664      -         
id_wb_hazard                                                                             Net             -             -       0.548     -           2         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            B             In      -         12.212      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            Y             Out     0.182     12.394      -         
ctrl_stalld_5                                                                            Net             -             -       0.590     -           3         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            C             In      -         12.984      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            Y             Out     0.312     13.296      -         
stall                                                                                    Net             -             -       0.689     -           7         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            A             In      -         13.985      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            Y             Out     0.095     14.081      -         
N_165                                                                                    Net             -             -       0.749     -           11        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[11]                 CFG3            B             In      -         14.829      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[11]                 CFG3            Y             Out     0.182     15.012      -         
N_191                                                                                    Net             -             -       0.988     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0       RAM64x18_RT     A_ADDR[5]     In      -         16.000      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 22.035 is 13.716(62.2%) logic and 8.319(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      16.000
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.035

    Number of logic level(s):                11
    Starting point:                          CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0 / A_DOUT[2]
    Ending point:                            CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0 / A_ADDR[4]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0                   RAM1K18_RT      A_DOUT[2]     Out     4.997     4.997       -         
icache_io_resp_bits_datablock[2]                                                         Net             -             -       0.971     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            C             In      -         5.968       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            Y             Out     0.282     6.250       -         
icache_io_cpu_resp_bits_data_0[2]                                                        Net             -             -       0.812     -           17        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            C             In      -         7.062       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            Y             Out     0.287     7.349       -         
un1_io_imem_resp_bits_data_0_29_1                                                        Net             -             -       0.736     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            C             In      -         8.084       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            Y             Out     0.312     8.396       -         
T_6691                                                                                   Net             -             -       0.648     -           5         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            A             In      -         9.044       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            Y             Out     0.114     9.159       -         
T_7659                                                                                   Net             -             -       0.622     -           4         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            C             In      -         9.780       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            Y             Out     0.312     10.093      -         
T_7752_0                                                                                 Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            B             In      -         10.576      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            Y             Out     0.182     10.758      -         
T_7752                                                                                   Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            D             In      -         11.241      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            Y             Out     0.423     11.664      -         
id_wb_hazard                                                                             Net             -             -       0.548     -           2         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            B             In      -         12.212      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            Y             Out     0.182     12.394      -         
ctrl_stalld_5                                                                            Net             -             -       0.590     -           3         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            C             In      -         12.984      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            Y             Out     0.312     13.296      -         
stall                                                                                    Net             -             -       0.689     -           7         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            A             In      -         13.985      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            Y             Out     0.095     14.081      -         
N_165                                                                                    Net             -             -       0.749     -           11        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[10]                 CFG3            B             In      -         14.829      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[10]                 CFG3            Y             Out     0.182     15.012      -         
N_192                                                                                    Net             -             -       0.988     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0       RAM64x18_RT     A_ADDR[4]     In      -         16.000      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 22.035 is 13.716(62.2%) logic and 8.319(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.965

    - Propagation time:                      16.000
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.035

    Number of logic level(s):                11
    Starting point:                          CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0 / A_DOUT[2]
    Ending point:                            CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0 / A_ADDR[3]
    The start point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            RTG4FCCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                           Pin           Pin               Arrival     No. of    
Name                                                                                     Type            Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_974_T_974_0_0                   RAM1K18_RT      A_DOUT[2]     Out     4.997     4.997       -         
icache_io_resp_bits_datablock[2]                                                         Net             -             -       0.971     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            C             In      -         5.968       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.fetch_data[2]                            CFG3            Y             Out     0.282     6.250       -         
icache_io_cpu_resp_bits_data_0[2]                                                        Net             -             -       0.812     -           17        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            C             In      -         7.062       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.un1_io_imem_resp_bits_data_0_29_1_0_a2     CFG4            Y             Out     0.287     7.349       -         
un1_io_imem_resp_bits_data_0_29_1                                                        Net             -             -       0.736     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            C             In      -         8.084       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_6691                                     CFG4            Y             Out     0.312     8.396       -         
T_6691                                                                                   Net             -             -       0.648     -           5         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            A             In      -         9.044       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7659                                     CFG2            Y             Out     0.114     9.159       -         
T_7659                                                                                   Net             -             -       0.622     -           4         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            C             In      -         9.780       -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752_0                                   CFG4            Y             Out     0.312     10.093      -         
T_7752_0                                                                                 Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            B             In      -         10.576      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.T_7752                                     CFG4            Y             Out     0.182     10.758      -         
T_7752                                                                                   Net             -             -       0.483     -           1         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            D             In      -         11.241      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.id_wb_hazard                               CFG4            Y             Out     0.423     11.664      -         
id_wb_hazard                                                                             Net             -             -       0.548     -           2         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            B             In      -         12.212      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.ctrl_stalld_5                              CFG4            Y             Out     0.182     12.394      -         
ctrl_stalld_5                                                                            Net             -             -       0.590     -           3         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            C             In      -         12.984      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.stall                                    CFG4            Y             Out     0.312     13.296      -         
stall                                                                                    Net             -             -       0.689     -           7         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            A             In      -         13.985      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_828_i_o3                        CFG3            Y             Out     0.095     14.081      -         
N_165                                                                                    Net             -             -       0.749     -           11        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[9]                  CFG3            B             In      -         14.829      -         
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.s0_vaddr_i_m3[9]                  CFG3            Y             Out     0.182     15.012      -         
N_193                                                                                    Net             -             -       0.988     -           10        
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.tag_array_0_tag_array_0_0_0       RAM64x18_RT     A_ADDR[3]     In      -         16.000      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 22.035 is 13.716(62.2%) logic and 8.319(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: RTG4FCCC_0/GL1
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                              Arrival          
Instance                                                    Reference          Type     Pin     Net               Time        Slack
                                                            Clock                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[3]      RTG4FCCC_0/GL1     SLE      Q       INSTR_SCMD[0]     0.289       5.848
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[0]      RTG4FCCC_0/GL1     SLE      Q       INSTR_CMD[0]      0.289       5.941
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[25]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[0]     0.289       6.494
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[26]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[1]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[27]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[2]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[28]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[3]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[29]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[4]     0.289       6.497
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[4]      RTG4FCCC_0/GL1     SLE      Q       INSTR_SCMD[1]     0.261       6.529
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[30]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[5]     0.289       6.548
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[31]     RTG4FCCC_0/GL1     SLE      Q       INSTR_DATA[6]     0.289       6.548
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                         Required          
Instance                                       Reference          Type     Pin     Net                          Time         Slack
                                               Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[0\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[0\]_Y_net     9.736        5.848
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[1\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[1\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[2\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[2\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[3\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[3\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[4\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[4\]_Y_net     9.736        5.851
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[5\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[5\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[6\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[6\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[7\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[7\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[8\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[8\]_Y_net     9.736        5.941
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[9\]     RTG4FCCC_0/GL1     DFN1     D       PWDATAS16_F_r\[9\]_Y_net     9.736        5.941
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.736

    - Propagation time:                      3.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.848

    Number of logic level(s):                2
    Starting point:                          DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[3] / Q
    Ending point:                            DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[0\] / D
    The start point is clocked by            RTG4FCCC_0/GL1 [rising] on pin CLK
    The end   point is clocked by            RTG4FCCC_0/GL1 [falling] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[3]     SLE      Q        Out     0.289     0.289       -         
INSTR_SCMD[0]                                              Net      -        -       1.043     -           34        
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR_RNI36L21[0]        CFG4     D        In      -         1.332       -         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR_RNI36L21[0]        CFG4     Y        Out     0.423     1.755       -         
N_227_mux                                                  Net      -        -       0.980     -           3         
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F_r\[0\]               MX2      B        In      -         2.734       -         
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F_r\[0\]               MX2      Y        Out     0.182     2.917       -         
PWDATAS16_F_r\[0\]_Y_net                                   Net      -        -       0.971     -           1         
DDR_MEMORY_CTRL_0.FDDRC_0.PWDATAS16_F\[0\]                 DFN1     D        In      -         3.888       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 4.152 is 1.159(27.9%) logic and 2.994(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uj_jtag_85|un1_duttck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                      Arrival           
Instance                                                       Reference                                Type     Pin     Net                 Time        Slack 
                                                               Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[2]            0.289       -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[1]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[1]            0.289       -0.839
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[3]            0.289       -0.526
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[4]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[4]            0.289       -0.420
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[0]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[0]            0.289       -0.222
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[2]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[2]     0.289       1.134 
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[3]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[3]     0.261       1.226 
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[1]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[1]     0.289       1.391 
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[0]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[0]     0.289       1.431 
CORERISCV_AXI4_0.debugTransportModuleJtag0.skipOpReg           uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       skipOpReg           0.289       2.546 
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                      Required           
Instance                                                    Reference                                Type     Pin     Net                 Time         Slack 
                                                            Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[0]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[0]      4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[4]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[4]      4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[8]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[8]      4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[11]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[11]     4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[12]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[12]     4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[16]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[16]     4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[17]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[17]     4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[21]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[21]     4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[22]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[22]     4.736        -0.892
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[28]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[28]     4.736        -0.892
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.892

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[8] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]                       SLE      Q        Out     0.289     0.289       -         
irReg[2]                                                                  Net      -        -       0.509     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     B        In      -         0.798       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     Y        Out     0.148     0.946       -         
un6_dtm_resp_ready_0_a2_1                                                 Net      -        -       0.622     -           4         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     B        In      -         1.568       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     Y        Out     0.143     1.710       -         
un6_dtm_resp_ready_i                                                      Net      -        -       0.948     -           17        
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     D        In      -         2.658       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     Y        Out     0.401     3.059       -         
N_4422_i                                                                  Net      -        -       0.972     -           46        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     C        In      -         4.031       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     Y        Out     0.287     4.318       -         
N_4672                                                                    Net      -        -       0.749     -           11        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_0[8]               CFG4     D        In      -         5.067       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_0[8]               CFG4     Y        Out     0.423     5.490       -         
shiftReg_11[8]                                                            Net      -        -       0.138     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[8]                    SLE      D        In      -         5.628       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.892 is 1.955(33.2%) logic and 3.937(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.892

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[0] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]                       SLE      Q        Out     0.289     0.289       -         
irReg[2]                                                                  Net      -        -       0.509     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     B        In      -         0.798       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     Y        Out     0.148     0.946       -         
un6_dtm_resp_ready_0_a2_1                                                 Net      -        -       0.622     -           4         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     B        In      -         1.568       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     Y        Out     0.143     1.710       -         
un6_dtm_resp_ready_i                                                      Net      -        -       0.948     -           17        
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     D        In      -         2.658       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     Y        Out     0.401     3.059       -         
N_4422_i                                                                  Net      -        -       0.972     -           46        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     C        In      -         4.031       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     Y        Out     0.287     4.318       -         
N_4672                                                                    Net      -        -       0.749     -           11        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1[0]               CFG4     D        In      -         5.067       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1[0]               CFG4     Y        Out     0.423     5.490       -         
shiftReg_11[0]                                                            Net      -        -       0.138     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[0]                    SLE      D        In      -         5.628       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.892 is 1.955(33.2%) logic and 3.937(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.892

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[4] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]                       SLE      Q        Out     0.289     0.289       -         
irReg[2]                                                                  Net      -        -       0.509     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     B        In      -         0.798       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     Y        Out     0.148     0.946       -         
un6_dtm_resp_ready_0_a2_1                                                 Net      -        -       0.622     -           4         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     B        In      -         1.568       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     Y        Out     0.143     1.710       -         
un6_dtm_resp_ready_i                                                      Net      -        -       0.948     -           17        
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     D        In      -         2.658       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     Y        Out     0.401     3.059       -         
N_4422_i                                                                  Net      -        -       0.972     -           46        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     C        In      -         4.031       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     Y        Out     0.287     4.318       -         
N_4672                                                                    Net      -        -       0.749     -           11        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1[4]               CFG4     D        In      -         5.067       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1[4]               CFG4     Y        Out     0.423     5.490       -         
shiftReg_11[4]                                                            Net      -        -       0.138     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[4]                    SLE      D        In      -         5.628       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.892 is 1.955(33.2%) logic and 3.937(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.892

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[11] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]                       SLE      Q        Out     0.289     0.289       -         
irReg[2]                                                                  Net      -        -       0.509     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     B        In      -         0.798       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     Y        Out     0.148     0.946       -         
un6_dtm_resp_ready_0_a2_1                                                 Net      -        -       0.622     -           4         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     B        In      -         1.568       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     Y        Out     0.143     1.710       -         
un6_dtm_resp_ready_i                                                      Net      -        -       0.948     -           17        
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     D        In      -         2.658       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     Y        Out     0.401     3.059       -         
N_4422_i                                                                  Net      -        -       0.972     -           46        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     C        In      -         4.031       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     Y        Out     0.287     4.318       -         
N_4672                                                                    Net      -        -       0.749     -           11        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_0[11]              CFG4     D        In      -         5.067       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_0[11]              CFG4     Y        Out     0.423     5.490       -         
shiftReg_11[11]                                                           Net      -        -       0.138     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[11]                   SLE      D        In      -         5.628       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.892 is 1.955(33.2%) logic and 3.937(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.892

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[12] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]                       SLE      Q        Out     0.289     0.289       -         
irReg[2]                                                                  Net      -        -       0.509     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     B        In      -         0.798       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_1_sqmuxa_0_a2_0_0     CFG2     Y        Out     0.148     0.946       -         
un6_dtm_resp_ready_0_a2_1                                                 Net      -        -       0.622     -           4         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     B        In      -         1.568       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un6_dtm_resp_ready_0_a2        CFG4     Y        Out     0.143     1.710       -         
un6_dtm_resp_ready_i                                                      Net      -        -       0.948     -           17        
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     D        In      -         2.658       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.busyReg_RNIV2L31               CFG4     Y        Out     0.401     3.059       -         
N_4422_i                                                                  Net      -        -       0.972     -           46        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     C        In      -         4.031       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_1_a2_5[0]          CFG4     Y        Out     0.287     4.318       -         
N_4672                                                                    Net      -        -       0.749     -           11        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_0[12]              CFG4     D        In      -         5.067       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11_0[12]              CFG4     Y        Out     0.423     5.490       -         
shiftReg_11[12]                                                           Net      -        -       0.138     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[12]                   SLE      D        In      -         5.628       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.892 is 1.955(33.2%) logic and 3.937(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                         Arrival          
Instance                             Reference     Type      Pin          Net                         Time        Slack
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UJTAG_0_UIREG[1]            0.000       2.234
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UJTAG_0_UIREG[0]            0.000       2.236
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UJTAG_0_UIREG[2]            0.000       2.354
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UJTAG_0_UIREG[3]            0.000       2.370
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UJTAG_0_UIREG[6]            0.000       2.443
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UJTAG_0_UIREG[4]            0.000       2.493
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UJTAG_0_UDRCAP              0.000       2.562
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[7]     UJTAG_0_UIREG[7]            0.000       3.253
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[5]     UJTAG_0_UIREG[5]            0.000       3.306
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UTDI         COREJTAGDEBUG_0_TGT_TDI     0.000       3.336
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                       Required          
Instance                                        Reference     Type     Pin     Net             Time         Slack
                                                Clock                                                            
-----------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     System        SLE      D       state_20[1]     9.736        2.234
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     System        SLE      D       N_4447_i        9.771        3.295
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     System        SLE      D       state_20[0]     9.736        3.587
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     System        SLE      D       state_20[3]     9.736        3.874
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo        System        SLE      D       tckgo_10        9.736        4.064
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]     System        SLE      D       N_4448_i        9.771        4.343
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     System        SLE      D       count_16[3]     9.736        4.854
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     System        SLE      D       count_16[0]     9.736        4.984
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     System        SLE      D       count_16[1]     9.736        4.984
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     System        SLE      D       count_16[2]     9.736        4.984
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.736

    - Propagation time:                      7.501
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.234

    Number of logic level(s):                8
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJTAG_0 / UIREG[1]
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin          Pin               Arrival     No. of    
Name                                                          Type      Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0                              UJTAG     UIREG[1]     Out     0.000     0.000       -         
UJTAG_0_UIREG[1]                                              Net       -            -       0.971     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                   CFG3      C            In      -         0.971       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                   CFG3      Y            Out     0.283     1.255       -         
state6_4                                                      Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                     CFG4      D            In      -         1.738       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                     CFG4      Y            Out     0.401     2.139       -         
state6                                                        Net       -            -       0.706     -           8         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_RNIRP3S             CFG3      C            In      -         2.845       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_RNIRP3S             CFG3      Y            Out     0.287     3.132       -         
un1_udrupd_i_1                                                Net       -            -       0.670     -           6         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un4_utdo_0_a2_RNILF132     CFG4      D            In      -         3.801       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un4_utdo_0_a2_RNILF132     CFG4      Y            Out     0.423     4.224       -         
state_4_sqmuxa_2_s11_0_2                                      Net       -            -       0.590     -           3         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_7[1]        CFG3      B            In      -         4.814       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_7[1]        CFG3      Y            Out     0.182     4.996       -         
state_4_sqmuxa_2_s11_0                                        Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_3[1]        CFG4      C            In      -         5.479       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_3[1]        CFG4      Y            Out     0.312     5.792       -         
state_1_1_iv_3[1]                                             Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_1[1]        CFG4      B            In      -         6.275       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_1[1]        CFG4      Y            Out     0.182     6.457       -         
state_1_1_iv_4[1]                                             Net       -            -       0.483     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[1]              CFG4      D            In      -         6.940       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[1]              CFG4      Y            Out     0.423     7.363       -         
state_20[1]                                                   Net       -            -       0.138     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]                   SLE       D            In      -         7.501       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 7.766 is 2.758(35.5%) logic and 5.008(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:14s; Memory used current: 326MB peak: 360MB)


Finished timing report (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:14s; Memory used current: 326MB peak: 360MB)

---------------------------------------
Resource Usage Report for RTG4_CoreRISCV_AXI4_BaseDesign 

Mapping to part: rt4g150cg1657-1
Cell usage:
AND2            2 uses
CCC             1 use
CLKINT          8 uses
DFN1            28 uses
FDDR_W          1 use
INV             1 use
MX2             28 uses
RCOSC_50MHZ     1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           31 uses
CFG2           1801 uses
CFG3           2850 uses
CFG4           4726 uses

Carry cells:
ARI1            1070 uses - used for arithmetic functions
ARI1            80 uses - used for Wide-Mux implementation
Total ARI1      1150 uses


Sequential Cells: 
SLE            5088 uses

DSP Blocks:    2 of 462 (0%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 105
I/O primitives: 94
BIBUF          36 uses
BIBUF_DIFF     4 uses
INBUF          13 uses
OUTBUF         40 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 8 of 8 (100%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18_RT) : 8 of 209 (3%)
Total Block RAMs (RAM64x18_RT) : 64 of 210 (30%)

Total LUTs:    10558

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18_RT Interface Logic : SLEs = 2304; LUTs = 2304;
RAM1K18_RT  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  5088 + 2304 + 288 + 72 = 7752;
Total number of LUTs after P&R:  10558 + 2304 + 288 + 72 = 13222;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:14s; Memory used current: 70MB peak: 360MB)

Process took 0h:01m:16s realtime, 0h:01m:14s cputime
# Wed Jul 12 18:49:14 2017

###########################################################]
