--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6310.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" 
TS_okHostClk PHASE -0.93         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52695 paths analyzed, 8014 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.577ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/hi_dataout_4 (SLICE_X29Y44.A5), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/core0/core0/hi_dataout_4 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.295 - 0.315)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/core0/core0/hi_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.DQ      Tcko                  0.476   okHE<33>
                                                       host/core0/core0/ti_addr_1
    SLICE_X29Y49.B4      net (fanout=43)       2.479   okHE<33>
    SLICE_X29Y49.B       Tilo                  0.259   wo3e/wirehold<5>
                                                       wo3e/ti_addr[7]_ep_addr[7]_equal_5_o81
    SLICE_X29Y49.A2      net (fanout=1)        1.165   wo3e/ti_addr[7]_ep_addr[7]_equal_5_o8
    SLICE_X29Y49.A       Tilo                  0.259   wo3e/wirehold<5>
                                                       wo3e/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X28Y53.B2      net (fanout=6)        1.745   wo3e/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X28Y53.B       Tilo                  0.235   okEH<4>
                                                       wireOR/okEH<979>7
    SLICE_X29Y44.B4      net (fanout=1)        1.942   okEH<4>
    SLICE_X29Y44.B       Tilo                  0.259   host/okCH<8>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>_SW0
    SLICE_X29Y44.A5      net (fanout=1)        0.230   host/core0/N82
    SLICE_X29Y44.CLK     Tas                   0.373   host/okCH<8>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>
                                                       host/core0/core0/hi_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                      9.422ns (1.861ns logic, 7.561ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/core0/core0/hi_dataout_4 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.252ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.611 - 0.621)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/core0/core0/hi_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   okHE<38>
                                                       host/core0/core0/ti_addr_6
    SLICE_X29Y49.B5      net (fanout=41)       2.260   okHE<38>
    SLICE_X29Y49.B       Tilo                  0.259   wo3e/wirehold<5>
                                                       wo3e/ti_addr[7]_ep_addr[7]_equal_5_o81
    SLICE_X29Y49.A2      net (fanout=1)        1.165   wo3e/ti_addr[7]_ep_addr[7]_equal_5_o8
    SLICE_X29Y49.A       Tilo                  0.259   wo3e/wirehold<5>
                                                       wo3e/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X28Y53.B2      net (fanout=6)        1.745   wo3e/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X28Y53.B       Tilo                  0.235   okEH<4>
                                                       wireOR/okEH<979>7
    SLICE_X29Y44.B4      net (fanout=1)        1.942   okEH<4>
    SLICE_X29Y44.B       Tilo                  0.259   host/okCH<8>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>_SW0
    SLICE_X29Y44.A5      net (fanout=1)        0.230   host/core0/N82
    SLICE_X29Y44.CLK     Tas                   0.373   host/okCH<8>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>
                                                       host/core0/core0/hi_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (1.910ns logic, 7.342ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/core0/core0/hi_dataout_4 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.061ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.611 - 0.621)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/core0/core0/hi_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.525   okHE<38>
                                                       host/core0/core0/ti_addr_5
    SLICE_X29Y49.B6      net (fanout=42)       2.069   okHE<37>
    SLICE_X29Y49.B       Tilo                  0.259   wo3e/wirehold<5>
                                                       wo3e/ti_addr[7]_ep_addr[7]_equal_5_o81
    SLICE_X29Y49.A2      net (fanout=1)        1.165   wo3e/ti_addr[7]_ep_addr[7]_equal_5_o8
    SLICE_X29Y49.A       Tilo                  0.259   wo3e/wirehold<5>
                                                       wo3e/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X28Y53.B2      net (fanout=6)        1.745   wo3e/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X28Y53.B       Tilo                  0.235   okEH<4>
                                                       wireOR/okEH<979>7
    SLICE_X29Y44.B4      net (fanout=1)        1.942   okEH<4>
    SLICE_X29Y44.B       Tilo                  0.259   host/okCH<8>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>_SW0
    SLICE_X29Y44.A5      net (fanout=1)        0.230   host/core0/N82
    SLICE_X29Y44.CLK     Tas                   0.373   host/okCH<8>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>
                                                       host/core0/core0/hi_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                      9.061ns (1.910ns logic, 7.151ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/hi_dataout_23 (SLICE_X25Y36.C6), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.609 - 0.626)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.BQ      Tcko                  0.525   okHE<39>
                                                       host/core0/core0/ti_addr_7
    SLICE_X21Y46.C2      net (fanout=41)       2.291   okHE<39>
    SLICE_X21Y46.C       Tilo                  0.259   poa0/ti_addr[7]_ep_addr[7]_equal_7_o8
                                                       poa0/ti_addr[7]_ep_addr[7]_equal_7_o83
    SLICE_X25Y59.D1      net (fanout=34)       2.279   poa0/ti_addr[7]_ep_addr[7]_equal_7_o
    SLICE_X25Y59.D       Tilo                  0.259   okEH<23>
                                                       wireOR/okEH<998>7
    SLICE_X25Y36.D3      net (fanout=1)        2.955   okEH<23>
    SLICE_X25Y36.D       Tilo                  0.259   host/okCH<26>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X25Y36.C6      net (fanout=1)        0.143   host/core0/N52
    SLICE_X25Y36.CLK     Tas                   0.373   host/okCH<26>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       host/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                      9.343ns (1.675ns logic, 7.668ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.609 - 0.621)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   okHE<38>
                                                       host/core0/core0/ti_addr_6
    SLICE_X21Y46.D5      net (fanout=41)       1.842   okHE<38>
    SLICE_X21Y46.D       Tilo                  0.259   poa0/ti_addr[7]_ep_addr[7]_equal_7_o8
                                                       poa0/ti_addr[7]_ep_addr[7]_equal_7_o81
    SLICE_X21Y46.C6      net (fanout=1)        0.143   poa0/ti_addr[7]_ep_addr[7]_equal_7_o8
    SLICE_X21Y46.C       Tilo                  0.259   poa0/ti_addr[7]_ep_addr[7]_equal_7_o8
                                                       poa0/ti_addr[7]_ep_addr[7]_equal_7_o83
    SLICE_X25Y59.D1      net (fanout=34)       2.279   poa0/ti_addr[7]_ep_addr[7]_equal_7_o
    SLICE_X25Y59.D       Tilo                  0.259   okEH<23>
                                                       wireOR/okEH<998>7
    SLICE_X25Y36.D3      net (fanout=1)        2.955   okEH<23>
    SLICE_X25Y36.D       Tilo                  0.259   host/okCH<26>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X25Y36.C6      net (fanout=1)        0.143   host/core0/N52
    SLICE_X25Y36.CLK     Tas                   0.373   host/okCH<26>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       host/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                      9.296ns (1.934ns logic, 7.362ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.183ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.BQ      Tcko                  0.476   okHE<33>
                                                       host/core0/core0/ti_addr_0
    SLICE_X21Y46.C1      net (fanout=44)       2.180   okHE<32>
    SLICE_X21Y46.C       Tilo                  0.259   poa0/ti_addr[7]_ep_addr[7]_equal_7_o8
                                                       poa0/ti_addr[7]_ep_addr[7]_equal_7_o83
    SLICE_X25Y59.D1      net (fanout=34)       2.279   poa0/ti_addr[7]_ep_addr[7]_equal_7_o
    SLICE_X25Y59.D       Tilo                  0.259   okEH<23>
                                                       wireOR/okEH<998>7
    SLICE_X25Y36.D3      net (fanout=1)        2.955   okEH<23>
    SLICE_X25Y36.D       Tilo                  0.259   host/okCH<26>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X25Y36.C6      net (fanout=1)        0.143   host/core0/N52
    SLICE_X25Y36.CLK     Tas                   0.373   host/okCH<26>
                                                       host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       host/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (1.626ns logic, 7.557ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point wi03/ep_datahold_12 (SLICE_X37Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_dataout_12 (FF)
  Destination:          wi03/ep_datahold_12 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.306ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.675 - 0.718)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_dataout_12 to wi03/ep_datahold_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y26.BQ      Tcko                  0.525   okHE<14>
                                                       host/core0/core0/ti_dataout_12
    SLICE_X37Y103.AX     net (fanout=14)       8.667   okHE<12>
    SLICE_X37Y103.CLK    Tdick                 0.114   wi03/ep_datahold<15>
                                                       wi03/ep_datahold_12
    -------------------------------------------------  ---------------------------
    Total                                      9.306ns (0.639ns logic, 8.667ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y4.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[0].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         okHE<40> rising at 8.990ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[0].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC0
                                                       host/core0/core0/a0/pc0/address_loop[0].pc_flop
    RAMB16_X1Y4.ADDRA4   net (fanout=3)        0.139   host/core0/core0/a0/pico_addr<0>
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.134ns logic, 0.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y4.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[1].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         okHE<40> rising at 8.990ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[1].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC0
                                                       host/core0/core0/a0/pc0/address_loop[1].pc_flop
    RAMB16_X1Y4.ADDRA5   net (fanout=3)        0.139   host/core0/core0/a0/pico_addr<1>
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.134ns logic, 0.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y4.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[2].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         okHE<40> rising at 8.990ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[2].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC0
                                                       host/core0/core0/a0/pc0/address_loop[2].pc_flop
    RAMB16_X1Y4.ADDRA6   net (fanout=3)        0.139   host/core0/core0/a0/pico_addr<2>
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.134ns logic, 0.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.930ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: okHE<40>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: okHE<40>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: okHE<40>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y36.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD     
    TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13272 paths analyzed, 1285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.704ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X58Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (2.001 - 2.423)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.DQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X31Y95.B5      net (fanout=1)        1.078   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X31Y95.B       Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X58Y110.SR     net (fanout=58)       3.072   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X58Y110.CLK    Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (1.017ns logic, 4.150ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.594 - 0.645)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y82.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X31Y95.B6      net (fanout=3)        2.501   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X31Y95.B       Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X58Y110.SR     net (fanout=58)       3.072   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X58Y110.CLK    Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (1.017ns logic, 5.573ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X58Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (2.001 - 2.423)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.DQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X31Y95.B5      net (fanout=1)        1.078   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X31Y95.B       Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X58Y110.SR     net (fanout=58)       3.072   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X58Y110.CLK    Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (1.006ns logic, 4.150ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.594 - 0.645)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y82.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X31Y95.B6      net (fanout=3)        2.501   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X31Y95.B       Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X58Y110.SR     net (fanout=58)       3.072   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X58Y110.CLK    Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (1.006ns logic, 5.573ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X58Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.133ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (2.001 - 2.423)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.DQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X31Y95.B5      net (fanout=1)        1.078   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X31Y95.B       Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X58Y110.SR     net (fanout=58)       3.072   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X58Y110.CLK    Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (0.983ns logic, 4.150ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.594 - 0.645)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y82.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X31Y95.B6      net (fanout=3)        2.501   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X31Y95.B       Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X58Y110.SR     net (fanout=58)       3.072   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X58Y110.CLK    Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (0.983ns logic, 5.573ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4 (SLICE_X9Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    SLICE_X9Y109.AX      net (fanout=2)        0.150   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<4>
    SLICE_X9Y109.CLK     Tckdi       (-Th)    -0.059   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.259ns logic, 0.150ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0 (SLICE_X2Y97.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0
    SLICE_X2Y97.B6       net (fanout=1)        0.018   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<0>
    SLICE_X2Y97.CLK      Tah         (-Th)    -0.197   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<2>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux811
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.395ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X4Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y100.AQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    SLICE_X4Y100.A6      net (fanout=2)        0.028   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    SLICE_X4Y100.CLK     Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 
= PERIOD TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3         
/ 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6546 paths analyzed, 1875 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3827.840ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X49Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.204ns (4.439 - 14.643)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.DQ     Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X49Y108.DX     net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
    SLICE_X49Y108.CLK    Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X50Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.202ns (4.442 - 14.644)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y109.DMUX   Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X50Y109.C5     net (fanout=1)        0.429   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>
    SLICE_X50Y109.CLK    Tas                   0.221   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.739ns logic, 0.429ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X54Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.204ns (4.442 - 14.646)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AMUX   Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<11>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X54Y110.AX     net (fanout=1)        0.479   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>
    SLICE_X54Y110.CLK    Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.632ns logic, 0.479ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1 to SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.BQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data<3>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1
    RAMB16_X0Y32.DIA1    net (fanout=1)        0.163   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data<1>
    RAMB16_X0Y32.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.145ns logic, 0.163ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4 to SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.AMUX     Tshcko                0.244   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data<3>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4
    RAMB16_X0Y32.DIA4    net (fanout=1)        0.121   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data<4>
    RAMB16_X0Y32.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.191ns logic, 0.121ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5 to SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.BMUX     Tshcko                0.244   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data<3>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5
    RAMB16_X0Y32.DIA5    net (fanout=1)        0.121   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data<5>
    RAMB16_X0Y32.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.191ns logic, 0.121ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 
0.84 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857952868 paths analyzed, 5620 endpoints analyzed, 74 failing endpoints
 74 timing errors detected. (71 setup errors, 3 hold errors, 0 component switching limit errors)
 Minimum period is  19.743ns.
--------------------------------------------------------------------------------

Paths for end point DAC_output_1/DAC_DIN (SLICE_X42Y51.A5), 197845111 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_0 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      19.656ns (Levels of Logic = 27)
  Clock Path Skew:      -0.052ns (0.706 - 0.758)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_0 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.AQ      Tcko                  0.525   DAC_reref_register<0>
                                                       DAC_reref_register_0
    SLICE_X30Y62.A6      net (fanout=8)        1.421   DAC_reref_register<0>
    SLICE_X30Y62.COUT    Topcya                0.474   DAC_register_1<0>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_lut<0>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y63.COUT    Tbyp                  0.093   DAC_register_1<5>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y64.CIN     net (fanout=1)        0.135   DAC_output_1/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y64.COUT    Tbyp                  0.093   DAC_register_1<10>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y65.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y65.DMUX    Tcind                 0.320   DAC_register_1<8>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X30Y61.A5      net (fanout=26)       0.828   DAC_output_1/n0241<15>
    SLICE_X30Y61.A       Tilo                  0.254   DAC_register_1<3>
                                                       DAC_output_1/Mmux_HPF_input91
    SLICE_X32Y57.C6      net (fanout=2)        0.803   DAC_output_1/HPF_input<2>
    SLICE_X32Y57.COUT    Topcyc                0.325   DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
    SLICE_X32Y58.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
    SLICE_X32Y58.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X32Y59.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X32Y59.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X32Y60.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X32Y60.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X32Y61.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X32Y61.BMUX    Tcinb                 0.277   DAC_output_1/n0235<17>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X37Y57.B3      net (fanout=17)       0.910   DAC_output_1/n0235<17>
    SLICE_X37Y57.B       Tilo                  0.259   N495
                                                       DAC_output_1/Mmux_HPF_output18
    SLICE_X39Y55.C4      net (fanout=10)       0.855   DAC_output_1/Mmux_HPF_output18
    SLICE_X39Y55.CMUX    Tilo                  0.337   DAC_output_1/Mmux_DAC_input_suppressed19
                                                       DAC_output_1/Mmux_HPF_output13_SW0
    SLICE_X39Y55.A6      net (fanout=1)        0.596   N505
    SLICE_X39Y55.A       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_suppressed19
                                                       DAC_output_1/Mmux_HPF_output13
    SLICE_X38Y52.C6      net (fanout=5)        0.644   DAC_output_1/HPF_output<6>
    SLICE_X38Y52.COUT    Topcyc                0.328   DAC_output_1/Madd_add_result_cy<7>
                                                       DAC_output_1/Madd_add_result_lut<6>
                                                       DAC_output_1/Madd_add_result_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.093   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X38Y54.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X38Y51.B4      net (fanout=75)       0.894   DAC_output_1/add_result<15>
    SLICE_X38Y51.B       Tilo                  0.254   DAC_output_1/DAC_input_suppressed<12>
                                                       DAC_output_1/Mmux_DAC_input_suppressed41
    SLICE_X39Y52.D2      net (fanout=18)       0.792   DAC_output_1/DAC_input_suppressed<12>
    SLICE_X39Y52.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X39Y52.C5      net (fanout=20)       0.473   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X39Y52.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X40Y50.A4      net (fanout=7)        0.783   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X40Y50.A       Tilo                  0.235   DAC_output_1/DAC_input_suppressed<7>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14
    SLICE_X40Y50.C1      net (fanout=1)        0.538   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
    SLICE_X40Y50.CMUX    Tilo                  0.403   DAC_output_1/DAC_input_suppressed<7>
                                                       DAC_output_1/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X37Y52.C6      net (fanout=1)        0.866   DAC_output_1/DAC_input_scaled<7>
    SLICE_X37Y52.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X37Y52.A6      net (fanout=1)        0.327   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X37Y52.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X42Y51.D3      net (fanout=1)        0.913   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X42Y51.D       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X42Y51.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X42Y51.C       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X42Y51.B4      net (fanout=1)        0.303   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X42Y51.B       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_63_o_Select_57_o3
    SLICE_X42Y51.A5      net (fanout=1)        0.196   DAC_output_1/main_state[31]_GND_63_o_Select_57_o3
    SLICE_X42Y51.CLK     Tas                   0.349   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_63_o_Select_57_o4
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     19.656ns (7.212ns logic, 12.444ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_0 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      19.651ns (Levels of Logic = 27)
  Clock Path Skew:      -0.052ns (0.706 - 0.758)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_0 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.AQ      Tcko                  0.525   DAC_reref_register<0>
                                                       DAC_reref_register_0
    SLICE_X30Y62.A6      net (fanout=8)        1.421   DAC_reref_register<0>
    SLICE_X30Y62.COUT    Topcya                0.474   DAC_register_1<0>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_lut<0>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y63.COUT    Tbyp                  0.093   DAC_register_1<5>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y64.CIN     net (fanout=1)        0.135   DAC_output_1/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y64.COUT    Tbyp                  0.093   DAC_register_1<10>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y65.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y65.DMUX    Tcind                 0.320   DAC_register_1<8>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X30Y61.A5      net (fanout=26)       0.828   DAC_output_1/n0241<15>
    SLICE_X30Y61.A       Tilo                  0.254   DAC_register_1<3>
                                                       DAC_output_1/Mmux_HPF_input91
    SLICE_X32Y57.C6      net (fanout=2)        0.803   DAC_output_1/HPF_input<2>
    SLICE_X32Y57.COUT    Topcyc                0.325   DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
    SLICE_X32Y58.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
    SLICE_X32Y58.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X32Y59.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X32Y59.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X32Y60.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X32Y60.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X32Y61.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X32Y61.BMUX    Tcinb                 0.277   DAC_output_1/n0235<17>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X37Y57.B3      net (fanout=17)       0.910   DAC_output_1/n0235<17>
    SLICE_X37Y57.B       Tilo                  0.259   N495
                                                       DAC_output_1/Mmux_HPF_output18
    SLICE_X39Y55.C4      net (fanout=10)       0.855   DAC_output_1/Mmux_HPF_output18
    SLICE_X39Y55.CMUX    Tilo                  0.337   DAC_output_1/Mmux_DAC_input_suppressed19
                                                       DAC_output_1/Mmux_HPF_output13_SW0
    SLICE_X39Y55.A6      net (fanout=1)        0.596   N505
    SLICE_X39Y55.A       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_suppressed19
                                                       DAC_output_1/Mmux_HPF_output13
    SLICE_X38Y52.C6      net (fanout=5)        0.644   DAC_output_1/HPF_output<6>
    SLICE_X38Y52.COUT    Topcyc                0.328   DAC_output_1/Madd_add_result_cy<7>
                                                       DAC_output_1/Madd_add_result_lut<6>
                                                       DAC_output_1/Madd_add_result_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.093   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X38Y54.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X36Y53.B3      net (fanout=75)       0.976   DAC_output_1/add_result<15>
    SLICE_X36Y53.B       Tilo                  0.235   DAC_output_1/DAC_input_suppressed<9>
                                                       DAC_output_1/Mmux_DAC_input_suppressed161
    SLICE_X39Y54.C2      net (fanout=17)       0.833   DAC_output_1/DAC_input_suppressed<9>
    SLICE_X39Y54.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed<13>
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X39Y52.C6      net (fanout=2)        0.364   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7
    SLICE_X39Y52.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X40Y50.A4      net (fanout=7)        0.783   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X40Y50.A       Tilo                  0.235   DAC_output_1/DAC_input_suppressed<7>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14
    SLICE_X40Y50.C1      net (fanout=1)        0.538   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
    SLICE_X40Y50.CMUX    Tilo                  0.403   DAC_output_1/DAC_input_suppressed<7>
                                                       DAC_output_1/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X37Y52.C6      net (fanout=1)        0.866   DAC_output_1/DAC_input_scaled<7>
    SLICE_X37Y52.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X37Y52.A6      net (fanout=1)        0.327   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X37Y52.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X42Y51.D3      net (fanout=1)        0.913   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X42Y51.D       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X42Y51.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X42Y51.C       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X42Y51.B4      net (fanout=1)        0.303   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X42Y51.B       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_63_o_Select_57_o3
    SLICE_X42Y51.A5      net (fanout=1)        0.196   DAC_output_1/main_state[31]_GND_63_o_Select_57_o3
    SLICE_X42Y51.CLK     Tas                   0.349   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_63_o_Select_57_o4
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     19.651ns (7.193ns logic, 12.458ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_0 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      19.627ns (Levels of Logic = 27)
  Clock Path Skew:      -0.052ns (0.706 - 0.758)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_0 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.AQ      Tcko                  0.525   DAC_reref_register<0>
                                                       DAC_reref_register_0
    SLICE_X30Y62.A6      net (fanout=8)        1.421   DAC_reref_register<0>
    SLICE_X30Y62.COUT    Topcya                0.474   DAC_register_1<0>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_lut<0>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y63.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y63.COUT    Tbyp                  0.093   DAC_register_1<5>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y64.CIN     net (fanout=1)        0.135   DAC_output_1/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y64.COUT    Tbyp                  0.093   DAC_register_1<10>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y65.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y65.DMUX    Tcind                 0.320   DAC_register_1<8>
                                                       DAC_output_1/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X30Y61.A5      net (fanout=26)       0.828   DAC_output_1/n0241<15>
    SLICE_X30Y61.A       Tilo                  0.254   DAC_register_1<3>
                                                       DAC_output_1/Mmux_HPF_input91
    SLICE_X32Y57.C6      net (fanout=2)        0.803   DAC_output_1/HPF_input<2>
    SLICE_X32Y57.COUT    Topcyc                0.325   DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
    SLICE_X32Y58.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<3>
    SLICE_X32Y58.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X32Y59.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X32Y59.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X32Y60.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X32Y60.COUT    Tbyp                  0.091   DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X32Y61.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X32Y61.BMUX    Tcinb                 0.277   DAC_output_1/n0235<17>
                                                       DAC_output_1/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X37Y57.B3      net (fanout=17)       0.910   DAC_output_1/n0235<17>
    SLICE_X37Y57.B       Tilo                  0.259   N495
                                                       DAC_output_1/Mmux_HPF_output18
    SLICE_X39Y55.C4      net (fanout=10)       0.855   DAC_output_1/Mmux_HPF_output18
    SLICE_X39Y55.CMUX    Tilo                  0.337   DAC_output_1/Mmux_DAC_input_suppressed19
                                                       DAC_output_1/Mmux_HPF_output13_SW0
    SLICE_X39Y55.A6      net (fanout=1)        0.596   N505
    SLICE_X39Y55.A       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_suppressed19
                                                       DAC_output_1/Mmux_HPF_output13
    SLICE_X38Y52.C6      net (fanout=5)        0.644   DAC_output_1/HPF_output<6>
    SLICE_X38Y52.COUT    Topcyc                0.328   DAC_output_1/Madd_add_result_cy<7>
                                                       DAC_output_1/Madd_add_result_lut<6>
                                                       DAC_output_1/Madd_add_result_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.093   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X38Y54.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X41Y53.D5      net (fanout=75)       0.761   DAC_output_1/add_result<15>
    SLICE_X41Y53.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed<10>
                                                       DAC_output_1/Mmux_DAC_input_suppressed21
    SLICE_X39Y54.C1      net (fanout=26)       1.000   DAC_output_1/DAC_input_suppressed<10>
    SLICE_X39Y54.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed<13>
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X39Y52.C6      net (fanout=2)        0.364   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7
    SLICE_X39Y52.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X40Y50.A4      net (fanout=7)        0.783   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X40Y50.A       Tilo                  0.235   DAC_output_1/DAC_input_suppressed<7>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14
    SLICE_X40Y50.C1      net (fanout=1)        0.538   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
    SLICE_X40Y50.CMUX    Tilo                  0.403   DAC_output_1/DAC_input_suppressed<7>
                                                       DAC_output_1/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X37Y52.C6      net (fanout=1)        0.866   DAC_output_1/DAC_input_scaled<7>
    SLICE_X37Y52.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X37Y52.A6      net (fanout=1)        0.327   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X37Y52.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X42Y51.D3      net (fanout=1)        0.913   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X42Y51.D       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X42Y51.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X42Y51.C       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X42Y51.B4      net (fanout=1)        0.303   DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X42Y51.B       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_63_o_Select_57_o3
    SLICE_X42Y51.A5      net (fanout=1)        0.196   DAC_output_1/main_state[31]_GND_63_o_Select_57_o3
    SLICE_X42Y51.CLK     Tas                   0.349   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_63_o_Select_57_o4
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     19.627ns (7.217ns logic, 12.410ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_2/DAC_DIN (SLICE_X44Y87.A5), 197845113 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_0 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      19.077ns (Levels of Logic = 25)
  Clock Path Skew:      -0.082ns (0.579 - 0.661)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_0 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.AQ      Tcko                  0.525   DAC_reref_register<0>
                                                       DAC_reref_register_0
    SLICE_X30Y70.A6      net (fanout=8)        0.945   DAC_reref_register<0>
    SLICE_X30Y70.COUT    Topcya                0.474   DAC_register_2<7>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_lut<0>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y71.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y71.COUT    Tbyp                  0.093   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y72.CIN     net (fanout=1)        0.082   DAC_output_2/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y72.COUT    Tbyp                  0.093   DAC_register_2<1>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y73.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y73.DMUX    Tcind                 0.320   DAC_register_2<8>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X30Y74.A5      net (fanout=26)       0.810   DAC_output_2/n0241<15>
    SLICE_X30Y74.A       Tilo                  0.254   DAC_register_2<13>
                                                       DAC_output_2/Mmux_HPF_input151
    SLICE_X34Y76.A6      net (fanout=2)        0.631   DAC_output_2/HPF_input<8>
    SLICE_X34Y76.COUT    Topcya                0.474   DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_lut<8>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X34Y77.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X34Y77.COUT    Tbyp                  0.093   DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X34Y78.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X34Y78.BMUX    Tcinb                 0.310   DAC_output_2/n0235<17>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X39Y78.C5      net (fanout=17)       0.693   DAC_output_2/n0235<17>
    SLICE_X39Y78.C       Tilo                  0.259   SDRAM_FIFO_inst/pipe_in_word_count_ti<3>
                                                       DAC_output_2/Mmux_HPF_output18
    SLICE_X40Y77.D5      net (fanout=10)       0.528   DAC_output_2/Mmux_HPF_output18
    SLICE_X40Y77.DMUX    Tilo                  0.298   N483
                                                       DAC_output_2/Mmux_HPF_output11_SW0
    SLICE_X40Y77.B1      net (fanout=1)        0.772   N485
    SLICE_X40Y77.B       Tilo                  0.235   N483
                                                       DAC_output_2/Mmux_HPF_output11
    SLICE_X40Y79.A6      net (fanout=5)        0.387   DAC_output_2/HPF_output<4>
    SLICE_X40Y79.COUT    Topcya                0.472   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<4>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X40Y80.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X40Y80.COUT    Tbyp                  0.091   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X40Y81.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X40Y81.DMUX    Tcind                 0.289   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X44Y84.B3      net (fanout=40)       1.551   DAC_output_2/subtract_result<15>
    SLICE_X44Y84.B       Tilo                  0.254   DAC_output_2/DAC_input_suppressed<11>
                                                       DAC_output_2/Mmux_DAC_input_suppressed31
    SLICE_X45Y83.A2      net (fanout=19)       0.787   DAC_output_2/DAC_input_suppressed<11>
    SLICE_X45Y83.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<2>
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X45Y84.C2      net (fanout=2)        0.722   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7
    SLICE_X45Y84.C       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X44Y81.A3      net (fanout=7)        0.798   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X44Y81.A       Tilo                  0.254   DAC_output_2/DAC_input_suppressed<7>
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14
    SLICE_X44Y81.C1      net (fanout=1)        0.540   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
    SLICE_X44Y81.CMUX    Tilo                  0.430   DAC_output_2/DAC_input_suppressed<7>
                                                       DAC_output_2/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X45Y80.C6      net (fanout=1)        0.438   DAC_output_2/DAC_input_scaled<7>
    SLICE_X45Y80.C       Tilo                  0.259   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X45Y80.A6      net (fanout=1)        0.327   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X45Y80.A       Tilo                  0.259   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X44Y87.D3      net (fanout=1)        0.993   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X44Y87.D       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X44Y87.C6      net (fanout=1)        0.143   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o55
    SLICE_X44Y87.C       Tilo                  0.255   DAC_output_2/DAC_DIN
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X44Y87.B4      net (fanout=1)        0.309   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X44Y87.B       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X44Y87.A5      net (fanout=1)        0.247   DAC_output_2/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X44Y87.CLK     Tas                   0.339   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_63_o_Select_57_o6
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     19.077ns (7.356ns logic, 11.721ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_0 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      19.050ns (Levels of Logic = 26)
  Clock Path Skew:      -0.082ns (0.579 - 0.661)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_0 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.AQ      Tcko                  0.525   DAC_reref_register<0>
                                                       DAC_reref_register_0
    SLICE_X30Y70.A6      net (fanout=8)        0.945   DAC_reref_register<0>
    SLICE_X30Y70.COUT    Topcya                0.474   DAC_register_2<7>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_lut<0>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y71.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y71.COUT    Tbyp                  0.093   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y72.CIN     net (fanout=1)        0.082   DAC_output_2/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y72.COUT    Tbyp                  0.093   DAC_register_2<1>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y73.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y73.DMUX    Tcind                 0.320   DAC_register_2<8>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X33Y73.C3      net (fanout=26)       0.667   DAC_output_2/n0241<15>
    SLICE_X33Y73.C       Tilo                  0.259   DAC_output_2/HPF_input<5>
                                                       DAC_output_2/Mmux_HPF_input121
    SLICE_X34Y75.B5      net (fanout=2)        0.637   DAC_output_2/HPF_input<5>
    SLICE_X34Y75.COUT    Topcyb                0.483   DAC_output_2/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_lut<5>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X34Y76.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X34Y76.COUT    Tbyp                  0.093   DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X34Y77.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X34Y77.COUT    Tbyp                  0.093   DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X34Y78.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X34Y78.BMUX    Tcinb                 0.310   DAC_output_2/n0235<17>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X39Y78.C5      net (fanout=17)       0.693   DAC_output_2/n0235<17>
    SLICE_X39Y78.C       Tilo                  0.259   SDRAM_FIFO_inst/pipe_in_word_count_ti<3>
                                                       DAC_output_2/Mmux_HPF_output18
    SLICE_X40Y77.D5      net (fanout=10)       0.528   DAC_output_2/Mmux_HPF_output18
    SLICE_X40Y77.DMUX    Tilo                  0.298   N483
                                                       DAC_output_2/Mmux_HPF_output11_SW0
    SLICE_X40Y77.B1      net (fanout=1)        0.772   N485
    SLICE_X40Y77.B       Tilo                  0.235   N483
                                                       DAC_output_2/Mmux_HPF_output11
    SLICE_X40Y79.A6      net (fanout=5)        0.387   DAC_output_2/HPF_output<4>
    SLICE_X40Y79.COUT    Topcya                0.472   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<4>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X40Y80.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X40Y80.COUT    Tbyp                  0.091   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X40Y81.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X40Y81.DMUX    Tcind                 0.289   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X44Y84.B3      net (fanout=40)       1.551   DAC_output_2/subtract_result<15>
    SLICE_X44Y84.B       Tilo                  0.254   DAC_output_2/DAC_input_suppressed<11>
                                                       DAC_output_2/Mmux_DAC_input_suppressed31
    SLICE_X45Y83.A2      net (fanout=19)       0.787   DAC_output_2/DAC_input_suppressed<11>
    SLICE_X45Y83.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<2>
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X45Y84.C2      net (fanout=2)        0.722   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7
    SLICE_X45Y84.C       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X44Y81.A3      net (fanout=7)        0.798   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X44Y81.A       Tilo                  0.254   DAC_output_2/DAC_input_suppressed<7>
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14
    SLICE_X44Y81.C1      net (fanout=1)        0.540   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
    SLICE_X44Y81.CMUX    Tilo                  0.430   DAC_output_2/DAC_input_suppressed<7>
                                                       DAC_output_2/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X45Y80.C6      net (fanout=1)        0.438   DAC_output_2/DAC_input_scaled<7>
    SLICE_X45Y80.C       Tilo                  0.259   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X45Y80.A6      net (fanout=1)        0.327   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X45Y80.A       Tilo                  0.259   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X44Y87.D3      net (fanout=1)        0.993   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X44Y87.D       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X44Y87.C6      net (fanout=1)        0.143   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o55
    SLICE_X44Y87.C       Tilo                  0.255   DAC_output_2/DAC_DIN
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X44Y87.B4      net (fanout=1)        0.309   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X44Y87.B       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X44Y87.A5      net (fanout=1)        0.247   DAC_output_2/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X44Y87.CLK     Tas                   0.339   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_63_o_Select_57_o6
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     19.050ns (7.463ns logic, 11.587ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_0 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      19.042ns (Levels of Logic = 25)
  Clock Path Skew:      -0.082ns (0.579 - 0.661)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_0 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.AQ      Tcko                  0.525   DAC_reref_register<0>
                                                       DAC_reref_register_0
    SLICE_X30Y70.A6      net (fanout=8)        0.945   DAC_reref_register<0>
    SLICE_X30Y70.COUT    Topcya                0.474   DAC_register_2<7>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_lut<0>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y71.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X30Y71.COUT    Tbyp                  0.093   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y72.CIN     net (fanout=1)        0.082   DAC_output_2/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X30Y72.COUT    Tbyp                  0.093   DAC_register_2<1>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y73.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X30Y73.DMUX    Tcind                 0.320   DAC_register_2<8>
                                                       DAC_output_2/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X30Y74.A5      net (fanout=26)       0.810   DAC_output_2/n0241<15>
    SLICE_X30Y74.A       Tilo                  0.254   DAC_register_2<13>
                                                       DAC_output_2/Mmux_HPF_input151
    SLICE_X34Y76.A6      net (fanout=2)        0.631   DAC_output_2/HPF_input<8>
    SLICE_X34Y76.COUT    Topcya                0.474   DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_lut<8>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X34Y77.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X34Y77.COUT    Tbyp                  0.093   DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X34Y78.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X34Y78.BMUX    Tcinb                 0.310   DAC_output_2/n0235<17>
                                                       DAC_output_2/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X39Y78.C5      net (fanout=17)       0.693   DAC_output_2/n0235<17>
    SLICE_X39Y78.C       Tilo                  0.259   SDRAM_FIFO_inst/pipe_in_word_count_ti<3>
                                                       DAC_output_2/Mmux_HPF_output18
    SLICE_X40Y77.D5      net (fanout=10)       0.528   DAC_output_2/Mmux_HPF_output18
    SLICE_X40Y77.DMUX    Tilo                  0.298   N483
                                                       DAC_output_2/Mmux_HPF_output11_SW0
    SLICE_X40Y77.B1      net (fanout=1)        0.772   N485
    SLICE_X40Y77.B       Tilo                  0.235   N483
                                                       DAC_output_2/Mmux_HPF_output11
    SLICE_X42Y78.A6      net (fanout=5)        0.767   DAC_output_2/HPF_output<4>
    SLICE_X42Y78.COUT    Topcya                0.472   DAC_output_2/Madd_add_result_cy<7>
                                                       DAC_output_2/Madd_add_result_lut<4>
                                                       DAC_output_2/Madd_add_result_cy<7>
    SLICE_X42Y79.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_add_result_cy<7>
    SLICE_X42Y79.COUT    Tbyp                  0.091   DAC_output_2/Madd_add_result_cy<11>
                                                       DAC_output_2/Madd_add_result_cy<11>
    SLICE_X42Y80.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_add_result_cy<11>
    SLICE_X42Y80.DMUX    Tcind                 0.289   DAC_output_2/add_result<15>
                                                       DAC_output_2/Madd_add_result_xor<15>
    SLICE_X44Y84.B2      net (fanout=75)       1.136   DAC_output_2/add_result<15>
    SLICE_X44Y84.B       Tilo                  0.254   DAC_output_2/DAC_input_suppressed<11>
                                                       DAC_output_2/Mmux_DAC_input_suppressed31
    SLICE_X45Y83.A2      net (fanout=19)       0.787   DAC_output_2/DAC_input_suppressed<11>
    SLICE_X45Y83.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<2>
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X45Y84.C2      net (fanout=2)        0.722   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7
    SLICE_X45Y84.C       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X44Y81.A3      net (fanout=7)        0.798   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X44Y81.A       Tilo                  0.254   DAC_output_2/DAC_input_suppressed<7>
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14
    SLICE_X44Y81.C1      net (fanout=1)        0.540   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
    SLICE_X44Y81.CMUX    Tilo                  0.430   DAC_output_2/DAC_input_suppressed<7>
                                                       DAC_output_2/Mmux_DAC_input_scaled<7>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<7>_2_f7
    SLICE_X45Y80.C6      net (fanout=1)        0.438   DAC_output_2/DAC_input_scaled<7>
    SLICE_X45Y80.C       Tilo                  0.259   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X45Y80.A6      net (fanout=1)        0.327   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X45Y80.A       Tilo                  0.259   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X44Y87.D3      net (fanout=1)        0.993   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X44Y87.D       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X44Y87.C6      net (fanout=1)        0.143   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o55
    SLICE_X44Y87.C       Tilo                  0.255   DAC_output_2/DAC_DIN
                                                       DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X44Y87.B4      net (fanout=1)        0.309   DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X44Y87.B       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X44Y87.A5      net (fanout=1)        0.247   DAC_output_2/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X44Y87.CLK     Tas                   0.339   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_63_o_Select_57_o6
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     19.042ns (7.356ns logic, 11.686ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_4/DAC_DIN (SLICE_X5Y93.A5), 142069549 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          DAC_output_4/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.827ns (Levels of Logic = 25)
  Clock Path Skew:      -0.032ns (0.610 - 0.642)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to DAC_output_4/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.CQ      Tcko                  0.525   DAC_register_2<7>
                                                       DAC_reref_register_1
    SLICE_X16Y77.B6      net (fanout=8)        1.652   DAC_reref_register<1>
    SLICE_X16Y77.COUT    Topcyb                0.448   DAC_output_4/Madd_n0241_Madd_Madd_cy<3>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_lut<1>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X16Y78.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X16Y78.COUT    Tbyp                  0.091   DAC_register_4<0>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X16Y79.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X16Y79.COUT    Tbyp                  0.091   DAC_register_4<4>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X16Y80.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X16Y80.DMUX    Tcind                 0.289   DAC_register_4<8>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X17Y80.C1      net (fanout=26)       0.819   DAC_output_4/n0241<15>
    SLICE_X17Y80.C       Tilo                  0.259   DAC_register_4<6>
                                                       DAC_output_4/Mmux_HPF_input131
    SLICE_X12Y83.C6      net (fanout=2)        0.815   DAC_output_4/HPF_input<6>
    SLICE_X12Y83.COUT    Topcyc                0.325   DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_lut<6>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X12Y84.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X12Y84.COUT    Tbyp                  0.091   DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X12Y85.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X12Y85.COUT    Tbyp                  0.091   DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X12Y86.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X12Y86.BMUX    Tcinb                 0.277   DAC_output_4/n0235<17>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X9Y90.B4       net (fanout=18)       0.899   DAC_output_4/n0235<17>
    SLICE_X9Y90.B        Tilo                  0.259   DAC_output_4/Mmux_HPF_output18
                                                       DAC_output_4/Mmux_HPF_output18
    SLICE_X10Y90.C5      net (fanout=10)       0.477   DAC_output_4/Mmux_HPF_output18
    SLICE_X10Y90.CMUX    Tilo                  0.326   N427
                                                       DAC_output_4/Mmux_HPF_output15_SW0
    SLICE_X10Y90.A2      net (fanout=3)        0.756   N429
    SLICE_X10Y90.A       Tilo                  0.254   N427
                                                       DAC_output_4/Mmux_HPF_output15
    SLICE_X8Y91.AX       net (fanout=3)        0.671   DAC_output_4/HPF_output<8>
    SLICE_X8Y91.COUT     Taxcy                 0.281   DAC_output_4/Msub_subtract_result_cy<11>
                                                       DAC_output_4/Msub_subtract_result_cy<11>
    SLICE_X8Y92.CIN      net (fanout=1)        0.003   DAC_output_4/Msub_subtract_result_cy<11>
    SLICE_X8Y92.DMUX     Tcind                 0.289   DAC_output_4/subtract_result<15>
                                                       DAC_output_4/Msub_subtract_result_xor<15>
    SLICE_X8Y95.D3       net (fanout=39)       0.875   DAC_output_4/subtract_result<15>
    SLICE_X8Y95.D        Tilo                  0.235   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X7Y96.B1       net (fanout=24)       0.881   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X7Y96.B        Tilo                  0.259   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X7Y96.D2       net (fanout=20)       0.601   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X7Y96.D        Tilo                  0.259   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X6Y95.B5       net (fanout=7)        0.438   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X6Y95.BMUX     Tilo                  0.326   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
                                                       DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o111
    SLICE_X10Y96.C6      net (fanout=1)        0.702   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_617_o
    SLICE_X10Y96.CMUX    Tilo                  0.430   DAC_output_4/DAC_input_suppressed<8>
                                                       DAC_output_4/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_4/Mmux_DAC_input_scaled<8>_2_f7
    SLICE_X7Y93.C4       net (fanout=1)        0.866   DAC_output_4/DAC_input_scaled<8>
    SLICE_X7Y93.C        Tilo                  0.259   DAC_output_4/Mmux_DAC_input_suppressed18
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X6Y93.C5       net (fanout=1)        0.213   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X6Y93.C        Tilo                  0.255   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o5
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X5Y93.D6       net (fanout=1)        0.347   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X5Y93.D        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X5Y93.C6       net (fanout=1)        0.143   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o55
    SLICE_X5Y93.C        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X5Y93.B4       net (fanout=1)        0.352   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X5Y93.B        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X5Y93.A5       net (fanout=1)        0.230   DAC_output_4/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X5Y93.CLK      Tas                   0.373   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_63_o_Select_57_o6
                                                       DAC_output_4/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     18.827ns (7.069ns logic, 11.758ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_6 (FF)
  Destination:          DAC_output_4/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.789ns (Levels of Logic = 24)
  Clock Path Skew:      -0.030ns (0.610 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_6 to DAC_output_4/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.BQ      Tcko                  0.525   DAC_register_2<0>
                                                       DAC_reref_register_6
    SLICE_X16Y78.C4      net (fanout=8)        1.831   DAC_reref_register<6>
    SLICE_X16Y78.COUT    Topcyc                0.325   DAC_register_4<0>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_lut<6>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X16Y79.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X16Y79.COUT    Tbyp                  0.091   DAC_register_4<4>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X16Y80.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X16Y80.DMUX    Tcind                 0.289   DAC_register_4<8>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X17Y80.C1      net (fanout=26)       0.819   DAC_output_4/n0241<15>
    SLICE_X17Y80.C       Tilo                  0.259   DAC_register_4<6>
                                                       DAC_output_4/Mmux_HPF_input131
    SLICE_X12Y83.C6      net (fanout=2)        0.815   DAC_output_4/HPF_input<6>
    SLICE_X12Y83.COUT    Topcyc                0.325   DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_lut<6>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X12Y84.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X12Y84.COUT    Tbyp                  0.091   DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X12Y85.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X12Y85.COUT    Tbyp                  0.091   DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X12Y86.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X12Y86.BMUX    Tcinb                 0.277   DAC_output_4/n0235<17>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X9Y90.B4       net (fanout=18)       0.899   DAC_output_4/n0235<17>
    SLICE_X9Y90.B        Tilo                  0.259   DAC_output_4/Mmux_HPF_output18
                                                       DAC_output_4/Mmux_HPF_output18
    SLICE_X10Y90.C5      net (fanout=10)       0.477   DAC_output_4/Mmux_HPF_output18
    SLICE_X10Y90.CMUX    Tilo                  0.326   N427
                                                       DAC_output_4/Mmux_HPF_output15_SW0
    SLICE_X10Y90.A2      net (fanout=3)        0.756   N429
    SLICE_X10Y90.A       Tilo                  0.254   N427
                                                       DAC_output_4/Mmux_HPF_output15
    SLICE_X8Y91.AX       net (fanout=3)        0.671   DAC_output_4/HPF_output<8>
    SLICE_X8Y91.COUT     Taxcy                 0.281   DAC_output_4/Msub_subtract_result_cy<11>
                                                       DAC_output_4/Msub_subtract_result_cy<11>
    SLICE_X8Y92.CIN      net (fanout=1)        0.003   DAC_output_4/Msub_subtract_result_cy<11>
    SLICE_X8Y92.DMUX     Tcind                 0.289   DAC_output_4/subtract_result<15>
                                                       DAC_output_4/Msub_subtract_result_xor<15>
    SLICE_X8Y95.D3       net (fanout=39)       0.875   DAC_output_4/subtract_result<15>
    SLICE_X8Y95.D        Tilo                  0.235   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X7Y96.B1       net (fanout=24)       0.881   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X7Y96.B        Tilo                  0.259   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X7Y96.D2       net (fanout=20)       0.601   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X7Y96.D        Tilo                  0.259   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X6Y95.B5       net (fanout=7)        0.438   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X6Y95.BMUX     Tilo                  0.326   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
                                                       DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o111
    SLICE_X10Y96.C6      net (fanout=1)        0.702   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_617_o
    SLICE_X10Y96.CMUX    Tilo                  0.430   DAC_output_4/DAC_input_suppressed<8>
                                                       DAC_output_4/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_4/Mmux_DAC_input_scaled<8>_2_f7
    SLICE_X7Y93.C4       net (fanout=1)        0.866   DAC_output_4/DAC_input_scaled<8>
    SLICE_X7Y93.C        Tilo                  0.259   DAC_output_4/Mmux_DAC_input_suppressed18
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X6Y93.C5       net (fanout=1)        0.213   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X6Y93.C        Tilo                  0.255   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o5
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X5Y93.D6       net (fanout=1)        0.347   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X5Y93.D        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X5Y93.C6       net (fanout=1)        0.143   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o55
    SLICE_X5Y93.C        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X5Y93.B4       net (fanout=1)        0.352   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X5Y93.B        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X5Y93.A5       net (fanout=1)        0.230   DAC_output_4/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X5Y93.CLK      Tas                   0.373   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_63_o_Select_57_o6
                                                       DAC_output_4/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     18.789ns (6.855ns logic, 11.934ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_3 (FF)
  Destination:          DAC_output_4/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.775ns (Levels of Logic = 25)
  Clock Path Skew:      -0.032ns (0.610 - 0.642)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_3 to DAC_output_4/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.BQ      Tcko                  0.525   DAC_register_2<7>
                                                       DAC_reref_register_3
    SLICE_X16Y77.D4      net (fanout=8)        1.758   DAC_reref_register<3>
    SLICE_X16Y77.COUT    Topcyd                0.290   DAC_output_4/Madd_n0241_Madd_Madd_cy<3>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_lut<3>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X16Y78.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<3>
    SLICE_X16Y78.COUT    Tbyp                  0.091   DAC_register_4<0>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X16Y79.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<7>
    SLICE_X16Y79.COUT    Tbyp                  0.091   DAC_register_4<4>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X16Y80.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0241_Madd_Madd_cy<11>
    SLICE_X16Y80.DMUX    Tcind                 0.289   DAC_register_4<8>
                                                       DAC_output_4/Madd_n0241_Madd_Madd_xor<15>
    SLICE_X17Y80.C1      net (fanout=26)       0.819   DAC_output_4/n0241<15>
    SLICE_X17Y80.C       Tilo                  0.259   DAC_register_4<6>
                                                       DAC_output_4/Mmux_HPF_input131
    SLICE_X12Y83.C6      net (fanout=2)        0.815   DAC_output_4/HPF_input<6>
    SLICE_X12Y83.COUT    Topcyc                0.325   DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_lut<6>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X12Y84.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<7>
    SLICE_X12Y84.COUT    Tbyp                  0.091   DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X12Y85.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<11>
    SLICE_X12Y85.COUT    Tbyp                  0.091   DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X12Y86.CIN     net (fanout=1)        0.003   DAC_output_4/Madd_n0235_Madd_Madd_cy<15>
    SLICE_X12Y86.BMUX    Tcinb                 0.277   DAC_output_4/n0235<17>
                                                       DAC_output_4/Madd_n0235_Madd_Madd_xor<17>
    SLICE_X9Y90.B4       net (fanout=18)       0.899   DAC_output_4/n0235<17>
    SLICE_X9Y90.B        Tilo                  0.259   DAC_output_4/Mmux_HPF_output18
                                                       DAC_output_4/Mmux_HPF_output18
    SLICE_X10Y90.C5      net (fanout=10)       0.477   DAC_output_4/Mmux_HPF_output18
    SLICE_X10Y90.CMUX    Tilo                  0.326   N427
                                                       DAC_output_4/Mmux_HPF_output15_SW0
    SLICE_X10Y90.A2      net (fanout=3)        0.756   N429
    SLICE_X10Y90.A       Tilo                  0.254   N427
                                                       DAC_output_4/Mmux_HPF_output15
    SLICE_X8Y91.AX       net (fanout=3)        0.671   DAC_output_4/HPF_output<8>
    SLICE_X8Y91.COUT     Taxcy                 0.281   DAC_output_4/Msub_subtract_result_cy<11>
                                                       DAC_output_4/Msub_subtract_result_cy<11>
    SLICE_X8Y92.CIN      net (fanout=1)        0.003   DAC_output_4/Msub_subtract_result_cy<11>
    SLICE_X8Y92.DMUX     Tcind                 0.289   DAC_output_4/subtract_result<15>
                                                       DAC_output_4/Msub_subtract_result_xor<15>
    SLICE_X8Y95.D3       net (fanout=39)       0.875   DAC_output_4/subtract_result<15>
    SLICE_X8Y95.D        Tilo                  0.235   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X7Y96.B1       net (fanout=24)       0.881   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X7Y96.B        Tilo                  0.259   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X7Y96.D2       net (fanout=20)       0.601   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71
    SLICE_X7Y96.D        Tilo                  0.259   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73
    SLICE_X6Y95.B5       net (fanout=7)        0.438   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o
    SLICE_X6Y95.BMUX     Tilo                  0.326   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o
                                                       DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o111
    SLICE_X10Y96.C6      net (fanout=1)        0.702   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_617_o
    SLICE_X10Y96.CMUX    Tilo                  0.430   DAC_output_4/DAC_input_suppressed<8>
                                                       DAC_output_4/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_4/Mmux_DAC_input_scaled<8>_2_f7
    SLICE_X7Y93.C4       net (fanout=1)        0.866   DAC_output_4/DAC_input_scaled<8>
    SLICE_X7Y93.C        Tilo                  0.259   DAC_output_4/Mmux_DAC_input_suppressed18
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X6Y93.C5       net (fanout=1)        0.213   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o51
    SLICE_X6Y93.C        Tilo                  0.255   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o5
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o53
    SLICE_X5Y93.D6       net (fanout=1)        0.347   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52
    SLICE_X5Y93.D        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o56
    SLICE_X5Y93.C6       net (fanout=1)        0.143   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o55
    SLICE_X5Y93.C        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o511
    SLICE_X5Y93.B4       net (fanout=1)        0.352   DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o4
    SLICE_X5Y93.B        Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X5Y93.A5       net (fanout=1)        0.230   DAC_output_4/main_state[31]_GND_63_o_Select_57_o5
    SLICE_X5Y93.CLK      Tas                   0.373   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_63_o_Select_57_o6
                                                       DAC_output_4/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     18.775ns (6.911ns logic, 11.864ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5 (SLICE_X50Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      10.204ns (14.646 - 4.442)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y97.DMUX    Tshcko                0.505   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X50Y97.BX      net (fanout=1)        0.529   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>
    SLICE_X50Y97.CLK     Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.412ns logic, 0.529ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (SLICE_X48Y97.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.203ns (Levels of Logic = 1)
  Clock Path Skew:      10.203ns (14.645 - 4.442)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y97.BQ      Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X48Y97.B1      net (fanout=1)        0.680   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>
    SLICE_X48Y97.CLK     Tah         (-Th)    -0.118   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.523ns logic, 0.680ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10 (SLICE_X48Y97.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Skew:      10.203ns (14.645 - 4.442)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y97.CQ      Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X48Y97.C1      net (fanout=1)        0.686   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
    SLICE_X48Y97.CLK     Tah         (-Th)    -0.118   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.523ns logic, 0.686ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y36.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.838ns.
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          host/iob_regs[15].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       host/iob_regs[15].iobf0/IBUF
                                                       ProtoComp22.IMUX.26
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   host/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   host/okHC<20>
                                                       ProtoComp99.D2OFFBYP_SRC.9
                                                       host/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=651)      1.963   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<16> (PAD)
  Destination:          host/iob_regs[16].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<16> to host/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.397   okUHU<16>
                                                       okUHU<16>
                                                       host/iob_regs[16].iobf0/IBUF
                                                       ProtoComp22.IMUX.29
    ILOGIC_X23Y1.D       net (fanout=1)        0.303   host/iobf0_o<16>
    ILOGIC_X23Y1.CLK0    Tidock                1.723   host/okHC<21>
                                                       ProtoComp99.D2OFFBYP_SRC.12
                                                       host/iob_regs[16].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X23Y1.CLK0    net (fanout=651)      1.963   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<25> (PAD)
  Destination:          host/iob_regs[25].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<25> to host/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y17.I                Tiopi                 1.397   okUHU<25>
                                                       okUHU<25>
                                                       host/iob_regs[25].iobf0/IBUF
                                                       ProtoComp22.IMUX.32
    ILOGIC_X19Y1.D       net (fanout=1)        0.303   host/iobf0_o<25>
    ILOGIC_X19Y1.CLK0    Tidock                1.723   host/okHC<30>
                                                       ProtoComp99.D2OFFBYP_SRC.15
                                                       host/iob_regs[25].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X19Y1.CLK0    net (fanout=651)      1.963   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.123ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          host/iob_regs[28].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to host/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.627   okUHU<28>
                                                       okUHU<28>
                                                       host/iob_regs[28].iobf0/IBUF
                                                       ProtoComp22.IMUX.37
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   host/iobf0_o<28>
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<33>
                                                       ProtoComp99.D2OFFBYP_SRC.20
                                                       host/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=651)      1.009   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (-1.372ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.143ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<29> (PAD)
  Destination:          host/iob_regs[29].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<29> to host/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB15.I               Tiopi                 0.627   okUHU<29>
                                                       okUHU<29>
                                                       host/iob_regs[29].iobf0/IBUF
                                                       ProtoComp22.IMUX.38
    ILOGIC_X16Y2.D       net (fanout=1)        0.095   host/iobf0_o<29>
    ILOGIC_X16Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<34>
                                                       ProtoComp99.D2OFFBYP_SRC.21
                                                       host/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X16Y2.CLK0    net (fanout=651)      0.989   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (-1.372ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<3> (PAD)
  Destination:          host/iob_regs[3].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.863ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<3> to host/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.627   okUHU<3>
                                                       okUHU<3>
                                                       host/iob_regs[3].iobf0/IBUF
                                                       ProtoComp22.IMUX.44
    ILOGIC_X20Y2.D       net (fanout=1)        0.095   host/iobf0_o<3>
    ILOGIC_X20Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<8>
                                                       ProtoComp99.D2OFFBYP_SRC.29
                                                       host/iob_regs[3].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X20Y2.CLK0    net (fanout=651)      0.988   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (-1.372ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.423ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.577ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=651)      2.403   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   host/regout0_q<17>
                                                       host/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   host/regout0_q<17>
    AA10.PAD             Tioop                 2.322   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (3.402ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.958ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=651)      2.403   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   host/regout0_q<17>
                                                       host/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   host/regvalid_q<17>
    AA10.PAD             Tiotp                 2.322   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (3.021ns logic, 0.438ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<30> (Y5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regout0 (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=651)      2.402   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regout0 to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.OQ       Tockq                 1.080   host/regout0_q<30>
                                                       host/iob_regs[30].regout0
    Y5.O                 net (fanout=1)        0.438   host/regout0_q<30>
    Y5.PAD               Tioop                 2.322   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (3.402ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.959ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regvalid (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=651)      2.402   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regvalid to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.TQ       Tockq                 0.699   host/regout0_q<30>
                                                       host/iob_regs[30].regvalid
    Y5.T                 net (fanout=1)        0.438   host/regvalid_q<30>
    Y5.PAD               Tiotp                 2.322   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (3.021ns logic, 0.438ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=651)      2.402   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   host/regout0_q<24>
                                                       host/iob_regs[24].regout0
    T10.O                net (fanout=1)        0.438   host/regout0_q<24>
    T10.PAD              Tioop                 2.322   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (3.402ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.959ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=651)      2.402   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   host/regout0_q<24>
                                                       host/iob_regs[24].regvalid
    T10.T                net (fanout=1)        0.438   host/regvalid_q<24>
    T10.PAD              Tiotp                 2.322   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (3.021ns logic, 0.438ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.138ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.623ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=651)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/regout0_q<15>
                                                       host/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   host/regout0_q<15>
    AA20.PAD             Tioop                 1.019   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (1.355ns logic, 0.268ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.030ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=651)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/regout0_q<15>
                                                       host/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   host/regvalid_q<15>
    AA20.PAD             Tiotp                 1.019   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (1.247ns logic, 0.268ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.139ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.623ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=651)      0.934   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   host/regout0_q<23>
                                                       host/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   host/regout0_q<23>
    T15.PAD              Tioop                 1.019   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (1.355ns logic, 0.268ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.031ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=651)      0.934   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   host/regout0_q<23>
                                                       host/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   host/regvalid_q<23>
    T15.PAD              Tiotp                 1.019   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (1.247ns logic, 0.268ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<16> (T16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.139ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[16].regout0 (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.623ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[16].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=651)      0.934   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[16].regout0 to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.OQ      Tockq                 0.336   host/regout0_q<16>
                                                       host/iob_regs[16].regout0
    T16.O                net (fanout=1)        0.268   host/regout0_q<16>
    T16.PAD              Tioop                 1.019   okUHU<16>
                                                       host/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (1.355ns logic, 0.268ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.031ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[16].regvalid (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[16].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=651)      0.934   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[16].regvalid to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.TQ      Tockq                 0.228   host/regout0_q<16>
                                                       host/iob_regs[16].regvalid
    T16.T                net (fanout=1)        0.268   host/regvalid_q<16>
    T16.PAD              Tiotp                 1.019   okUHU<16>
                                                       host/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (1.247ns logic, 0.268ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.423ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.577ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=651)      2.403   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.322   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (3.402ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=651)      2.402   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.322   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (3.402ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.210ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Clock Path Delay:     1.741ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=651)      0.954   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (-1.306ns logic, 3.047ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 1.019   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (1.355ns logic, 0.319ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.211ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Clock Path Delay:     1.742ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=651)      0.955   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (-1.306ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 1.019   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (1.355ns logic, 0.319ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.817ns.
--------------------------------------------------------------------------------

Paths for end point host/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          host/regctrlin0a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.811ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp33.IMUX.3
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   host/okHC<1>
                                                       ProtoComp99.D2OFFBYP_SRC.22
                                                       host/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=651)      1.984   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (-3.848ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.811ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp33.IMUX.5
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   host/okHC<3>
                                                       ProtoComp99.D2OFFBYP_SRC.24
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=651)      1.984   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (-3.848ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp33.IMUX.6
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   host/okHC<4>
                                                       ProtoComp99.D2OFFBYP_SRC.25
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=651)      1.962   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.848ns logic, 6.637ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          host/regctrlin1a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp33.IMUX.4
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<2>
                                                       ProtoComp99.D2OFFBYP_SRC.23
                                                       host/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=651)      1.008   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.372ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp33.IMUX.6
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<4>
                                                       ProtoComp99.D2OFFBYP_SRC.25
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=651)      0.987   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp33.IMUX.5
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   host/okHC<3>
                                                       ProtoComp99.D2OFFBYP_SRC.24
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp33.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=651)      1.009   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (-1.372ns logic, 3.256ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|      9.577ns|            0|            0|            0|        52695|
| TS_host_dcm0_clk0             |      9.920ns|      9.577ns|          N/A|            0|            0|        52695|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|      9.994ns|            0|            0|            0|            0|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|      2.666ns|          N/A|            0|            0|            0|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|      3.570ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|      3.570ns|          N/A|            0|            0|            0|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      5.340ns|   5981.000ns|            0|           89|            0|    857972686|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.704ns|          N/A|            0|            0|        13272|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in_0                        |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3827.840ns|          N/A|           15|            0|         6546|            0|
| structure_inst_clk0_bufg_in_0 |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     19.743ns|          N/A|           74|            0|    857952868|            0|
| _inst_clkout_i_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |okHE<40>          |  -0.930|
okUH<2>     |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |okHE<40>          |  -0.930|
okUH<3>     |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okHE<40>          |  -0.930|
okUH<4>     |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<0>    |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<1>    |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<2>    |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<3>    |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<4>    |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<5>    |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<6>    |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<7>    |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<8>    |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<9>    |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<10>   |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<11>   |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<12>   |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<13>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<14>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<15>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<16>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<17>   |    1.755(R)|      SLOW  |   -0.151(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<18>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<19>   |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<20>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<21>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<22>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<23>   |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<24>   |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<25>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<26>   |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<27>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<28>   |    1.686(R)|      SLOW  |   -0.123(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<29>   |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<30>   |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<31>   |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okHE<40>          |  -0.930|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         6.423(R)|      SLOW  |         2.211(R)|      FAST  |okHE<40>          |  -0.930|
okHU<2>     |         6.422(R)|      SLOW  |         2.210(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<0>    |         6.374(R)|      SLOW  |         2.054(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<1>    |         6.374(R)|      SLOW  |         2.054(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<2>    |         6.403(R)|      SLOW  |         2.083(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<3>    |         6.401(R)|      SLOW  |         2.081(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<4>    |         6.401(R)|      SLOW  |         2.081(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<5>    |         6.351(R)|      SLOW  |         2.031(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<6>    |         6.373(R)|      SLOW  |         2.053(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<7>    |         6.373(R)|      SLOW  |         2.053(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<8>    |         6.422(R)|      SLOW  |         2.102(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<9>    |         6.373(R)|      SLOW  |         2.053(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<10>   |         6.373(R)|      SLOW  |         2.053(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<11>   |         6.372(R)|      SLOW  |         2.052(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<12>   |         6.372(R)|      SLOW  |         2.052(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<13>   |         6.400(R)|      SLOW  |         2.080(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<14>   |         6.400(R)|      SLOW  |         2.080(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<15>   |         6.350(R)|      SLOW  |         2.030(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<16>   |         6.351(R)|      SLOW  |         2.031(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<17>   |         6.423(R)|      SLOW  |         2.103(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<18>   |         6.401(R)|      SLOW  |         2.081(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<19>   |         6.402(R)|      SLOW  |         2.082(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<20>   |         6.400(R)|      SLOW  |         2.080(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<21>   |         6.401(R)|      SLOW  |         2.081(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<22>   |         6.401(R)|      SLOW  |         2.081(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<23>   |         6.351(R)|      SLOW  |         2.031(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<24>   |         6.422(R)|      SLOW  |         2.102(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<25>   |         6.351(R)|      SLOW  |         2.031(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<26>   |         6.402(R)|      SLOW  |         2.082(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<27>   |         6.400(R)|      SLOW  |         2.080(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<28>   |         6.422(R)|      SLOW  |         2.102(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<29>   |         6.402(R)|      SLOW  |         2.082(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<30>   |         6.422(R)|      SLOW  |         2.102(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<31>   |         6.371(R)|      SLOW  |         2.051(R)|      FAST  |okHE<40>          |  -0.930|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in_n      |   19.743|         |         |         |
clk1_in_p      |   19.743|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in_n      |   19.743|         |         |         |
clk1_in_p      |   19.743|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    9.577|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock 0.981; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |    0.255|    2.182|       -0.964|
okUHU<1>          |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    2.211|       -1.013|
okUHU<2>          |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<3>          |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |    0.293|    2.144|       -0.926|
okUHU<4>          |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<5>          |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |    0.232|    2.205|       -0.987|
okUHU<6>          |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<7>          |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<8>          |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<9>          |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<10>         |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<11>         |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<12>         |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<13>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<14>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<15>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<16>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<17>         |    1.755(R)|      SLOW  |   -0.151(R)|      FAST  |    0.245|    2.151|       -0.953|
okUHU<18>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<19>         |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<20>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<21>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<22>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<23>         |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |    0.232|    2.205|       -0.987|
okUHU<24>         |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<25>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<26>         |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<27>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<28>         |    1.686(R)|      SLOW  |   -0.123(R)|      FAST  |    0.314|    2.123|       -0.905|
okUHU<29>         |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |    0.294|    2.143|       -0.924|
okUHU<30>         |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |    0.244|    2.152|       -0.954|
okUHU<31>         |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.838|         -  |      -0.123|         -  |    0.162|    2.123|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.030; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    0.213|       -0.015|
okUH<2>           |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |    0.313|    0.124|        0.095|
okUH<3>           |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    0.184|        0.035|
okUH<4>           |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    0.145|        0.074|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.817|         -  |      -0.124|         -  |    0.183|    0.124|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.374|      SLOW  |        2.054|      FAST  |         0.024|
okUHU<1>                                       |        6.374|      SLOW  |        2.054|      FAST  |         0.024|
okUHU<2>                                       |        6.403|      SLOW  |        2.083|      FAST  |         0.053|
okUHU<3>                                       |        6.401|      SLOW  |        2.081|      FAST  |         0.051|
okUHU<4>                                       |        6.401|      SLOW  |        2.081|      FAST  |         0.051|
okUHU<5>                                       |        6.351|      SLOW  |        2.031|      FAST  |         0.001|
okUHU<6>                                       |        6.373|      SLOW  |        2.053|      FAST  |         0.023|
okUHU<7>                                       |        6.373|      SLOW  |        2.053|      FAST  |         0.023|
okUHU<8>                                       |        6.422|      SLOW  |        2.102|      FAST  |         0.072|
okUHU<9>                                       |        6.373|      SLOW  |        2.053|      FAST  |         0.023|
okUHU<10>                                      |        6.373|      SLOW  |        2.053|      FAST  |         0.023|
okUHU<11>                                      |        6.372|      SLOW  |        2.052|      FAST  |         0.022|
okUHU<12>                                      |        6.372|      SLOW  |        2.052|      FAST  |         0.022|
okUHU<13>                                      |        6.400|      SLOW  |        2.080|      FAST  |         0.050|
okUHU<14>                                      |        6.400|      SLOW  |        2.080|      FAST  |         0.050|
okUHU<15>                                      |        6.350|      SLOW  |        2.030|      FAST  |         0.000|
okUHU<16>                                      |        6.351|      SLOW  |        2.031|      FAST  |         0.001|
okUHU<17>                                      |        6.423|      SLOW  |        2.103|      FAST  |         0.073|
okUHU<18>                                      |        6.401|      SLOW  |        2.081|      FAST  |         0.051|
okUHU<19>                                      |        6.402|      SLOW  |        2.082|      FAST  |         0.052|
okUHU<20>                                      |        6.400|      SLOW  |        2.080|      FAST  |         0.050|
okUHU<21>                                      |        6.401|      SLOW  |        2.081|      FAST  |         0.051|
okUHU<22>                                      |        6.401|      SLOW  |        2.081|      FAST  |         0.051|
okUHU<23>                                      |        6.351|      SLOW  |        2.031|      FAST  |         0.001|
okUHU<24>                                      |        6.422|      SLOW  |        2.102|      FAST  |         0.072|
okUHU<25>                                      |        6.351|      SLOW  |        2.031|      FAST  |         0.001|
okUHU<26>                                      |        6.402|      SLOW  |        2.082|      FAST  |         0.052|
okUHU<27>                                      |        6.400|      SLOW  |        2.080|      FAST  |         0.050|
okUHU<28>                                      |        6.422|      SLOW  |        2.102|      FAST  |         0.072|
okUHU<29>                                      |        6.402|      SLOW  |        2.082|      FAST  |         0.052|
okUHU<30>                                      |        6.422|      SLOW  |        2.102|      FAST  |         0.072|
okUHU<31>                                      |        6.371|      SLOW  |        2.051|      FAST  |         0.021|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.001 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        6.423|      SLOW  |        2.211|      FAST  |         0.001|
okHU<2>                                        |        6.422|      SLOW  |        2.210|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 89  Score: 216898  (Setup/Max: 207494, Hold: 9404)

Constraints cover 858025483 paths, 0 nets, and 34399 connections

Design statistics:
   Minimum period: 3827.840ns{1}   (Maximum frequency:   0.261MHz)
   Minimum input required time before clock:   1.838ns
   Minimum output required time after clock:   6.423ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 24 13:54:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4754 MB



