// Seed: 137575533
module module_0;
  logic id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  ;
  assign module_1.id_7 = 0;
  wire id_3;
  assign id_1 = id_2;
  task id_4;
    id_1 = -1;
  endtask
  assign id_1 = -1;
  logic id_5;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wand id_8
);
  tri0 id_10 = 1;
  module_0 modCall_1 ();
endmodule
