Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 13 20:53:24 2025
| Host         : DESKTOP-RBHFTC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tdc_top_timing_summary_routed.rpt -pb tdc_top_timing_summary_routed.pb -rpx tdc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tdc_top
| Device       : 7k325t-ffv900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1042)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2066)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1042)
---------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST4/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST5/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst1/bin_cs_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst2/bin_cs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2066)
---------------------------------------------------
 There are 2066 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.225        0.000                      0                 1227        0.093        0.000                      0                 1227        0.608        0.000                       0                  2178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_sys               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.225        0.000                      0                 1195        0.093        0.000                      0                 1195        0.608        0.000                       0                  2174  
  clkfbout_clk_wiz_0                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.950        0.000                      0                   32        0.212        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.316ns (12.753%)  route 2.162ns (87.247%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.824ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.218    -1.824    clk_bufg
    SLICE_X79Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -1.601 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.424    -1.177    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.084 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.738     0.654    decode_inst/latch2bin_inst1/genblk1[4].data_valid_reg[5]_decode_inst_latch2bin_inst2_genblk1_r_3_0
    SLICE_X22Y69         SRL16E                                       r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.496     1.613    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X22Y69         SRL16E                                       r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
                         clock pessimism             -0.646     0.967    
                         clock uncertainty           -0.062     0.905    
    SLICE_X22Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     0.879    decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.316ns (12.774%)  route 2.158ns (87.226%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 1.608 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.824ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.218    -1.824    clk_bufg
    SLICE_X79Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -1.601 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.424    -1.177    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.084 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.734     0.650    valid_for_latch2bin_BUFG
    SLICE_X25Y70         FDCE                                         r  FDCE_INST6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.491     1.608    clk_bufg
    SLICE_X25Y70         FDCE                                         r  FDCE_INST6/C
                         clock pessimism             -0.646     0.962    
                         clock uncertainty           -0.062     0.900    
    SLICE_X25Y70         FDCE (Setup_fdce_C_D)       -0.008     0.892    FDCE_INST6
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 FDCE_INST4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.316ns (15.274%)  route 1.753ns (84.726%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 1.203 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.824ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.218    -1.824    clk_bufg
    SLICE_X79Y196        FDCE                                         r  FDCE_INST4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -1.601 r  FDCE_INST4/Q
                         net (fo=1, routed)           0.427    -1.174    valid_for_bubble_fix
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.081 r  valid_for_bubble_fix_BUFG_inst/O
                         net (fo=513, routed)         1.326     0.245    valid_for_bubble_fix_BUFG
    SLICE_X79Y196        FDCE                                         r  FDCE_INST5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.086     1.203    clk_bufg
    SLICE_X79Y196        FDCE                                         r  FDCE_INST5/C
                         clock pessimism             -0.527     0.676    
                         clock uncertainty           -0.062     0.614    
    SLICE_X79Y196        FDCE (Setup_fdce_C_D)       -0.019     0.595    FDCE_INST5
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.352ns (20.096%)  route 1.400ns (79.904%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 1.615 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.640    -1.402    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X23Y59         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.179 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/Q
                         net (fo=4, routed)           0.478    -0.702    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][10]
    SLICE_X23Y59         LUT6 (Prop_lut6_I1_O)        0.043    -0.659 r  decode_inst/latch2bin_inst2/ones[0]_i_2/O
                         net (fo=2, routed)           0.387    -0.272    decode_inst/latch2bin_inst2/ones[0]_i_2_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I5_O)        0.043    -0.229 r  decode_inst/latch2bin_inst2/ones[3]_i_4/O
                         net (fo=3, routed)           0.535     0.306    decode_inst/latch2bin_inst2/ones[3]_i_4_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.043     0.349 r  decode_inst/latch2bin_inst2/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    decode_inst/latch2bin_inst2/ones[2]_i_1_n_0
    SLICE_X24Y60         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.498     1.615    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X24Y60         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/C
                         clock pessimism             -0.569     1.046    
                         clock uncertainty           -0.062     0.984    
    SLICE_X24Y60         FDRE (Setup_fdre_C_D)        0.033     1.017    decode_inst/latch2bin_inst2/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.352ns (20.698%)  route 1.349ns (79.302%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 1.616 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.640    -1.402    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X23Y58         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.179 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][14]/Q
                         net (fo=6, routed)           0.535    -0.644    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][14]
    SLICE_X23Y59         LUT5 (Prop_lut5_I3_O)        0.043    -0.601 r  decode_inst/latch2bin_inst2/ones[3]_i_10/O
                         net (fo=2, routed)           0.582    -0.019    decode_inst/latch2bin_inst2/ones[3]_i_10_n_0
    SLICE_X25Y59         LUT6 (Prop_lut6_I1_O)        0.043     0.024 r  decode_inst/latch2bin_inst2/ones[3]_i_5/O
                         net (fo=1, routed)           0.231     0.256    decode_inst/latch2bin_inst2/ones[3]_i_5_n_0
    SLICE_X25Y59         LUT6 (Prop_lut6_I3_O)        0.043     0.299 r  decode_inst/latch2bin_inst2/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.299    decode_inst/latch2bin_inst2/ones[3]_i_1_n_0
    SLICE_X25Y59         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.499     1.616    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X25Y59         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[3]/C
                         clock pessimism             -0.569     1.047    
                         clock uncertainty           -0.062     0.985    
    SLICE_X25Y59         FDRE (Setup_fdre_C_D)        0.034     1.019    decode_inst/latch2bin_inst2/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          1.019    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.388ns (23.275%)  route 1.279ns (76.725%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.639    -1.403    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X22Y60         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.259    -1.144 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][2]/Q
                         net (fo=5, routed)           0.343    -0.801    decode_inst/latch2bin_inst1/p_0_in0_in
    SLICE_X23Y60         LUT3 (Prop_lut3_I2_O)        0.043    -0.758 r  decode_inst/latch2bin_inst1/ones[3]_i_8/O
                         net (fo=3, routed)           0.580    -0.178    decode_inst/latch2bin_inst1/ones[3]_i_8_n_0
    SLICE_X21Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.135 r  decode_inst/latch2bin_inst1/ones[3]_i_3/O
                         net (fo=2, routed)           0.356     0.221    decode_inst/latch2bin_inst1/ones[3]_i_3_n_0
    SLICE_X21Y61         LUT6 (Prop_lut6_I1_O)        0.043     0.264 r  decode_inst/latch2bin_inst1/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    decode_inst/latch2bin_inst1/ones[3]_i_1_n_0
    SLICE_X21Y61         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X21Y61         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/C
                         clock pessimism             -0.569     1.049    
                         clock uncertainty           -0.062     0.987    
    SLICE_X21Y61         FDRE (Setup_fdre_C_D)        0.033     1.020    decode_inst/latch2bin_inst1/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.352ns (21.098%)  route 1.316ns (78.902%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.635    -1.407    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X24Y61         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.223    -1.184 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][7]/Q
                         net (fo=5, routed)           0.398    -0.786    decode_inst/latch2bin_inst1/p_0_in5_in
    SLICE_X23Y61         LUT3 (Prop_lut3_I1_O)        0.043    -0.743 r  decode_inst/latch2bin_inst1/ones[0]_i_4/O
                         net (fo=4, routed)           0.396    -0.347    decode_inst/latch2bin_inst1/ones[0]_i_4_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.043    -0.304 r  decode_inst/latch2bin_inst1/ones[3]_i_4/O
                         net (fo=3, routed)           0.523     0.218    decode_inst/latch2bin_inst1/ones[3]_i_4_n_0
    SLICE_X23Y62         LUT6 (Prop_lut6_I0_O)        0.043     0.261 r  decode_inst/latch2bin_inst1/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.261    decode_inst/latch2bin_inst1/ones[2]_i_1_n_0
    SLICE_X23Y62         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y62         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/C
                         clock pessimism             -0.569     1.049    
                         clock uncertainty           -0.062     0.987    
    SLICE_X23Y62         FDRE (Setup_fdre_C_D)        0.034     1.021    decode_inst/latch2bin_inst1/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][88]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.330ns (20.216%)  route 1.302ns (79.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 1.622 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.699    -1.343    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X3Y59          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.204    -1.139 r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/Q
                         net (fo=128, routed)         1.302     0.163    decode_inst/latch2bin_inst2/genblk1[0].decoding_reg_n_0_[1][127]
    SLICE_X20Y52         LUT3 (Prop_lut3_I1_O)        0.126     0.289 r  decode_inst/latch2bin_inst2/genblk1[1].decoding[2][88]_i_1/O
                         net (fo=1, routed)           0.000     0.289    decode_inst/latch2bin_inst2/genblk1[1].decoding[2][88]_i_1_n_0
    SLICE_X20Y52         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.505     1.622    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X20Y52         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][88]/C
                         clock pessimism             -0.569     1.053    
                         clock uncertainty           -0.062     0.991    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)        0.065     1.056    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][88]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.352ns (22.025%)  route 1.246ns (77.975%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 1.616 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.640    -1.402    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X23Y58         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.179 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][5]/Q
                         net (fo=3, routed)           0.508    -0.671    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][5]
    SLICE_X25Y58         LUT6 (Prop_lut6_I4_O)        0.043    -0.628 r  decode_inst/latch2bin_inst2/ones[2]_i_3/O
                         net (fo=3, routed)           0.407    -0.221    decode_inst/latch2bin_inst2/ones[2]_i_3_n_0
    SLICE_X25Y59         LUT6 (Prop_lut6_I3_O)        0.043    -0.178 r  decode_inst/latch2bin_inst2/ones[3]_i_3/O
                         net (fo=2, routed)           0.331     0.153    decode_inst/latch2bin_inst2/ones[3]_i_3_n_0
    SLICE_X26Y59         LUT3 (Prop_lut3_I2_O)        0.043     0.196 r  decode_inst/latch2bin_inst2/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.196    decode_inst/latch2bin_inst2/ones[1]_i_1_n_0
    SLICE_X26Y59         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.499     1.616    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X26Y59         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[1]/C
                         clock pessimism             -0.569     1.047    
                         clock uncertainty           -0.062     0.985    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.033     1.018    decode_inst/latch2bin_inst2/ones_reg[1]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.330ns (21.573%)  route 1.200ns (78.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 1.614 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.699    -1.343    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X3Y59          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.204    -1.139 r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/Q
                         net (fo=128, routed)         1.200     0.061    decode_inst/latch2bin_inst2/genblk1[0].decoding_reg_n_0_[1][127]
    SLICE_X17Y68         LUT3 (Prop_lut3_I1_O)        0.126     0.187 r  decode_inst/latch2bin_inst2/genblk1[1].decoding[2][109]_i_1/O
                         net (fo=1, routed)           0.000     0.187    decode_inst/latch2bin_inst2/genblk1[1].decoding[2][109]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.497     1.614    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X17Y68         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][109]/C
                         clock pessimism             -0.569     1.045    
                         clock uncertainty           -0.062     0.983    
    SLICE_X17Y68         FDRE (Setup_fdre_C_D)        0.034     1.017    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][109]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.530%)  route 0.166ns (56.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.781    -0.417    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X3Y48          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][72]/Q
                         net (fo=1, routed)           0.166    -0.151    decode_inst/latch2bin_inst2/genblk1[0].decoding_reg_n_0_[1][72]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.028    -0.123 r  decode_inst/latch2bin_inst2/genblk1[1].decoding[2][72]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    decode_inst/latch2bin_inst2/genblk1[1].decoding[2][72]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.969    -0.380    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X3Y50          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][72]/C
                         clock pessimism              0.103    -0.277    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.061    -0.216    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][72]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][213]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.157ns (34.558%)  route 0.297ns (65.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.696    -0.502    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X17Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][213]/Q
                         net (fo=1, routed)           0.297    -0.114    decode_inst/latch2bin_inst1/genblk1[0].decoding_reg_n_0_[1][213]
    SLICE_X18Y48         LUT3 (Prop_lut3_I0_O)        0.066    -0.048 r  decode_inst/latch2bin_inst1/genblk1[1].decoding[2][85]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    decode_inst/latch2bin_inst1/genblk1[1].decoding[2][85]_i_1_n_0
    SLICE_X18Y48         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.008    -0.341    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X18Y48         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][85]/C
                         clock pessimism              0.103    -0.238    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.087    -0.151    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][85]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[199].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[199].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.738%)  route 0.188ns (65.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.781    -0.417    line_tdc_inst/clk_bufg
    SLICE_X0Y49          FDRE                                         r  line_tdc_inst/loop_fdre[199].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  line_tdc_inst/loop_fdre[199].FDRE_INST0/Q
                         net (fo=1, routed)           0.188    -0.129    line_tdc_inst/dat_reg1[199]
    SLICE_X0Y50          FDRE                                         r  line_tdc_inst/loop_fdre[199].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.969    -0.380    line_tdc_inst/clk_bufg
    SLICE_X0Y50          FDRE                                         r  line_tdc_inst/loop_fdre[199].FDRE_INST1/C
                         clock pessimism              0.103    -0.277    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.044    -0.233    line_tdc_inst/loop_fdre[199].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.850%)  route 0.178ns (58.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.780    -0.418    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X7Y49          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.318 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][74]/Q
                         net (fo=1, routed)           0.178    -0.140    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][74]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.028    -0.112 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][10]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.968    -0.381    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X7Y50          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][10]/C
                         clock pessimism              0.103    -0.278    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.061    -0.217    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[255].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[255].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.724    -0.474    line_tdc_inst/clk_bufg
    SLICE_X0Y63          FDRE                                         r  line_tdc_inst/loop_fdre[255].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  line_tdc_inst/loop_fdre[255].FDRE_INST0/Q
                         net (fo=1, routed)           0.058    -0.316    line_tdc_inst/dat_reg1[255]
    SLICE_X0Y63          FDRE                                         r  line_tdc_inst/loop_fdre[255].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.963    -0.386    line_tdc_inst/clk_bufg
    SLICE_X0Y63          FDRE                                         r  line_tdc_inst/loop_fdre[255].FDRE_INST1/C
                         clock pessimism             -0.088    -0.474    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.049    -0.425    line_tdc_inst/loop_fdre[255].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[254].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[254].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.724    -0.474    line_tdc_inst/clk_bufg
    SLICE_X0Y63          FDRE                                         r  line_tdc_inst/loop_fdre[254].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  line_tdc_inst/loop_fdre[254].FDRE_INST0/Q
                         net (fo=1, routed)           0.057    -0.317    line_tdc_inst/dat_reg1[254]
    SLICE_X0Y63          FDRE                                         r  line_tdc_inst/loop_fdre[254].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.963    -0.386    line_tdc_inst/clk_bufg
    SLICE_X0Y63          FDRE                                         r  line_tdc_inst/loop_fdre[254].FDRE_INST1/C
                         clock pessimism             -0.088    -0.474    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.047    -0.427    line_tdc_inst/loop_fdre[254].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.694    -0.504    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y57         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.100    -0.404 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]/Q
                         net (fo=1, routed)           0.081    -0.323    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][96]
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.028    -0.295 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][32]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][32]_i_1_n_0
    SLICE_X14Y57         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.935    -0.414    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X14Y57         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][32]/C
                         clock pessimism             -0.079    -0.493    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.087    -0.406    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][32]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.693    -0.505    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y60         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][98]/Q
                         net (fo=1, routed)           0.081    -0.324    decode_inst/latch2bin_inst1/genblk1[0].decoding_reg_n_0_[1][98]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.028    -0.296 r  decode_inst/latch2bin_inst1/genblk1[1].decoding[2][98]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    decode_inst/latch2bin_inst1/genblk1[1].decoding[2][98]_i_1_n_0
    SLICE_X14Y60         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.934    -0.415    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X14Y60         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][98]/C
                         clock pessimism             -0.079    -0.494    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.087    -0.407    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][98]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/data_valid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/data_valid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.686    -0.512    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y68         FDRE                                         r  decode_inst/latch2bin_inst1/data_valid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  decode_inst/latch2bin_inst1/data_valid_reg[6]/Q
                         net (fo=1, routed)           0.081    -0.331    decode_inst/latch2bin_inst1/data_valid[6]
    SLICE_X22Y68         LUT3 (Prop_lut3_I0_O)        0.028    -0.303 r  decode_inst/latch2bin_inst1/data_valid[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    decode_inst/latch2bin_inst1/data_valid[7]_i_1_n_0
    SLICE_X22Y68         FDRE                                         r  decode_inst/latch2bin_inst1/data_valid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.924    -0.425    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X22Y68         FDRE                                         r  decode_inst/latch2bin_inst1/data_valid_reg[7]/C
                         clock pessimism             -0.076    -0.501    
    SLICE_X22Y68         FDRE (Hold_fdre_C_D)         0.087    -0.414    decode_inst/latch2bin_inst1/data_valid_reg[7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.596%)  route 0.102ns (44.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.747    -0.451    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X15Y46         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][18]/Q
                         net (fo=1, routed)           0.102    -0.249    decode_inst/latch2bin_inst2/genblk1[0].decoding_reg_n_0_[1][18]
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.028    -0.221 r  decode_inst/latch2bin_inst2/genblk1[1].decoding[2][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    decode_inst/latch2bin_inst2/genblk1[1].decoding[2][18]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.007    -0.342    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X16Y46         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][18]/C
                         clock pessimism             -0.077    -0.419    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.087    -0.332    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.500       1.092      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.500       1.429      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X25Y70     FDCE_INST6/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X21Y71     decode_inst/bin_final_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X21Y71     decode_inst/bin_final_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X21Y72     decode_inst/bin_final_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X21Y72     decode_inst/bin_final_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X22Y68     decode_inst/latch2bin_inst1/bin_cs_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X15Y52     decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][25]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X14Y54     decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y69     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y69     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y69     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y69     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y69     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y69     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y69     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y69     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y69     decode_inst/bin_cs_final_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y69     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y64     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y69     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.678%)  route 0.883ns (77.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.684    reset_sync0
    SLICE_X80Y201        FDCE                                         f  counter_for_coarse_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y201        FDCE                                         r  counter_for_coarse_reg[28]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y201        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[28]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.678%)  route 0.883ns (77.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.684    reset_sync0
    SLICE_X80Y201        FDCE                                         f  counter_for_coarse_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y201        FDCE                                         r  counter_for_coarse_reg[29]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y201        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[29]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.678%)  route 0.883ns (77.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.684    reset_sync0
    SLICE_X80Y201        FDCE                                         f  counter_for_coarse_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y201        FDCE                                         r  counter_for_coarse_reg[30]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y201        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[30]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.678%)  route 0.883ns (77.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.684    reset_sync0
    SLICE_X80Y201        FDCE                                         f  counter_for_coarse_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y201        FDCE                                         r  counter_for_coarse_reg[31]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y201        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[31]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.688%)  route 0.883ns (77.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.685    reset_sync0
    SLICE_X80Y200        FDCE                                         f  counter_for_coarse_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y200        FDCE                                         r  counter_for_coarse_reg[24]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y200        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[24]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.688%)  route 0.883ns (77.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.685    reset_sync0
    SLICE_X80Y200        FDCE                                         f  counter_for_coarse_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y200        FDCE                                         r  counter_for_coarse_reg[25]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y200        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[25]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.688%)  route 0.883ns (77.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.685    reset_sync0
    SLICE_X80Y200        FDCE                                         f  counter_for_coarse_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y200        FDCE                                         r  counter_for_coarse_reg[26]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y200        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[26]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.688%)  route 0.883ns (77.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 1.199 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.883    -0.685    reset_sync0
    SLICE_X80Y200        FDCE                                         f  counter_for_coarse_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.082     1.199    clk_bufg
    SLICE_X80Y200        FDCE                                         r  counter_for_coarse_reg[27]/C
                         clock pessimism             -0.659     0.540    
                         clock uncertainty           -0.062     0.478    
    SLICE_X80Y200        FDCE (Recov_fdce_C_CLR)     -0.212     0.266    counter_for_coarse_reg[27]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.259ns (24.725%)  route 0.789ns (75.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 1.215 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.789    -0.779    reset_sync0
    SLICE_X80Y199        FDCE                                         f  counter_for_coarse_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.098     1.215    clk_bufg
    SLICE_X80Y199        FDCE                                         r  counter_for_coarse_reg[20]/C
                         clock pessimism             -0.646     0.569    
                         clock uncertainty           -0.062     0.507    
    SLICE_X80Y199        FDCE (Recov_fdce_C_CLR)     -0.212     0.295    counter_for_coarse_reg[20]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.259ns (24.725%)  route 0.789ns (75.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 1.215 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.216    -1.826    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.259    -1.567 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.789    -0.779    reset_sync0
    SLICE_X80Y199        FDCE                                         f  counter_for_coarse_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        1.098     1.215    clk_bufg
    SLICE_X80Y199        FDCE                                         r  counter_for_coarse_reg[21]/C
                         clock pessimism             -0.646     0.569    
                         clock uncertainty           -0.062     0.507    
    SLICE_X80Y199        FDCE (Recov_fdce_C_CLR)     -0.212     0.295    counter_for_coarse_reg[21]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.716%)  route 0.222ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.222    -0.321    reset_sync0
    SLICE_X80Y194        FDCE                                         f  counter_for_coarse_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y194        FDCE                                         r  counter_for_coarse_reg[0]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y194        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.716%)  route 0.222ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.222    -0.321    reset_sync0
    SLICE_X80Y194        FDCE                                         f  counter_for_coarse_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y194        FDCE                                         r  counter_for_coarse_reg[1]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y194        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.716%)  route 0.222ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.222    -0.321    reset_sync0
    SLICE_X80Y194        FDCE                                         f  counter_for_coarse_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y194        FDCE                                         r  counter_for_coarse_reg[2]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y194        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.716%)  route 0.222ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.222    -0.321    reset_sync0
    SLICE_X80Y194        FDCE                                         f  counter_for_coarse_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y194        FDCE                                         r  counter_for_coarse_reg[3]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y194        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.181%)  route 0.260ns (68.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.260    -0.282    reset_sync0
    SLICE_X80Y196        FDCE                                         f  counter_for_coarse_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y196        FDCE                                         r  counter_for_coarse_reg[10]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y196        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[10]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.181%)  route 0.260ns (68.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.260    -0.282    reset_sync0
    SLICE_X80Y196        FDCE                                         f  counter_for_coarse_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y196        FDCE                                         r  counter_for_coarse_reg[11]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y196        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[11]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.181%)  route 0.260ns (68.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.260    -0.282    reset_sync0
    SLICE_X80Y196        FDCE                                         f  counter_for_coarse_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y196        FDCE                                         r  counter_for_coarse_reg[8]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y196        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.181%)  route 0.260ns (68.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.260    -0.282    reset_sync0
    SLICE_X80Y196        FDCE                                         f  counter_for_coarse_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y196        FDCE                                         r  counter_for_coarse_reg[9]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y196        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.118ns (30.715%)  route 0.266ns (69.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.266    -0.277    reset_sync0
    SLICE_X80Y195        FDCE                                         f  counter_for_coarse_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y195        FDCE                                         r  counter_for_coarse_reg[4]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y195        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.118ns (30.715%)  route 0.266ns (69.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.537    -0.661    clk_bufg
    SLICE_X78Y190        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDRE (Prop_fdre_C_Q)         0.118    -0.543 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.266    -0.277    reset_sync0
    SLICE_X80Y195        FDCE                                         f  counter_for_coarse_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2172, routed)        0.742    -0.607    clk_bufg
    SLICE_X80Y195        FDCE                                         r  counter_for_coarse_reg[5]/C
                         clock pessimism              0.143    -0.464    
    SLICE_X80Y195        FDCE (Remov_fdce_C_CLR)     -0.069    -0.533    counter_for_coarse_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.256    





