<pre>name: hana_test_intermout
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v</a>' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-286" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:286</a>)
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-287" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:287</a>)
Generating RTLIL representation for module `\f1_test'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:8</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f2_test'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:22</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f3_test'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:34</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f4_test'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:46</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f5_NonBlockingEx'.
Generating RTLIL representation for module `\f6_FlipFlop'.
Generating RTLIL representation for module `\f7_FlipFlop'.
Generating RTLIL representation for module `\f8_inc'.
Generating RTLIL representation for module `\f9_NegEdgeClock'.
Generating RTLIL representation for module `\f10_MyCounter'.
Generating RTLIL representation for module `\f11_test'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-142" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:142</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f12_test'.
Generating RTLIL representation for module `\f13_test'.
Generating RTLIL representation for module `\f14_test'.
Generating RTLIL representation for module `\f14_mybuf'.
Generating RTLIL representation for module `\f15_test'.
Generating RTLIL representation for module `\f15_mybuf'.
Generating RTLIL representation for module `\f16_test'.
Generating RTLIL representation for module `\f17_test'.
Generating RTLIL representation for module `\f18_test'.
Generating RTLIL representation for module `\f19_buffer'.
Generating RTLIL representation for module `\f20_test'.
Generating RTLIL representation for module `\f21_test'.
Generating RTLIL representation for module `\f22_test'.
Generating RTLIL representation for module `\f23_test'.
Generating RTLIL representation for module `\f24_test'.
Generating RTLIL representation for module `\f25_test'.
Generating RTLIL representation for module `\f26_test'.
Generating RTLIL representation for module `\f27_test'.
Generating RTLIL representation for module `\f28_test'.
Generating RTLIL representation for module `\f29_Reduction'.
Generating RTLIL representation for module `\f30_test'.
Generating RTLIL representation for module `\f31_test'.
Generating RTLIL representation for module `\f32_test'.
Generating RTLIL representation for module `\f33_test'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
ERROR: Parser error in line <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: syntax error, unexpected TOK_SUPPLY1
</pre>