0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.srcs/sim_1/new/delay_buf_4cycles_tb.v,1732565795,verilog,,,,delay_buf_4cycles_tb,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.srcs/sources_1/new/delay_buf_4cycles.v,1732565591,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.srcs/sim_1/new/delay_buf_4cycles_tb.v,,delay_buf_4cycles,,,,,,,,
