// Seed: 1134130489
program module_0 (
    output wire id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wor  id_3
);
  tri1 id_5;
  wire id_6 = id_6;
  assign id_5 = (-1);
  assign module_1.id_8 = 0;
  id_7(
      1'h0
  );
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input logic id_9,
    input wire id_10,
    input wire id_11,
    output tri0 id_12,
    output tri0 id_13,
    input uwire id_14,
    output supply1 id_15,
    output supply0 id_16,
    output wand id_17,
    input supply0 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input uwire id_21,
    input supply0 id_22,
    input tri1 id_23,
    input supply0 id_24,
    input wor id_25,
    output wor id_26,
    input supply0 id_27,
    output wor id_28,
    output tri0 id_29,
    output uwire id_30,
    input wor id_31,
    input uwire id_32,
    output supply0 id_33,
    output tri0 id_34,
    input tri id_35,
    id_41,
    input tri0 id_36,
    input tri id_37,
    input tri id_38,
    output tri0 id_39
);
  initial id_1 <= id_9;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_23,
      id_3
  );
  assign id_33 = -1;
endmodule
