// Seed: 199852310
module module_0 (
    output tri0 id_0
);
  wor id_3, id_4, id_5, id_6, id_7;
  assign id_4 = -1'b0;
  wire id_8;
  wire id_9;
  wire id_10, id_11, id_12;
  wire id_13, id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri1 id_8
);
  id_10(
      id_8, 1'b0, -1
  );
  wire id_11;
  assign id_1 = ~id_8;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_4 = 0;
endmodule
