<html><body>
<pre>
 
cpldfit:  version H.38                              Xilinx Inc.
                                  No Fit Report
Design Name: ram_16x4                            Date: 11-11-2025,  9:29AM
Device Used: XA2C32A-6-VQ44
Fitting Status: Design Rule Checking Failed

**************************  Errors and Warnings  ***************************

ERROR:Cpld:1063 - Design requires at least 84 macrocells, exceeds device limit
   32.
ERROR:Cpld:1064 - Design rules checking error. Fitting process stopped.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

No logic has been mapped.

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
0  /32  (  0%) 0   /112  (  0%) 0   /80   (  0%) 0  /32  (  0%) 0  /33  (  0%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       0/16      0/40     0/56     0/16    0/1      0/1      0/1      0/1
FB2       0/16      0/40     0/56     0/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total     0/32      0/80     0/112    0/32    0/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :   10           0    |  I/O              :     0     24
Output        :    4           0    |  GCK/IO           :     0      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    0           0    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     14           0

End of Mapped Resource Summary
*************************  Summary of UnMapped Logic  ************************

** 4 Outputs **

Signal              Total Total I/O      User
Name                Pts   Inps  STD      Assignment
dataout<0>          17    34    LVCMOS18 
dataout<1>          17    34    LVCMOS18 
dataout<2>          17    34    LVCMOS18 
dataout<3>          17    34    LVCMOS18 

** 80 Buried Nodes **

Signal              Total Total User
Name                Pts   Inps  Assignment
N_PZ_151            1     4     
N_PZ_152            1     4     
N_PZ_155            1     4     
N_PZ_159            1     4     
N_PZ_162            1     4     
N_PZ_163            1     4     
N_PZ_164            1     4     
N_PZ_165            1     4     
N_PZ_166            1     4     
N_PZ_167            1     4     
N_PZ_173            1     4     
N_PZ_175            1     4     
N_PZ_176            1     4     
N_PZ_177            1     4     
N_PZ_179            1     4     
N_PZ_181            1     4     
memory_0_0          2     7     
memory_0_1          2     7     
memory_0_2          2     7     
memory_0_3          2     7     
memory_10_0         2     7     
memory_10_1         2     7     
memory_10_2         2     7     
memory_10_3         2     7     
memory_11_0         2     7     
memory_11_1         2     7     
memory_11_2         2     7     
memory_11_3         2     7     
memory_12_0         2     7     
memory_12_1         2     7     
memory_12_2         2     7     
memory_12_3         2     7     
memory_13_0         2     7     
memory_13_1         2     7     
memory_13_2         2     7     
memory_13_3         2     7     
memory_14_0         2     7     
memory_14_1         2     7     
memory_14_2         2     7     
memory_14_3         2     7     

Signal              Total Total User
Name                Pts   Inps  Assignment
memory_15_0         2     7     
memory_15_1         2     7     
memory_15_2         2     7     
memory_15_3         2     7     
memory_1_0          2     7     
memory_1_1          2     7     
memory_1_2          2     7     
memory_1_3          2     7     
memory_2_0          2     7     
memory_2_1          2     7     
memory_2_2          2     7     
memory_2_3          2     7     
memory_3_0          2     7     
memory_3_1          2     7     
memory_3_2          2     7     
memory_3_3          2     7     
memory_4_0          2     7     
memory_4_1          2     7     
memory_4_2          2     7     
memory_4_3          2     7     
memory_5_0          2     7     
memory_5_1          2     7     
memory_5_2          2     7     
memory_5_3          2     7     
memory_6_0          2     7     
memory_6_1          2     7     
memory_6_2          2     7     
memory_6_3          2     7     
memory_7_0          2     7     
memory_7_1          2     7     
memory_7_2          2     7     
memory_7_3          2     7     
memory_8_0          2     7     
memory_8_1          2     7     
memory_8_2          2     7     
memory_8_3          2     7     
memory_9_0          2     7     
memory_9_1          2     7     
memory_9_2          2     7     
memory_9_3          2     7     

** 10 Inputs **

Signal              I/O      User
Name                STD      Assignment
addr<0>             LVCMOS18 
addr<1>             LVCMOS18 
addr<2>             LVCMOS18 
addr<3>             LVCMOS18 
csn                 LVCMOS18 
datain<0>           LVCMOS18 
datain<1>           LVCMOS18 
datain<2>           LVCMOS18 
datain<3>           LVCMOS18 
rwn                 LVCMOS18 

*******************************  Equations  ********************************

********** UnMapped Logic **********

** Outputs **


dataout_I(0) <= ((memory_10_0 AND N_PZ_151)
	OR (memory_11_0 AND N_PZ_152)
	OR (memory_7_0 AND N_PZ_155)
	OR (memory_3_0 AND N_PZ_159)
	OR (memory_6_0 AND N_PZ_162)
	OR (memory_2_0 AND N_PZ_163)
	OR (memory_8_0 AND N_PZ_164)
	OR (memory_12_0 AND N_PZ_165)
	OR (memory_13_0 AND N_PZ_166)
	OR (memory_1_0 AND N_PZ_167)
	OR (memory_5_0 AND N_PZ_173)
	OR (memory_14_0 AND N_PZ_175)
	OR (memory_9_0 AND N_PZ_176)
	OR (memory_0_0 AND N_PZ_177)
	OR (memory_4_0 AND N_PZ_179)
	OR (memory_15_0 AND N_PZ_181));
dataout(0) <= dataout_I(0) when dataout_OE(0) = '1' else 'Z';
dataout_OE(0) <= (rwn AND NOT csn);


dataout_I(1) <= ((N_PZ_151 AND memory_10_1)
	OR (N_PZ_152 AND memory_11_1)
	OR (N_PZ_155 AND memory_7_1)
	OR (N_PZ_159 AND memory_3_1)
	OR (N_PZ_162 AND memory_6_1)
	OR (N_PZ_163 AND memory_2_1)
	OR (N_PZ_164 AND memory_8_1)
	OR (N_PZ_165 AND memory_12_1)
	OR (N_PZ_166 AND memory_13_1)
	OR (N_PZ_167 AND memory_1_1)
	OR (N_PZ_173 AND memory_5_1)
	OR (N_PZ_175 AND memory_14_1)
	OR (N_PZ_176 AND memory_9_1)
	OR (N_PZ_177 AND memory_0_1)
	OR (N_PZ_179 AND memory_4_1)
	OR (N_PZ_181 AND memory_15_1));
dataout(1) <= dataout_I(1) when dataout_OE(1) = '1' else 'Z';
dataout_OE(1) <= (rwn AND NOT csn);


dataout_I(2) <= ((N_PZ_151 AND memory_10_2)
	OR (N_PZ_152 AND memory_11_2)
	OR (N_PZ_155 AND memory_7_2)
	OR (N_PZ_159 AND memory_3_2)
	OR (N_PZ_162 AND memory_6_2)
	OR (N_PZ_163 AND memory_2_2)
	OR (N_PZ_164 AND memory_8_2)
	OR (N_PZ_165 AND memory_12_2)
	OR (N_PZ_166 AND memory_13_2)
	OR (N_PZ_167 AND memory_1_2)
	OR (N_PZ_173 AND memory_5_2)
	OR (N_PZ_175 AND memory_14_2)
	OR (N_PZ_176 AND memory_9_2)
	OR (N_PZ_177 AND memory_0_2)
	OR (N_PZ_179 AND memory_4_2)
	OR (N_PZ_181 AND memory_15_2));
dataout(2) <= dataout_I(2) when dataout_OE(2) = '1' else 'Z';
dataout_OE(2) <= (rwn AND NOT csn);


dataout_I(3) <= ((N_PZ_151 AND memory_10_3)
	OR (N_PZ_152 AND memory_11_3)
	OR (N_PZ_155 AND memory_7_3)
	OR (N_PZ_159 AND memory_3_3)
	OR (N_PZ_162 AND memory_6_3)
	OR (N_PZ_163 AND memory_2_3)
	OR (N_PZ_164 AND memory_8_3)
	OR (N_PZ_165 AND memory_12_3)
	OR (N_PZ_166 AND memory_13_3)
	OR (N_PZ_167 AND memory_1_3)
	OR (N_PZ_173 AND memory_5_3)
	OR (N_PZ_175 AND memory_14_3)
	OR (N_PZ_176 AND memory_9_3)
	OR (N_PZ_177 AND memory_0_3)
	OR (N_PZ_179 AND memory_4_3)
	OR (N_PZ_181 AND memory_15_3));
dataout(3) <= dataout_I(3) when dataout_OE(3) = '1' else 'Z';
dataout_OE(3) <= (rwn AND NOT csn);

** Buried Nodes **


N_PZ_151 <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND addr(1));


N_PZ_152 <= (addr(0) AND addr(3) AND NOT addr(2) AND addr(1));


N_PZ_155 <= (addr(0) AND NOT addr(3) AND addr(2) AND addr(1));


N_PZ_159 <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1));


N_PZ_162 <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND addr(1));


N_PZ_163 <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1));


N_PZ_164 <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1));


N_PZ_165 <= (NOT addr(0) AND addr(3) AND addr(2) AND NOT addr(1));


N_PZ_166 <= (addr(0) AND addr(3) AND addr(2) AND NOT addr(1));


N_PZ_167 <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1));


N_PZ_173 <= (addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1));


N_PZ_175 <= (NOT addr(0) AND addr(3) AND addr(2) AND addr(1));


N_PZ_176 <= (addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1));


N_PZ_177 <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1));


N_PZ_179 <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1));


N_PZ_181 <= (addr(0) AND addr(3) AND addr(2) AND addr(1));

LDCP_memory_0_0: LDCP port map (memory_0_0,datain(0),,'0','0');
memory_0_0_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_0_1: LDCP port map (memory_0_1,datain(1),,'0','0');
memory_0_1_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_0_2: LDCP port map (memory_0_2,datain(2),,'0','0');
memory_0_2_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_0_3: LDCP port map (memory_0_3,datain(3),,'0','0');
memory_0_3_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_10_0: LDCP port map (memory_10_0,datain(0),,'0','0');
memory_10_0_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_10_1: LDCP port map (memory_10_1,datain(1),,'0','0');
memory_10_1_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_10_2: LDCP port map (memory_10_2,datain(2),,'0','0');
memory_10_2_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_10_3: LDCP port map (memory_10_3,datain(3),,'0','0');
memory_10_3_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_11_0: LDCP port map (memory_11_0,datain(0),,'0','0');
memory_11_0_G <= (addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_11_1: LDCP port map (memory_11_1,datain(1),,'0','0');
memory_11_1_G <= (addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_11_2: LDCP port map (memory_11_2,datain(2),,'0','0');
memory_11_2_G <= (addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_11_3: LDCP port map (memory_11_3,datain(3),,'0','0');
memory_11_3_G <= (addr(0) AND addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_12_0: LDCP port map (memory_12_0,datain(0),,'0','0');
memory_12_0_G <= (NOT addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_12_1: LDCP port map (memory_12_1,datain(1),,'0','0');
memory_12_1_G <= (NOT addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_12_2: LDCP port map (memory_12_2,datain(2),,'0','0');
memory_12_2_G <= (NOT addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_12_3: LDCP port map (memory_12_3,datain(3),,'0','0');
memory_12_3_G <= (NOT addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_13_0: LDCP port map (memory_13_0,datain(0),,'0','0');
memory_13_0_G <= (addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_13_1: LDCP port map (memory_13_1,datain(1),,'0','0');
memory_13_1_G <= (addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_13_2: LDCP port map (memory_13_2,datain(2),,'0','0');
memory_13_2_G <= (addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_13_3: LDCP port map (memory_13_3,datain(3),,'0','0');
memory_13_3_G <= (addr(0) AND addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_14_0: LDCP port map (memory_14_0,datain(0),,'0','0');
memory_14_0_G <= (NOT addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_14_1: LDCP port map (memory_14_1,datain(1),,'0','0');
memory_14_1_G <= (NOT addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_14_2: LDCP port map (memory_14_2,datain(2),,'0','0');
memory_14_2_G <= (NOT addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_14_3: LDCP port map (memory_14_3,datain(3),,'0','0');
memory_14_3_G <= (NOT addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_15_0: LDCP port map (memory_15_0,datain(0),,'0','0');
memory_15_0_G <= (addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_15_1: LDCP port map (memory_15_1,datain(1),,'0','0');
memory_15_1_G <= (addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_15_2: LDCP port map (memory_15_2,datain(2),,'0','0');
memory_15_2_G <= (addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_15_3: LDCP port map (memory_15_3,datain(3),,'0','0');
memory_15_3_G <= (addr(0) AND addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_1_0: LDCP port map (memory_1_0,datain(0),,'0','0');
memory_1_0_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_1_1: LDCP port map (memory_1_1,datain(1),,'0','0');
memory_1_1_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_1_2: LDCP port map (memory_1_2,datain(2),,'0','0');
memory_1_2_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_1_3: LDCP port map (memory_1_3,datain(3),,'0','0');
memory_1_3_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_2_0: LDCP port map (memory_2_0,datain(0),,'0','0');
memory_2_0_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_2_1: LDCP port map (memory_2_1,datain(1),,'0','0');
memory_2_1_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_2_2: LDCP port map (memory_2_2,datain(2),,'0','0');
memory_2_2_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_2_3: LDCP port map (memory_2_3,datain(3),,'0','0');
memory_2_3_G <= (NOT addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_3_0: LDCP port map (memory_3_0,datain(0),,'0','0');
memory_3_0_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_3_1: LDCP port map (memory_3_1,datain(1),,'0','0');
memory_3_1_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_3_2: LDCP port map (memory_3_2,datain(2),,'0','0');
memory_3_2_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_3_3: LDCP port map (memory_3_3,datain(3),,'0','0');
memory_3_3_G <= (addr(0) AND NOT addr(3) AND NOT addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_4_0: LDCP port map (memory_4_0,datain(0),,'0','0');
memory_4_0_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_4_1: LDCP port map (memory_4_1,datain(1),,'0','0');
memory_4_1_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_4_2: LDCP port map (memory_4_2,datain(2),,'0','0');
memory_4_2_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_4_3: LDCP port map (memory_4_3,datain(3),,'0','0');
memory_4_3_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_5_0: LDCP port map (memory_5_0,datain(0),,'0','0');
memory_5_0_G <= (addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_5_1: LDCP port map (memory_5_1,datain(1),,'0','0');
memory_5_1_G <= (addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_5_2: LDCP port map (memory_5_2,datain(2),,'0','0');
memory_5_2_G <= (addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_5_3: LDCP port map (memory_5_3,datain(3),,'0','0');
memory_5_3_G <= (addr(0) AND NOT addr(3) AND addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_6_0: LDCP port map (memory_6_0,datain(0),,'0','0');
memory_6_0_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_6_1: LDCP port map (memory_6_1,datain(1),,'0','0');
memory_6_1_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_6_2: LDCP port map (memory_6_2,datain(2),,'0','0');
memory_6_2_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_6_3: LDCP port map (memory_6_3,datain(3),,'0','0');
memory_6_3_G <= (NOT addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_7_0: LDCP port map (memory_7_0,datain(0),,'0','0');
memory_7_0_G <= (addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_7_1: LDCP port map (memory_7_1,datain(1),,'0','0');
memory_7_1_G <= (addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_7_2: LDCP port map (memory_7_2,datain(2),,'0','0');
memory_7_2_G <= (addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_7_3: LDCP port map (memory_7_3,datain(3),,'0','0');
memory_7_3_G <= (addr(0) AND NOT addr(3) AND addr(2) AND addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_8_0: LDCP port map (memory_8_0,datain(0),,'0','0');
memory_8_0_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_8_1: LDCP port map (memory_8_1,datain(1),,'0','0');
memory_8_1_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_8_2: LDCP port map (memory_8_2,datain(2),,'0','0');
memory_8_2_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_8_3: LDCP port map (memory_8_3,datain(3),,'0','0');
memory_8_3_G <= (NOT addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_9_0: LDCP port map (memory_9_0,datain(0),,'0','0');
memory_9_0_G <= (addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_9_1: LDCP port map (memory_9_1,datain(1),,'0','0');
memory_9_1_G <= (addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_9_2: LDCP port map (memory_9_2,datain(2),,'0','0');
memory_9_2_G <= (addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);

LDCP_memory_9_3: LDCP port map (memory_9_3,datain(3),,'0','0');
memory_9_3_G <= (addr(0) AND addr(3) AND NOT addr(2) AND NOT addr(1) AND NOT rwn AND 
	NOT csn);


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c32a-6-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : FLOAT
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 36
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
