// Seed: 1367474983
`define pp_3 0
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2
    , id_3
);
  assign id_2 = 1 ? 1 : id_0 ? id_0 : id_3;
  logic id_4 = 1;
endmodule
