

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n5_1_L_n5_2'
================================================================
* Date:           Tue Jan 20 09:52:10 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.670 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.792 us|  0.792 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n5_1_L_n5_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_ln146 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m27_4 = alloca i32 1" [case_3.cc:22]   --->   Operation 6 'alloca' 'm27_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_n5_1 = alloca i32 1" [case_3.cc:144]   --->   Operation 7 'alloca' 'i_n5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m27_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_3_reload"   --->   Operation 10 'read' 'm27_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten50"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln144 = store i4 0, i4 %i_n5_1" [case_3.cc:144]   --->   Operation 12 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_3_reload_read, i16 %m27_4" [case_3.cc:22]   --->   Operation 13 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc296"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i7 %indvar_flatten50" [case_3.cc:143]   --->   Operation 15 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln143 = icmp_eq  i7 %indvar_flatten50_load, i7 64" [case_3.cc:143]   --->   Operation 16 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln143 = add i7 %indvar_flatten50_load, i7 1" [case_3.cc:143]   --->   Operation 17 'add' 'add_ln143' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc299, void %L_m1_3.preheader.exitStub" [case_3.cc:143]   --->   Operation 18 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_n5_1_load = load i4 %i_n5_1" [case_3.cc:144]   --->   Operation 19 'load' 'i_n5_1_load' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %i_n5_1_load, i4 8" [case_3.cc:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln144, i4 0, i4 %i_n5_1_load" [case_3.cc:22]   --->   Operation 21 'select' 'select_ln22' <Predicate = (!icmp_ln143)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i4 %select_ln22" [case_3.cc:144]   --->   Operation 22 'zext' 'zext_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i8 %in_data_0, i64 0, i64 %zext_ln144" [case_3.cc:146]   --->   Operation 23 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:146]   --->   Operation 24 'load' 'in_data_0_load' <Predicate = (!icmp_ln143)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %select_ln22, i4 1" [case_3.cc:144]   --->   Operation 25 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln143 = store i7 %add_ln143, i7 %indvar_flatten50" [case_3.cc:143]   --->   Operation 26 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln144 = store i4 %add_ln144, i4 %i_n5_1" [case_3.cc:144]   --->   Operation 27 'store' 'store_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%phi_ln146_load = load i3 %phi_ln146"   --->   Operation 39 'load' 'phi_ln146_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m27_4_load_1 = load i16 %m27_4"   --->   Operation 40 'load' 'm27_4_load_1' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_4_out, i16 %m27_4_load_1"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %phi_ln146_out, i3 %phi_ln146_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%m27_4_load = load i16 %m27_4" [case_3.cc:148]   --->   Operation 28 'load' 'm27_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n5_1_L_n5_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 31 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:146]   --->   Operation 32 'load' 'in_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%m60 = trunc i8 %in_data_0_load" [case_3.cc:146]   --->   Operation 33 'trunc' 'm60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i3 %m60" [case_3.cc:148]   --->   Operation 34 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.07ns)   --->   "%m27 = add i16 %sext_ln148, i16 %m27_4_load" [case_3.cc:148]   --->   Operation 35 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27, i16 %m27_4" [case_3.cc:22]   --->   Operation 36 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln146 = store i3 %m60, i3 %phi_ln146" [case_3.cc:146]   --->   Operation 37 'store' 'store_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc296" [case_3.cc:144]   --->   Operation 38 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m27_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m27_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ phi_ln146_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln146             (alloca           ) [ 011]
m27_4                 (alloca           ) [ 011]
i_n5_1                (alloca           ) [ 010]
indvar_flatten50      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
m27_3_reload_read     (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln144           (store            ) [ 000]
store_ln22            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten50_load (load             ) [ 000]
icmp_ln143            (icmp             ) [ 010]
add_ln143             (add              ) [ 000]
br_ln143              (br               ) [ 000]
i_n5_1_load           (load             ) [ 000]
icmp_ln144            (icmp             ) [ 000]
select_ln22           (select           ) [ 000]
zext_ln144            (zext             ) [ 000]
in_data_0_addr        (getelementptr    ) [ 011]
add_ln144             (add              ) [ 000]
store_ln143           (store            ) [ 000]
store_ln144           (store            ) [ 000]
m27_4_load            (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln22     (specpipeline     ) [ 000]
in_data_0_load        (load             ) [ 000]
m60                   (trunc            ) [ 000]
sext_ln148            (sext             ) [ 000]
m27                   (add              ) [ 000]
store_ln22            (store            ) [ 000]
store_ln146           (store            ) [ 000]
br_ln144              (br               ) [ 000]
phi_ln146_load        (load             ) [ 000]
m27_4_load_1          (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m27_3_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_3_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m27_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="phi_ln146_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln146_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_n5_1_L_n5_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="phi_ln146_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln146/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="m27_4_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_4/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_n5_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_n5_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten50_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten50/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m27_3_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m27_3_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln0_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_data_0_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_0_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_0_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln144_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln22_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten50_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten50_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln143_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln143_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_n5_1_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_n5_1_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln144_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln22_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln144_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln144_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln143_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln144_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="m27_4_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_4_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="m60_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m60/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln148_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="m27_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m27/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln22_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln146_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="1"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_ln146_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln146_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="m27_4_load_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_4_load_1/1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="phi_ln146_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln146 "/>
</bind>
</comp>

<comp id="208" class="1005" name="m27_4_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m27_4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_n5_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_n5_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten50_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten50 "/>
</bind>
</comp>

<comp id="233" class="1005" name="in_data_0_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="155"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="123" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="151" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="93" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="170" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="205"><net_src comp="50" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="211"><net_src comp="54" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="219"><net_src comp="58" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="226"><net_src comp="62" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="236"><net_src comp="86" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m27_4_out | {1 }
	Port: phi_ln146_out | {1 }
 - Input state : 
	Port: case_3_Pipeline_L_n5_1_L_n5_2 : m27_3_reload | {1 }
	Port: case_3_Pipeline_L_n5_1_L_n5_2 : in_data_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln144 : 1
		indvar_flatten50_load : 1
		icmp_ln143 : 2
		add_ln143 : 2
		br_ln143 : 3
		i_n5_1_load : 1
		icmp_ln144 : 2
		select_ln22 : 3
		zext_ln144 : 4
		in_data_0_addr : 5
		in_data_0_load : 6
		add_ln144 : 4
		store_ln143 : 3
		store_ln144 : 5
		phi_ln146_load : 1
		m27_4_load_1 : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		m60 : 1
		sext_ln148 : 2
		m27 : 3
		store_ln22 : 4
		store_ln146 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln143_fu_123       |    0    |    14   |
|    add   |       add_ln144_fu_151       |    0    |    13   |
|          |          m27_fu_178          |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln143_fu_117      |    0    |    14   |
|          |       icmp_ln144_fu_132      |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln22_fu_138      |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | m27_3_reload_read_read_fu_66 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_72    |    0    |    0    |
|          |     write_ln0_write_fu_79    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln144_fu_146      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          m60_fu_170          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln148_fu_174      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    81   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     i_n5_1_reg_216     |    4   |
| in_data_0_addr_reg_233 |    4   |
|indvar_flatten50_reg_223|    7   |
|      m27_4_reg_208     |   16   |
|    phi_ln146_reg_202   |    3   |
+------------------------+--------+
|          Total         |   34   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   34   |   90   |
+-----------+--------+--------+--------+
