{"vcs1":{"timestamp_begin":1726851998.189649316, "rt":1.50, "ut":0.27, "st":0.23}}
{"vcselab":{"timestamp_begin":1726851999.773865721, "rt":1.28, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1726852001.129143740, "rt":0.38, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726851997.613232727}
{"VCS_COMP_START_TIME": 1726851997.613232727}
{"VCS_COMP_END_TIME": 1726852002.801320612}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329748}}
{"stitch_vcselab": {"peak_mem": 215156}}
