INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sources_1/new/clkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sources_1/new/dispclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sources_1/new/hexto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/316VivadoLabs/Lab_6/Lab_6.srcs/sim_1/new/tb_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system
