######################################################################

# Created by Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1 on Tue Apr 19 20:02:12 -0400 2022

# This file contains the RC script for design:z80_top_direct_n

######################################################################

set_db / .information_level 7
set_db / .init_lib_search_path {. ./lib /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE }
set_db / .design_mode_process 230.0
set_db / .phys_assume_met_fill 0.0
set_db / .lp_insert_clock_gating true
set_db / .runtime_by_stage { {to_generic 3 2849 2 36}  {first_condense 63 2931 127 171}  {reify 41 2972 147 318}  {global_incr_map 10 2983 10 329}  {incr_opt 16 3008 15 348}  {incr_opt 2 3016 1 350} }
set_db / .tinfo_tstamp_file .rs_leonardo.augusto.tstamp
set_db / .script_search_path {. }
set_db / .use_area_from_lef true
set_db / .leakage_power_effort medium
set_db / .flow_metrics_snapshot_uuid 3b5d0a63
set_db / .super_thread_servers {localhost localhost localhost localhost localhost localhost localhost localhost   }
set_db / .syn_opt_effort low
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/RC_CG_HIER_INST1/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/RC_CG_HIER_INST2/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/RC_CG_HIER_INST3/g8/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/address_pins__RC_CG_HIER_INST5/g6/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/alu_/RC_CG_HIER_INST10/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/alu_/RC_CG_HIER_INST6/g6/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/alu_/RC_CG_HIER_INST9/g6/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/alu_/RC_CG_DECLONE_HIER_INST/g6/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/data_pins__RC_CG_HIER_INST11/g6/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/memory_ifc__RC_CG_HIER_INST13/g6/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_control__RC_CG_HIER_INST14/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_af2_hi_RC_CG_HIER_INST15/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_af2_lo_RC_CG_HIER_INST16/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_af_hi_RC_CG_HIER_INST17/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_af_lo_RC_CG_HIER_INST18/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_RC_CG_HIER_INST19/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_RC_CG_HIER_INST20/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_bc_hi_RC_CG_HIER_INST21/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_bc_lo_RC_CG_HIER_INST22/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_de2_hi_RC_CG_HIER_INST23/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_de2_lo_RC_CG_HIER_INST24/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_de_hi_RC_CG_HIER_INST25/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_de_lo_RC_CG_HIER_INST26/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_RC_CG_HIER_INST27/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_RC_CG_HIER_INST28/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_hl_hi_RC_CG_HIER_INST29/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_hl_lo_RC_CG_HIER_INST30/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_ir_hi_RC_CG_HIER_INST31/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_ir_lo_RC_CG_HIER_INST32/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_ix_hi_RC_CG_HIER_INST33/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_ix_lo_RC_CG_HIER_INST34/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_iy_hi_RC_CG_HIER_INST35/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_iy_lo_RC_CG_HIER_INST36/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_pc_hi_RC_CG_HIER_INST37/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_pc_lo_RC_CG_HIER_INST38/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_sp_hi_RC_CG_HIER_INST39/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_sp_lo_RC_CG_HIER_INST40/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_wz_hi_RC_CG_HIER_INST41/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/reg_file__b2v_latch_wz_lo_RC_CG_HIER_INST42/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/sequencer__RC_CG_HIER_INST44/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/address_latch__RC_CG_HIER_INST4/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:z80_top_direct_n/RC_CG_DECLONE_HIER_INST/g12/B
::legacy::set_attribute -quiet phys_use_segment_parasitics true /
::legacy::set_attribute -quiet probabilistic_extraction true /
::legacy::set_attribute -quiet ple_correlation_factors {1.9000 2.0000} /
::legacy::set_attribute -quiet maximum_interval_of_vias infinity /
::legacy::set_attribute -quiet ple_mode global /
::legacy::set_attribute -quiet wireload_selection wireload_selection:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/4_metls_routing /
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_98V_0C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_98V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_62V_70C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_62V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_80V_70C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_80V_0C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/TYPICAL
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_80V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/_nominal_
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C/typ_1_80V_4_50V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C/_nominal_
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name CLK -domain domain_1 -period 20000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -design design:z80_top_direct_n port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet waveform { } clock:z80_top_direct_n/CLK
define_cost_group -design design:z80_top_direct_n -name C2C
define_cost_group -design design:z80_top_direct_n -name C2O
define_cost_group -design design:z80_top_direct_n -name CLK
define_cost_group -design design:z80_top_direct_n -name I2C
define_cost_group -design design:z80_top_direct_n -name I2O
define_cost_group -design design:z80_top_direct_n -name cg_enable_group_CLK
external_delay -accumulate -input {0.0 no_value no_value no_value} -clock clock:z80_top_direct_n/CLK -name create_clock_delay_domain_1_CLK_R_0 port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/create_clock_delay_domain_1_CLK_R_0
external_delay -accumulate -input {no_value 0.0 no_value no_value} -clock clock:z80_top_direct_n/CLK -edge_fall -name create_clock_delay_domain_1_CLK_F_0 port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/create_clock_delay_domain_1_CLK_F_0
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18 port:z80_top_direct_n/nWAIT
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_1_1 port:z80_top_direct_n/nINT
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_2_1 port:z80_top_direct_n/nNMI
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_3_1 port:z80_top_direct_n/nRESET
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_4_1 port:z80_top_direct_n/nBUSRQ
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_5_1 port:z80_top_direct_n/CLK
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_6_1 {{port:z80_top_direct_n/D[7]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_7_1 {{port:z80_top_direct_n/D[6]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_8_1 {{port:z80_top_direct_n/D[5]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_9_1 {{port:z80_top_direct_n/D[4]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_10_1 {{port:z80_top_direct_n/D[3]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_11_1 {{port:z80_top_direct_n/D[2]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_12_1 {{port:z80_top_direct_n/D[1]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:z80_top_direct_n/CLK -name a-z80_constraints.sd_line_18_13_1 {{port:z80_top_direct_n/D[0]}}
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_2 pin:z80_top_direct_n/sequencer__RC_CG_HIER_INST44/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_2
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_2
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_3 pin:z80_top_direct_n/reg_file__b2v_latch_wz_lo_RC_CG_HIER_INST42/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_3
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_3
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_4 pin:z80_top_direct_n/reg_file__b2v_latch_wz_hi_RC_CG_HIER_INST41/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_4
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_4
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_5 pin:z80_top_direct_n/reg_file__b2v_latch_sp_lo_RC_CG_HIER_INST40/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_5
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_5
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_6 pin:z80_top_direct_n/reg_file__b2v_latch_sp_hi_RC_CG_HIER_INST39/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_6
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_6
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_7 pin:z80_top_direct_n/reg_file__b2v_latch_pc_lo_RC_CG_HIER_INST38/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_7
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_7
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_8 pin:z80_top_direct_n/reg_file__b2v_latch_pc_hi_RC_CG_HIER_INST37/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_8
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_8
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_9 pin:z80_top_direct_n/reg_file__b2v_latch_iy_lo_RC_CG_HIER_INST36/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_9
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_9
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_10 pin:z80_top_direct_n/reg_file__b2v_latch_iy_hi_RC_CG_HIER_INST35/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_10
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_10
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_11 pin:z80_top_direct_n/reg_file__b2v_latch_ix_lo_RC_CG_HIER_INST34/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_11
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_11
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_12 pin:z80_top_direct_n/reg_file__b2v_latch_ix_hi_RC_CG_HIER_INST33/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_12
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_12
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_13 pin:z80_top_direct_n/reg_file__b2v_latch_ir_lo_RC_CG_HIER_INST32/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_13
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_13
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_14 pin:z80_top_direct_n/reg_file__b2v_latch_ir_hi_RC_CG_HIER_INST31/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_14
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_14
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_15 pin:z80_top_direct_n/reg_file__b2v_latch_hl_lo_RC_CG_HIER_INST30/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_15
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_15
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_16 pin:z80_top_direct_n/reg_file__b2v_latch_hl_hi_RC_CG_HIER_INST29/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_16
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_16
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_17 pin:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_RC_CG_HIER_INST28/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_17
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_17
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_18 pin:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_RC_CG_HIER_INST27/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_18
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_18
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_19 pin:z80_top_direct_n/reg_file__b2v_latch_de_lo_RC_CG_HIER_INST26/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_19
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_19
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_20 pin:z80_top_direct_n/reg_file__b2v_latch_de_hi_RC_CG_HIER_INST25/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_20
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_20
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_21 pin:z80_top_direct_n/reg_file__b2v_latch_de2_lo_RC_CG_HIER_INST24/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_21
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_21
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_22 pin:z80_top_direct_n/reg_file__b2v_latch_de2_hi_RC_CG_HIER_INST23/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_22
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_22
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_23 pin:z80_top_direct_n/reg_file__b2v_latch_bc_lo_RC_CG_HIER_INST22/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_23
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_23
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_24 pin:z80_top_direct_n/reg_file__b2v_latch_bc_hi_RC_CG_HIER_INST21/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_24
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_24
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_25 pin:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_RC_CG_HIER_INST20/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_25
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_25
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_26 pin:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_RC_CG_HIER_INST19/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_26
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_26
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_27 pin:z80_top_direct_n/reg_file__b2v_latch_af_lo_RC_CG_HIER_INST18/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_27
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_27
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_28 pin:z80_top_direct_n/reg_file__b2v_latch_af_hi_RC_CG_HIER_INST17/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_28
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_28
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_29 pin:z80_top_direct_n/reg_file__b2v_latch_af2_lo_RC_CG_HIER_INST16/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_29
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_29
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_30 pin:z80_top_direct_n/reg_file__b2v_latch_af2_hi_RC_CG_HIER_INST15/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_30
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_30
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_31 pin:z80_top_direct_n/reg_control__RC_CG_HIER_INST14/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_31
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_31
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_32 pin:z80_top_direct_n/RC_CG_DECLONE_HIER_INST/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_32
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_32
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_33 pin:z80_top_direct_n/memory_ifc__RC_CG_HIER_INST13/g6/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_33
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_33
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_34 pin:z80_top_direct_n/data_pins__RC_CG_HIER_INST11/g6/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_34
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_34
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_35 pin:z80_top_direct_n/alu_/RC_CG_HIER_INST10/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_35
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_35
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_36 pin:z80_top_direct_n/alu_/RC_CG_HIER_INST6/g6/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_36
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_36
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_37 pin:z80_top_direct_n/alu_/RC_CG_DECLONE_HIER_INST/g6/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_37
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_37
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_39 pin:z80_top_direct_n/alu_/RC_CG_HIER_INST9/g6/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_39
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_39
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_40 pin:z80_top_direct_n/address_pins__RC_CG_HIER_INST5/g6/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_40
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_40
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_41 pin:z80_top_direct_n/address_latch__RC_CG_HIER_INST4/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_41
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_41
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_42 pin:z80_top_direct_n/RC_CG_HIER_INST1/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_42
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_42
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -name clk_gating_check_43 pin:z80_top_direct_n/RC_CG_HIER_INST2/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_43
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_43
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:z80_top_direct_n/CLK -edge_fall -name clk_gating_check_44 pin:z80_top_direct_n/RC_CG_HIER_INST3/g8/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:z80_top_direct_n/clk_gating_check_44
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:z80_top_direct_n/clk_gating_check_44
path_group -paths [specify_paths -to clock:z80_top_direct_n/CLK]  -name CLK -group cost_group:z80_top_direct_n/CLK -user_priority -1047552
path_disable -paths [specify_paths -lenient -from port:z80_top_direct_n/nRESET]  -name a-z80_constraints.sd_line_15 -user_priority -901120
::legacy::set_attribute -quiet sdc_filename_linenumber {{a-z80_constraints.sdc 15}} exception:z80_top_direct_n/a-z80_constraints.sd_line_15
path_group -paths [specify_paths -from {inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf2_reg inst:z80_top_direct_n/alu_flags__SYNTHESIZED_WIRE_39_reg {inst:z80_top_direct_n/data_pins__dout_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_pf_reg {inst:z80_top_direct_n/alu_/op1_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[2]} {inst:z80_top_direct_n/alu_/op2_low_reg[2]} {inst:z80_top_direct_n/alu_/op1_low_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_nf_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_sf_reg {inst:z80_top_direct_n/alu_/op2_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[1]} {inst:z80_top_direct_n/alu_/op2_high_reg[1]} {inst:z80_top_direct_n/alu_/op2_low_reg[1]} inst:z80_top_direct_n/interrupts__im1_reg {inst:z80_top_direct_n/data_pins__dout_reg[4]} inst:z80_top_direct_n/alu_flags__flags_hf2_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_hf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[0]} {inst:z80_top_direct_n/data_pins__dout_reg[3]} inst:z80_top_direct_n/alu_flags__flags_xf_reg {inst:z80_top_direct_n/alu_/op2_low_reg[3]} {inst:z80_top_direct_n/data_pins__dout_reg[5]} inst:z80_top_direct_n/alu_flags__flags_yf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[1]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf_reg {inst:z80_top_direct_n/alu_/result_lo_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[15]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[5]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[10]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[7]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[6]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[4]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[3]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[2]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[0]} {inst:z80_top_direct_n/alu_/result_lo_reg[0]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[14]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[13]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[9]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[11]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[12]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[15]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[2]} {inst:z80_top_direct_n/data_pins__dout_reg[1]} {inst:z80_top_direct_n/data_pins__dout_reg[7]} {inst:z80_top_direct_n/data_pins__dout_reg[6]} {inst:z80_top_direct_n/data_pins__dout_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[2]} {inst:z80_top_direct_n/address_latch__Q_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[1]} {inst:z80_top_direct_n/address_latch__Q_reg[6]} {inst:z80_top_direct_n/address_latch__Q_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[3]} {inst:z80_top_direct_n/address_latch__Q_reg[10]} {inst:z80_top_direct_n/address_latch__Q_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[13]} {inst:z80_top_direct_n/address_latch__Q_reg[14]} {inst:z80_top_direct_n/address_latch__Q_reg[11]} {inst:z80_top_direct_n/address_latch__Q_reg[12]} {inst:z80_top_direct_n/address_latch__Q_reg[9]} {inst:z80_top_direct_n/address_latch__Q_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[1]} {inst:z80_top_direct_n/ir__opcode_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[6]} inst:z80_top_direct_n/alu_control__flags_cond_true_reg {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[7]} inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/interrupts__iff1_reg inst:z80_top_direct_n/reg_control__bank_hl_de1_reg inst:z80_top_direct_n/reg_control__bank_hl_de2_reg inst:z80_top_direct_n/reg_control__bank_af_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_15_reg inst:z80_top_direct_n/interrupts__DFFE_instIFF2_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mwr_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_intr_ff3_reg inst:z80_top_direct_n/memory_ifc__q2_reg inst:z80_top_direct_n/memory_ifc__q1_reg inst:z80_top_direct_n/clk_delay__DFF_inst5_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_7_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_16_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff3_reg inst:z80_top_direct_n/sequencer__T6_reg inst:z80_top_direct_n/sequencer__DFFE_T1_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M1_ff_reg inst:z80_top_direct_n/resets__DFFE_intr_ff3_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_10_reg inst:z80_top_direct_n/clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__int_armed_reg inst:z80_top_direct_n/resets__clrpc_int_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_12_reg inst:z80_top_direct_n/resets__x1_reg inst:z80_top_direct_n/interrupts__nmi_armed_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_17_reg inst:z80_top_direct_n/memory_ifc__DFFE_mreq_ff2_reg inst:z80_top_direct_n/memory_ifc__wait_mwr_reg inst:z80_top_direct_n/memory_ifc__mwr_wr_reg inst:z80_top_direct_n/memory_ifc__wait_m_ALTERA_SYNTHESIZED1_reg inst:z80_top_direct_n/interrupts__in_nmi_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__DFFE_inst44_reg inst:z80_top_direct_n/memory_ifc__wait_mrd_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff3_reg inst:z80_top_direct_n/memory_ifc__wait_iorq_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff4_reg inst:z80_top_direct_n/memory_ifc__wait_iorqinta_reg {inst:z80_top_direct_n/ir__opcode_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[7]} {inst:z80_top_direct_n/ir__opcode_reg[4]} {inst:z80_top_direct_n/ir__opcode_reg[5]} inst:z80_top_direct_n/decode_state__DFFE_instED_reg inst:z80_top_direct_n/decode_state__DFFE_instCB_reg inst:z80_top_direct_n/sequencer__DFFE_M3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T2_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T4_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M2_ff_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_8_reg inst:z80_top_direct_n/decode_state__DFFE_instIY1_reg inst:z80_top_direct_n/decode_state__DFFE_inst4_reg inst:z80_top_direct_n/sequencer__DFFE_M4_ff_reg inst:z80_top_direct_n/interrupts__im2_reg inst:z80_top_direct_n/decode_state__DFFE_instNonRep_reg inst:z80_top_direct_n/reg_control__bank_exx_reg inst:z80_top_direct_n/alu_control__DFFE_latch_pf_tmp_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff1_reg {inst:z80_top_direct_n/ir__opcode_reg[2]} {inst:z80_top_direct_n/ir__opcode_reg[3]} inst:z80_top_direct_n/decode_state__in_halt_reg inst:z80_top_direct_n/sequencer__M5_reg inst:z80_top_direct_n/sequencer__DFFE_T5_ff_reg} -to {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_RC_CG_HIER_INST26/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_RC_CG_HIER_INST25/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_RC_CG_HIER_INST24/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_RC_CG_HIER_INST23/enl_reg inst:z80_top_direct_n/data_pins__RC_CG_HIER_INST11/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_RC_CG_HIER_INST22/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_RC_CG_HIER_INST21/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_RC_CG_HIER_INST20/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_RC_CG_HIER_INST19/enl_reg inst:z80_top_direct_n/alu_/RC_CG_HIER_INST9/enl_reg inst:z80_top_direct_n/alu_/RC_CG_HIER_INST10/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_RC_CG_HIER_INST42/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_RC_CG_HIER_INST41/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_RC_CG_HIER_INST18/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_RC_CG_HIER_INST40/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_RC_CG_HIER_INST39/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_RC_CG_HIER_INST17/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_RC_CG_HIER_INST38/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_RC_CG_HIER_INST37/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_RC_CG_HIER_INST16/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_RC_CG_HIER_INST36/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_RC_CG_HIER_INST35/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_RC_CG_HIER_INST15/enl_reg inst:z80_top_direct_n/address_pins__RC_CG_HIER_INST5/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_RC_CG_HIER_INST34/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_RC_CG_HIER_INST33/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_RC_CG_HIER_INST32/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_RC_CG_HIER_INST31/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_RC_CG_HIER_INST30/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_RC_CG_HIER_INST29/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_RC_CG_HIER_INST28/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_RC_CG_HIER_INST27/enl_reg inst:z80_top_direct_n/alu_/RC_CG_HIER_INST6/enl_reg inst:z80_top_direct_n/address_latch__RC_CG_HIER_INST4/enl_reg inst:z80_top_direct_n/RC_CG_HIER_INST1/enl_reg inst:z80_top_direct_n/memory_ifc__RC_CG_HIER_INST13/enl_reg inst:z80_top_direct_n/RC_CG_HIER_INST2/enl_reg inst:z80_top_direct_n/sequencer__RC_CG_HIER_INST44/enl_reg inst:z80_top_direct_n/reg_control__RC_CG_HIER_INST14/enl_reg inst:z80_top_direct_n/RC_CG_HIER_INST3/enl_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf2_reg inst:z80_top_direct_n/alu_flags__SYNTHESIZED_WIRE_39_reg {inst:z80_top_direct_n/data_pins__dout_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_pf_reg {inst:z80_top_direct_n/alu_/op1_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[2]} {inst:z80_top_direct_n/alu_/op2_low_reg[2]} {inst:z80_top_direct_n/alu_/op1_low_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_nf_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_sf_reg {inst:z80_top_direct_n/alu_/op2_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[1]} {inst:z80_top_direct_n/alu_/op2_high_reg[1]} {inst:z80_top_direct_n/alu_/op2_low_reg[1]} inst:z80_top_direct_n/interrupts__im1_reg {inst:z80_top_direct_n/data_pins__dout_reg[4]} inst:z80_top_direct_n/alu_flags__flags_hf2_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_hf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[0]} {inst:z80_top_direct_n/data_pins__dout_reg[3]} inst:z80_top_direct_n/alu_flags__flags_xf_reg {inst:z80_top_direct_n/alu_/op2_low_reg[3]} {inst:z80_top_direct_n/data_pins__dout_reg[5]} inst:z80_top_direct_n/alu_flags__flags_yf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[1]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf_reg {inst:z80_top_direct_n/alu_/result_lo_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[15]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[5]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[10]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[7]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[6]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[4]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[3]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[2]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[0]} {inst:z80_top_direct_n/alu_/result_lo_reg[0]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[14]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[13]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[9]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[11]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[12]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[15]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[2]} {inst:z80_top_direct_n/data_pins__dout_reg[1]} {inst:z80_top_direct_n/data_pins__dout_reg[7]} {inst:z80_top_direct_n/data_pins__dout_reg[6]} {inst:z80_top_direct_n/data_pins__dout_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[2]} {inst:z80_top_direct_n/address_latch__Q_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[1]} {inst:z80_top_direct_n/address_latch__Q_reg[6]} {inst:z80_top_direct_n/address_latch__Q_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[3]} {inst:z80_top_direct_n/address_latch__Q_reg[10]} {inst:z80_top_direct_n/address_latch__Q_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[13]} {inst:z80_top_direct_n/address_latch__Q_reg[14]} {inst:z80_top_direct_n/address_latch__Q_reg[11]} {inst:z80_top_direct_n/address_latch__Q_reg[12]} {inst:z80_top_direct_n/address_latch__Q_reg[9]} {inst:z80_top_direct_n/address_latch__Q_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[1]} {inst:z80_top_direct_n/ir__opcode_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[6]} inst:z80_top_direct_n/alu_control__flags_cond_true_reg {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[7]} inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/interrupts__iff1_reg inst:z80_top_direct_n/reg_control__bank_hl_de1_reg inst:z80_top_direct_n/reg_control__bank_hl_de2_reg inst:z80_top_direct_n/reg_control__bank_af_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_15_reg inst:z80_top_direct_n/interrupts__DFFE_instIFF2_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mwr_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_intr_ff3_reg inst:z80_top_direct_n/memory_ifc__q2_reg inst:z80_top_direct_n/memory_ifc__q1_reg inst:z80_top_direct_n/clk_delay__DFF_inst5_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_7_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_16_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff3_reg inst:z80_top_direct_n/sequencer__T6_reg inst:z80_top_direct_n/sequencer__DFFE_T1_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M1_ff_reg inst:z80_top_direct_n/resets__DFFE_intr_ff3_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_10_reg inst:z80_top_direct_n/clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__int_armed_reg inst:z80_top_direct_n/resets__clrpc_int_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_12_reg inst:z80_top_direct_n/resets__x1_reg inst:z80_top_direct_n/interrupts__nmi_armed_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_17_reg inst:z80_top_direct_n/memory_ifc__DFFE_mreq_ff2_reg inst:z80_top_direct_n/memory_ifc__wait_mwr_reg inst:z80_top_direct_n/memory_ifc__mwr_wr_reg inst:z80_top_direct_n/memory_ifc__wait_m_ALTERA_SYNTHESIZED1_reg inst:z80_top_direct_n/interrupts__in_nmi_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__DFFE_inst44_reg inst:z80_top_direct_n/memory_ifc__wait_mrd_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff3_reg inst:z80_top_direct_n/memory_ifc__wait_iorq_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff4_reg inst:z80_top_direct_n/memory_ifc__wait_iorqinta_reg {inst:z80_top_direct_n/ir__opcode_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[7]} {inst:z80_top_direct_n/ir__opcode_reg[4]} {inst:z80_top_direct_n/ir__opcode_reg[5]} inst:z80_top_direct_n/decode_state__DFFE_instED_reg inst:z80_top_direct_n/decode_state__DFFE_instCB_reg inst:z80_top_direct_n/sequencer__DFFE_M3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T2_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T4_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M2_ff_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_8_reg inst:z80_top_direct_n/decode_state__DFFE_instIY1_reg inst:z80_top_direct_n/decode_state__DFFE_inst4_reg inst:z80_top_direct_n/sequencer__DFFE_M4_ff_reg inst:z80_top_direct_n/interrupts__im2_reg inst:z80_top_direct_n/decode_state__DFFE_instNonRep_reg inst:z80_top_direct_n/reg_control__bank_exx_reg inst:z80_top_direct_n/alu_control__DFFE_latch_pf_tmp_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff1_reg {inst:z80_top_direct_n/ir__opcode_reg[2]} {inst:z80_top_direct_n/ir__opcode_reg[3]} inst:z80_top_direct_n/decode_state__in_halt_reg inst:z80_top_direct_n/sequencer__M5_reg inst:z80_top_direct_n/sequencer__DFFE_T5_ff_reg}]  -name C2C -group cost_group:z80_top_direct_n/C2C
path_group -paths [specify_paths -from {inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf2_reg inst:z80_top_direct_n/alu_flags__SYNTHESIZED_WIRE_39_reg {inst:z80_top_direct_n/data_pins__dout_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_pf_reg {inst:z80_top_direct_n/alu_/op1_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[2]} {inst:z80_top_direct_n/alu_/op2_low_reg[2]} {inst:z80_top_direct_n/alu_/op1_low_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_nf_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_sf_reg {inst:z80_top_direct_n/alu_/op2_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[1]} {inst:z80_top_direct_n/alu_/op2_high_reg[1]} {inst:z80_top_direct_n/alu_/op2_low_reg[1]} inst:z80_top_direct_n/interrupts__im1_reg {inst:z80_top_direct_n/data_pins__dout_reg[4]} inst:z80_top_direct_n/alu_flags__flags_hf2_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_hf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[0]} {inst:z80_top_direct_n/data_pins__dout_reg[3]} inst:z80_top_direct_n/alu_flags__flags_xf_reg {inst:z80_top_direct_n/alu_/op2_low_reg[3]} {inst:z80_top_direct_n/data_pins__dout_reg[5]} inst:z80_top_direct_n/alu_flags__flags_yf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[1]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf_reg {inst:z80_top_direct_n/alu_/result_lo_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[15]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[5]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[10]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[7]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[6]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[4]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[3]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[2]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[0]} {inst:z80_top_direct_n/alu_/result_lo_reg[0]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[14]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[13]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[9]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[11]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[12]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[15]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[2]} {inst:z80_top_direct_n/data_pins__dout_reg[1]} {inst:z80_top_direct_n/data_pins__dout_reg[7]} {inst:z80_top_direct_n/data_pins__dout_reg[6]} {inst:z80_top_direct_n/data_pins__dout_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[2]} {inst:z80_top_direct_n/address_latch__Q_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[1]} {inst:z80_top_direct_n/address_latch__Q_reg[6]} {inst:z80_top_direct_n/address_latch__Q_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[3]} {inst:z80_top_direct_n/address_latch__Q_reg[10]} {inst:z80_top_direct_n/address_latch__Q_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[13]} {inst:z80_top_direct_n/address_latch__Q_reg[14]} {inst:z80_top_direct_n/address_latch__Q_reg[11]} {inst:z80_top_direct_n/address_latch__Q_reg[12]} {inst:z80_top_direct_n/address_latch__Q_reg[9]} {inst:z80_top_direct_n/address_latch__Q_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[1]} {inst:z80_top_direct_n/ir__opcode_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[6]} inst:z80_top_direct_n/alu_control__flags_cond_true_reg {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[7]} inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/interrupts__iff1_reg inst:z80_top_direct_n/reg_control__bank_hl_de1_reg inst:z80_top_direct_n/reg_control__bank_hl_de2_reg inst:z80_top_direct_n/reg_control__bank_af_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_15_reg inst:z80_top_direct_n/interrupts__DFFE_instIFF2_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mwr_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_intr_ff3_reg inst:z80_top_direct_n/memory_ifc__q2_reg inst:z80_top_direct_n/memory_ifc__q1_reg inst:z80_top_direct_n/clk_delay__DFF_inst5_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_7_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_16_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff3_reg inst:z80_top_direct_n/sequencer__T6_reg inst:z80_top_direct_n/sequencer__DFFE_T1_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M1_ff_reg inst:z80_top_direct_n/resets__DFFE_intr_ff3_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_10_reg inst:z80_top_direct_n/clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__int_armed_reg inst:z80_top_direct_n/resets__clrpc_int_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_12_reg inst:z80_top_direct_n/resets__x1_reg inst:z80_top_direct_n/interrupts__nmi_armed_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_17_reg inst:z80_top_direct_n/memory_ifc__DFFE_mreq_ff2_reg inst:z80_top_direct_n/memory_ifc__wait_mwr_reg inst:z80_top_direct_n/memory_ifc__mwr_wr_reg inst:z80_top_direct_n/memory_ifc__wait_m_ALTERA_SYNTHESIZED1_reg inst:z80_top_direct_n/interrupts__in_nmi_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__DFFE_inst44_reg inst:z80_top_direct_n/memory_ifc__wait_mrd_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff3_reg inst:z80_top_direct_n/memory_ifc__wait_iorq_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff4_reg inst:z80_top_direct_n/memory_ifc__wait_iorqinta_reg {inst:z80_top_direct_n/ir__opcode_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[7]} {inst:z80_top_direct_n/ir__opcode_reg[4]} {inst:z80_top_direct_n/ir__opcode_reg[5]} inst:z80_top_direct_n/decode_state__DFFE_instED_reg inst:z80_top_direct_n/decode_state__DFFE_instCB_reg inst:z80_top_direct_n/sequencer__DFFE_M3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T2_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T4_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M2_ff_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_8_reg inst:z80_top_direct_n/decode_state__DFFE_instIY1_reg inst:z80_top_direct_n/decode_state__DFFE_inst4_reg inst:z80_top_direct_n/sequencer__DFFE_M4_ff_reg inst:z80_top_direct_n/interrupts__im2_reg inst:z80_top_direct_n/decode_state__DFFE_instNonRep_reg inst:z80_top_direct_n/reg_control__bank_exx_reg inst:z80_top_direct_n/alu_control__DFFE_latch_pf_tmp_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff1_reg {inst:z80_top_direct_n/ir__opcode_reg[2]} {inst:z80_top_direct_n/ir__opcode_reg[3]} inst:z80_top_direct_n/decode_state__in_halt_reg inst:z80_top_direct_n/sequencer__M5_reg inst:z80_top_direct_n/sequencer__DFFE_T5_ff_reg} -to {port:z80_top_direct_n/nM1 port:z80_top_direct_n/nMREQ port:z80_top_direct_n/nIORQ port:z80_top_direct_n/nRD port:z80_top_direct_n/nWR port:z80_top_direct_n/nRFSH port:z80_top_direct_n/nHALT port:z80_top_direct_n/nBUSACK {port:z80_top_direct_n/A[15]} {port:z80_top_direct_n/A[14]} {port:z80_top_direct_n/A[13]} {port:z80_top_direct_n/A[12]} {port:z80_top_direct_n/A[11]} {port:z80_top_direct_n/A[10]} {port:z80_top_direct_n/A[9]} {port:z80_top_direct_n/A[8]} {port:z80_top_direct_n/A[7]} {port:z80_top_direct_n/A[6]} {port:z80_top_direct_n/A[5]} {port:z80_top_direct_n/A[4]} {port:z80_top_direct_n/A[3]} {port:z80_top_direct_n/A[2]} {port:z80_top_direct_n/A[1]} {port:z80_top_direct_n/A[0]} {port:z80_top_direct_n/D[7]} {port:z80_top_direct_n/D[6]} {port:z80_top_direct_n/D[5]} {port:z80_top_direct_n/D[4]} {port:z80_top_direct_n/D[3]} {port:z80_top_direct_n/D[2]} {port:z80_top_direct_n/D[1]} {port:z80_top_direct_n/D[0]}}]  -name C2O -group cost_group:z80_top_direct_n/C2O
path_group -paths [specify_paths -from {port:z80_top_direct_n/nWAIT port:z80_top_direct_n/nINT port:z80_top_direct_n/nNMI port:z80_top_direct_n/nRESET port:z80_top_direct_n/nBUSRQ port:z80_top_direct_n/CLK {port:z80_top_direct_n/D[7]} {port:z80_top_direct_n/D[6]} {port:z80_top_direct_n/D[5]} {port:z80_top_direct_n/D[4]} {port:z80_top_direct_n/D[3]} {port:z80_top_direct_n/D[2]} {port:z80_top_direct_n/D[1]} {port:z80_top_direct_n/D[0]}} -to {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_RC_CG_HIER_INST26/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_RC_CG_HIER_INST25/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_RC_CG_HIER_INST24/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_RC_CG_HIER_INST23/enl_reg inst:z80_top_direct_n/data_pins__RC_CG_HIER_INST11/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_RC_CG_HIER_INST22/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_RC_CG_HIER_INST21/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_RC_CG_HIER_INST20/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_RC_CG_HIER_INST19/enl_reg inst:z80_top_direct_n/alu_/RC_CG_HIER_INST9/enl_reg inst:z80_top_direct_n/alu_/RC_CG_HIER_INST10/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_RC_CG_HIER_INST42/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_RC_CG_HIER_INST41/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_RC_CG_HIER_INST18/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_RC_CG_HIER_INST40/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_RC_CG_HIER_INST39/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_RC_CG_HIER_INST17/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_RC_CG_HIER_INST38/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_RC_CG_HIER_INST37/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_RC_CG_HIER_INST16/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_RC_CG_HIER_INST36/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_RC_CG_HIER_INST35/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_RC_CG_HIER_INST15/enl_reg inst:z80_top_direct_n/address_pins__RC_CG_HIER_INST5/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_RC_CG_HIER_INST34/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_RC_CG_HIER_INST33/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_RC_CG_HIER_INST32/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_RC_CG_HIER_INST31/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_RC_CG_HIER_INST30/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_RC_CG_HIER_INST29/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_RC_CG_HIER_INST28/enl_reg inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_RC_CG_HIER_INST27/enl_reg inst:z80_top_direct_n/alu_/RC_CG_HIER_INST6/enl_reg inst:z80_top_direct_n/address_latch__RC_CG_HIER_INST4/enl_reg inst:z80_top_direct_n/RC_CG_HIER_INST1/enl_reg inst:z80_top_direct_n/memory_ifc__RC_CG_HIER_INST13/enl_reg inst:z80_top_direct_n/RC_CG_HIER_INST2/enl_reg inst:z80_top_direct_n/sequencer__RC_CG_HIER_INST44/enl_reg inst:z80_top_direct_n/reg_control__RC_CG_HIER_INST14/enl_reg inst:z80_top_direct_n/RC_CG_HIER_INST3/enl_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf2_reg inst:z80_top_direct_n/alu_flags__SYNTHESIZED_WIRE_39_reg {inst:z80_top_direct_n/data_pins__dout_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_pf_reg {inst:z80_top_direct_n/alu_/op1_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_low_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[0]} {inst:z80_top_direct_n/alu_/op2_high_reg[2]} {inst:z80_top_direct_n/alu_/op2_low_reg[2]} {inst:z80_top_direct_n/alu_/op1_low_reg[2]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_nf_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_sf_reg {inst:z80_top_direct_n/alu_/op2_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[3]} {inst:z80_top_direct_n/alu_/op1_low_reg[1]} {inst:z80_top_direct_n/alu_/op2_high_reg[1]} {inst:z80_top_direct_n/alu_/op2_low_reg[1]} inst:z80_top_direct_n/interrupts__im1_reg {inst:z80_top_direct_n/data_pins__dout_reg[4]} inst:z80_top_direct_n/alu_flags__flags_hf2_reg inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_hf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[0]} {inst:z80_top_direct_n/data_pins__dout_reg[3]} inst:z80_top_direct_n/alu_flags__flags_xf_reg {inst:z80_top_direct_n/alu_/op2_low_reg[3]} {inst:z80_top_direct_n/data_pins__dout_reg[5]} inst:z80_top_direct_n/alu_flags__flags_yf_reg {inst:z80_top_direct_n/alu_/op1_high_reg[1]} inst:z80_top_direct_n/alu_flags__DFFE_inst_latch_cf_reg {inst:z80_top_direct_n/alu_/result_lo_reg[3]} {inst:z80_top_direct_n/alu_/op1_high_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[2]} {inst:z80_top_direct_n/alu_/result_lo_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[15]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[5]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[10]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[7]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[6]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[4]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[3]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[2]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[1]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[0]} {inst:z80_top_direct_n/alu_/result_lo_reg[0]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[14]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[13]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[9]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[11]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[12]} {inst:z80_top_direct_n/address_pins__DFFE_apin_latch_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[15]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[2]} {inst:z80_top_direct_n/data_pins__dout_reg[1]} {inst:z80_top_direct_n/data_pins__dout_reg[7]} {inst:z80_top_direct_n/data_pins__dout_reg[6]} {inst:z80_top_direct_n/data_pins__dout_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[2]} {inst:z80_top_direct_n/address_latch__Q_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[5]} {inst:z80_top_direct_n/address_latch__Q_reg[1]} {inst:z80_top_direct_n/address_latch__Q_reg[6]} {inst:z80_top_direct_n/address_latch__Q_reg[0]} {inst:z80_top_direct_n/address_latch__Q_reg[3]} {inst:z80_top_direct_n/address_latch__Q_reg[10]} {inst:z80_top_direct_n/address_latch__Q_reg[7]} {inst:z80_top_direct_n/address_latch__Q_reg[13]} {inst:z80_top_direct_n/address_latch__Q_reg[14]} {inst:z80_top_direct_n/address_latch__Q_reg[11]} {inst:z80_top_direct_n/address_latch__Q_reg[12]} {inst:z80_top_direct_n/address_latch__Q_reg[9]} {inst:z80_top_direct_n/address_latch__Q_reg[8]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_hi_latch_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[1]} {inst:z80_top_direct_n/ir__opcode_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[6]} inst:z80_top_direct_n/alu_control__flags_cond_true_reg {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_pc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ir_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_lo_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_lo_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_wz_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_bc_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_sp_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[1]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[2]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[4]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[5]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_af_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_iy_hi_latch_reg[0]} {inst:z80_top_direct_n/reg_file__b2v_latch_ix_hi_latch_reg[6]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[3]} {inst:z80_top_direct_n/reg_file__b2v_latch_de_hi_latch_reg[7]} {inst:z80_top_direct_n/reg_file__b2v_latch_de2_hi_latch_reg[7]} inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/interrupts__iff1_reg inst:z80_top_direct_n/reg_control__bank_hl_de1_reg inst:z80_top_direct_n/reg_control__bank_hl_de2_reg inst:z80_top_direct_n/reg_control__bank_af_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_15_reg inst:z80_top_direct_n/interrupts__DFFE_instIFF2_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_mwr_ff1_reg inst:z80_top_direct_n/memory_ifc__DFFE_intr_ff3_reg inst:z80_top_direct_n/memory_ifc__q2_reg inst:z80_top_direct_n/memory_ifc__q1_reg inst:z80_top_direct_n/clk_delay__DFF_inst5_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_7_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_16_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff3_reg inst:z80_top_direct_n/sequencer__T6_reg inst:z80_top_direct_n/sequencer__DFFE_T1_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M1_ff_reg inst:z80_top_direct_n/resets__DFFE_intr_ff3_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_9_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_10_reg inst:z80_top_direct_n/clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__int_armed_reg inst:z80_top_direct_n/resets__clrpc_int_reg inst:z80_top_direct_n/resets__SYNTHESIZED_WIRE_12_reg inst:z80_top_direct_n/resets__x1_reg inst:z80_top_direct_n/interrupts__nmi_armed_reg inst:z80_top_direct_n/memory_ifc__SYNTHESIZED_WIRE_17_reg inst:z80_top_direct_n/memory_ifc__DFFE_mreq_ff2_reg inst:z80_top_direct_n/memory_ifc__wait_mwr_reg inst:z80_top_direct_n/memory_ifc__mwr_wr_reg inst:z80_top_direct_n/memory_ifc__wait_m_ALTERA_SYNTHESIZED1_reg inst:z80_top_direct_n/interrupts__in_nmi_ALTERA_SYNTHESIZED_reg inst:z80_top_direct_n/interrupts__DFFE_inst44_reg inst:z80_top_direct_n/memory_ifc__wait_mrd_reg inst:z80_top_direct_n/memory_ifc__DFFE_mrd_ff3_reg inst:z80_top_direct_n/memory_ifc__wait_iorq_reg inst:z80_top_direct_n/memory_ifc__DFFE_iorq_ff4_reg inst:z80_top_direct_n/memory_ifc__wait_iorqinta_reg {inst:z80_top_direct_n/ir__opcode_reg[0]} {inst:z80_top_direct_n/ir__opcode_reg[7]} {inst:z80_top_direct_n/ir__opcode_reg[4]} {inst:z80_top_direct_n/ir__opcode_reg[5]} inst:z80_top_direct_n/decode_state__DFFE_instED_reg inst:z80_top_direct_n/decode_state__DFFE_instCB_reg inst:z80_top_direct_n/sequencer__DFFE_M3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T3_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T2_ff_reg inst:z80_top_direct_n/sequencer__DFFE_T4_ff_reg inst:z80_top_direct_n/sequencer__DFFE_M2_ff_reg inst:z80_top_direct_n/clk_delay__SYNTHESIZED_WIRE_8_reg inst:z80_top_direct_n/decode_state__DFFE_instIY1_reg inst:z80_top_direct_n/decode_state__DFFE_inst4_reg inst:z80_top_direct_n/sequencer__DFFE_M4_ff_reg inst:z80_top_direct_n/interrupts__im2_reg inst:z80_top_direct_n/decode_state__DFFE_instNonRep_reg inst:z80_top_direct_n/reg_control__bank_exx_reg inst:z80_top_direct_n/alu_control__DFFE_latch_pf_tmp_reg inst:z80_top_direct_n/memory_ifc__DFFE_m1_ff1_reg {inst:z80_top_direct_n/ir__opcode_reg[2]} {inst:z80_top_direct_n/ir__opcode_reg[3]} inst:z80_top_direct_n/decode_state__in_halt_reg inst:z80_top_direct_n/sequencer__M5_reg inst:z80_top_direct_n/sequencer__DFFE_T5_ff_reg}]  -name I2C -group cost_group:z80_top_direct_n/I2C
path_group -paths [specify_paths -from {port:z80_top_direct_n/nWAIT port:z80_top_direct_n/nINT port:z80_top_direct_n/nNMI port:z80_top_direct_n/nRESET port:z80_top_direct_n/nBUSRQ port:z80_top_direct_n/CLK {port:z80_top_direct_n/D[7]} {port:z80_top_direct_n/D[6]} {port:z80_top_direct_n/D[5]} {port:z80_top_direct_n/D[4]} {port:z80_top_direct_n/D[3]} {port:z80_top_direct_n/D[2]} {port:z80_top_direct_n/D[1]} {port:z80_top_direct_n/D[0]}} -to {port:z80_top_direct_n/nM1 port:z80_top_direct_n/nMREQ port:z80_top_direct_n/nIORQ port:z80_top_direct_n/nRD port:z80_top_direct_n/nWR port:z80_top_direct_n/nRFSH port:z80_top_direct_n/nHALT port:z80_top_direct_n/nBUSACK {port:z80_top_direct_n/A[15]} {port:z80_top_direct_n/A[14]} {port:z80_top_direct_n/A[13]} {port:z80_top_direct_n/A[12]} {port:z80_top_direct_n/A[11]} {port:z80_top_direct_n/A[10]} {port:z80_top_direct_n/A[9]} {port:z80_top_direct_n/A[8]} {port:z80_top_direct_n/A[7]} {port:z80_top_direct_n/A[6]} {port:z80_top_direct_n/A[5]} {port:z80_top_direct_n/A[4]} {port:z80_top_direct_n/A[3]} {port:z80_top_direct_n/A[2]} {port:z80_top_direct_n/A[1]} {port:z80_top_direct_n/A[0]} {port:z80_top_direct_n/D[7]} {port:z80_top_direct_n/D[6]} {port:z80_top_direct_n/D[5]} {port:z80_top_direct_n/D[4]} {port:z80_top_direct_n/D[3]} {port:z80_top_direct_n/D[2]} {port:z80_top_direct_n/D[1]} {port:z80_top_direct_n/D[0]}}]  -name I2O -group cost_group:z80_top_direct_n/I2O
path_group -paths [specify_paths -through {hpin:z80_top_direct_n/address_latch__RC_CG_HIER_INST4/enable hpin:z80_top_direct_n/address_pins__RC_CG_HIER_INST5/enable hpin:z80_top_direct_n/alu_/RC_CG_HIER_INST6/enable hpin:z80_top_direct_n/alu_/RC_CG_HIER_INST9/enable hpin:z80_top_direct_n/alu_/RC_CG_HIER_INST10/enable hpin:z80_top_direct_n/data_pins__RC_CG_HIER_INST11/enable hpin:z80_top_direct_n/memory_ifc__RC_CG_HIER_INST13/enable hpin:z80_top_direct_n/reg_control__RC_CG_HIER_INST14/enable hpin:z80_top_direct_n/reg_file__b2v_latch_af2_hi_RC_CG_HIER_INST15/enable hpin:z80_top_direct_n/reg_file__b2v_latch_af2_lo_RC_CG_HIER_INST16/enable hpin:z80_top_direct_n/reg_file__b2v_latch_af_hi_RC_CG_HIER_INST17/enable hpin:z80_top_direct_n/reg_file__b2v_latch_af_lo_RC_CG_HIER_INST18/enable hpin:z80_top_direct_n/reg_file__b2v_latch_bc2_hi_RC_CG_HIER_INST19/enable hpin:z80_top_direct_n/reg_file__b2v_latch_bc2_lo_RC_CG_HIER_INST20/enable hpin:z80_top_direct_n/reg_file__b2v_latch_bc_hi_RC_CG_HIER_INST21/enable hpin:z80_top_direct_n/reg_file__b2v_latch_bc_lo_RC_CG_HIER_INST22/enable hpin:z80_top_direct_n/reg_file__b2v_latch_de2_hi_RC_CG_HIER_INST23/enable hpin:z80_top_direct_n/reg_file__b2v_latch_de2_lo_RC_CG_HIER_INST24/enable hpin:z80_top_direct_n/reg_file__b2v_latch_de_hi_RC_CG_HIER_INST25/enable hpin:z80_top_direct_n/reg_file__b2v_latch_de_lo_RC_CG_HIER_INST26/enable hpin:z80_top_direct_n/reg_file__b2v_latch_hl2_hi_RC_CG_HIER_INST27/enable hpin:z80_top_direct_n/reg_file__b2v_latch_hl2_lo_RC_CG_HIER_INST28/enable hpin:z80_top_direct_n/reg_file__b2v_latch_hl_hi_RC_CG_HIER_INST29/enable hpin:z80_top_direct_n/reg_file__b2v_latch_hl_lo_RC_CG_HIER_INST30/enable hpin:z80_top_direct_n/reg_file__b2v_latch_ir_hi_RC_CG_HIER_INST31/enable hpin:z80_top_direct_n/reg_file__b2v_latch_ir_lo_RC_CG_HIER_INST32/enable hpin:z80_top_direct_n/reg_file__b2v_latch_ix_hi_RC_CG_HIER_INST33/enable hpin:z80_top_direct_n/reg_file__b2v_latch_ix_lo_RC_CG_HIER_INST34/enable hpin:z80_top_direct_n/reg_file__b2v_latch_iy_hi_RC_CG_HIER_INST35/enable hpin:z80_top_direct_n/reg_file__b2v_latch_iy_lo_RC_CG_HIER_INST36/enable hpin:z80_top_direct_n/reg_file__b2v_latch_pc_hi_RC_CG_HIER_INST37/enable hpin:z80_top_direct_n/reg_file__b2v_latch_pc_lo_RC_CG_HIER_INST38/enable hpin:z80_top_direct_n/reg_file__b2v_latch_sp_hi_RC_CG_HIER_INST39/enable hpin:z80_top_direct_n/reg_file__b2v_latch_sp_lo_RC_CG_HIER_INST40/enable hpin:z80_top_direct_n/reg_file__b2v_latch_wz_hi_RC_CG_HIER_INST41/enable hpin:z80_top_direct_n/reg_file__b2v_latch_wz_lo_RC_CG_HIER_INST42/enable hpin:z80_top_direct_n/sequencer__RC_CG_HIER_INST44/enable hpin:z80_top_direct_n/RC_CG_HIER_INST1/enable hpin:z80_top_direct_n/RC_CG_HIER_INST2/enable hpin:z80_top_direct_n/RC_CG_HIER_INST3/enable hpin:z80_top_direct_n/alu_/RC_CG_DECLONE_HIER_INST/enable hpin:z80_top_direct_n/RC_CG_DECLONE_HIER_INST/enable}]  -name cg_enable_group_CLK -group cost_group:z80_top_direct_n/cg_enable_group_CLK
# BEGIN DFT SECTION
::legacy::set_attribute -quiet dft_scan_style muxed_scan /
::legacy::set_attribute -quiet dft_scanbit_waveform_analysis false /
# END DFT SECTION
::legacy::set_attribute -quiet qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 125158} {cell_count 5913} {utilization  0.00} {runtime 3 2849 2 36} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 93710} {cell_count 5070} {utilization  0.00} {runtime 63 2931 127 171} }{reify {wns -789} {tns 949} {vep 4} {area 73954} {cell_count 3728} {utilization  0.00} {runtime 41 2972 147 318} }{global_incr_map {wns -728} {tns 1114} {vep 4} {area 70858} {cell_count 3571} {utilization  0.00} {runtime 10 2983 10 329} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 67301} {cell_count 3299} {utilization  0.00} {runtime 16 3008 15 348} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 67270} {cell_count 3299} {utilization  0.00} {runtime 2 3016 1 350} }} design:z80_top_direct_n
::legacy::set_attribute -quiet hdl_user_name z80_top_direct_n design:z80_top_direct_n
::legacy::set_attribute -quiet hdl_filelist {{default -v2001 {SYNTHESIS} {address_latch.v address_mux.v address_pins.v alu_bit_select.v alu_control.v alu_core.v alu_flags.v alu_mux_2.v alu_mux_2z.v alu_mux_3z.v alu_mux_4.v alu_mux_8.v alu_prep_daa.v alu_select.v alu_shifter_core.v alu_slice.v alu.v bus_control.v bus_switch.v clk_delay.v control_pins_n.v data_pins.v data_switch_mask.v data_switch.v decode_state.v execute.v inc_dec_2bit.v inc_dec.v interrupts.v ir.v memory_ifc.v pin_control.v pla_decode.v reg_control.v reg_file.v reg_latch.v resets.v sequencer.v z80_top_direct_n.v} {. ../rtl}}} design:z80_top_direct_n
::legacy::set_attribute -quiet verification_directory fv/z80_top_direct_n design:z80_top_direct_n
::legacy::set_attribute -quiet max_fanout 16.000 design:z80_top_direct_n
::legacy::set_attribute -quiet seq_reason_deleted {{fpga_reset_reg {{constant 0}}}} design:z80_top_direct_n
::legacy::set_attribute -quiet arch_filename z80_top_direct_n.v design:z80_top_direct_n
::legacy::set_attribute -quiet entity_filename z80_top_direct_n.v design:z80_top_direct_n
::legacy::set_attribute -quiet input_slew_max_rise 160.0 port:z80_top_direct_n/nWAIT
::legacy::set_attribute -quiet input_slew_max_fall 160.0 port:z80_top_direct_n/nWAIT
::legacy::set_attribute -quiet input_slew_min_rise 3.0 port:z80_top_direct_n/nWAIT
::legacy::set_attribute -quiet input_slew_min_fall 3.0 port:z80_top_direct_n/nWAIT
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} port:z80_top_direct_n/nWAIT
::legacy::set_attribute -quiet input_slew_max_rise 160.0 port:z80_top_direct_n/nINT
::legacy::set_attribute -quiet input_slew_max_fall 160.0 port:z80_top_direct_n/nINT
::legacy::set_attribute -quiet input_slew_min_rise 3.0 port:z80_top_direct_n/nINT
::legacy::set_attribute -quiet input_slew_min_fall 3.0 port:z80_top_direct_n/nINT
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} port:z80_top_direct_n/nINT
::legacy::set_attribute -quiet input_slew_max_rise 160.0 port:z80_top_direct_n/nNMI
::legacy::set_attribute -quiet input_slew_max_fall 160.0 port:z80_top_direct_n/nNMI
::legacy::set_attribute -quiet input_slew_min_rise 3.0 port:z80_top_direct_n/nNMI
::legacy::set_attribute -quiet input_slew_min_fall 3.0 port:z80_top_direct_n/nNMI
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} port:z80_top_direct_n/nNMI
::legacy::set_attribute -quiet input_slew_max_rise 160.0 port:z80_top_direct_n/nRESET
::legacy::set_attribute -quiet input_slew_max_fall 160.0 port:z80_top_direct_n/nRESET
::legacy::set_attribute -quiet input_slew_min_rise 3.0 port:z80_top_direct_n/nRESET
::legacy::set_attribute -quiet input_slew_min_fall 3.0 port:z80_top_direct_n/nRESET
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} port:z80_top_direct_n/nRESET
::legacy::set_attribute -quiet input_slew_max_rise 160.0 port:z80_top_direct_n/nBUSRQ
::legacy::set_attribute -quiet input_slew_max_fall 160.0 port:z80_top_direct_n/nBUSRQ
::legacy::set_attribute -quiet input_slew_min_rise 3.0 port:z80_top_direct_n/nBUSRQ
::legacy::set_attribute -quiet input_slew_min_fall 3.0 port:z80_top_direct_n/nBUSRQ
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} port:z80_top_direct_n/nBUSRQ
::legacy::set_attribute -quiet input_slew_max_rise 160.0 port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet input_slew_max_fall 160.0 port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet input_slew_min_rise 3.0 port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet input_slew_min_fall 3.0 port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} port:z80_top_direct_n/CLK
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nM1
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nM1
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nM1
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nM1
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nMREQ
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nMREQ
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nMREQ
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nMREQ
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nIORQ
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nIORQ
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nIORQ
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nIORQ
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nRD
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nRD
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nRD
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nRD
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nWR
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nWR
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nWR
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nWR
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nRFSH
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nRFSH
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nRFSH
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nRFSH
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nHALT
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nHALT
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nHALT
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nHALT
::legacy::set_attribute -quiet external_pin_cap_min 1.4 port:z80_top_direct_n/nBUSACK
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} port:z80_top_direct_n/nBUSACK
::legacy::set_attribute -quiet external_capacitance_min 1.4 port:z80_top_direct_n/nBUSACK
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} port:z80_top_direct_n/nBUSACK
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[15]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[15]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[15]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[15]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[14]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[14]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[14]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[14]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[13]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[13]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[13]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[13]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[12]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[12]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[12]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[12]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[11]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[11]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[11]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[11]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[10]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[10]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[10]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[10]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[9]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[9]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[9]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[9]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[8]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[8]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[8]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[8]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[7]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[7]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[7]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[7]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[6]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[6]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[6]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[6]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[5]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[5]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[5]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[5]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[4]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[4]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[4]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[4]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[3]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[3]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[3]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[3]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[2]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[2]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[2]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[2]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[1]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[1]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[1]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[1]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/A[0]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/A[0]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/A[0]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/A[0]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[7]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[6]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[5]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[4]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[3]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[2]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[1]}
::legacy::set_attribute -quiet external_pin_cap_min 1.4 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_capacitance_max {320.0 320.0} {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_capacitance_min 1.4 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_max_rise 160.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_max_fall 160.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_min_rise 3.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet input_slew_min_fall 3.0 {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet fixed_slew {3.0 3.0 160.0 160.0} {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet external_pin_cap {320.0 320.0} {port:z80_top_direct_n/D[0]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hnet:z80_top_direct_n/sw1__SYNTHESIZED_WIRE_1[0]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hnet:z80_top_direct_n/sw1__SYNTHESIZED_WIRE_1[1]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hnet:z80_top_direct_n/sw1__SYNTHESIZED_WIRE_2[0]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hnet:z80_top_direct_n/sw1__SYNTHESIZED_WIRE_2[1]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hnet:z80_top_direct_n/sw1__SYNTHESIZED_WIRE_2[2]}
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_1
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_1
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_1
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_1
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_1
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_1
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_1
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_1
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_1
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_1
::legacy::set_attribute -quiet hdl_user_name alu module:z80_top_direct_n/alu
::legacy::set_attribute -quiet hdl_filelist {{default -v2001 {SYNTHESIS} {alu_bit_select.v alu_core.v alu_mux_2z.v alu_mux_3z.v alu_prep_daa.v alu_shifter_core.v alu_slice.v alu.v} {. ../rtl}}} module:z80_top_direct_n/alu
::legacy::set_attribute -quiet arch_filename alu.v module:z80_top_direct_n/alu
::legacy::set_attribute -quiet entity_filename alu.v module:z80_top_direct_n/alu
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_10
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_11
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_13
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_14
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_16
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_17
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_20
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_21
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_23
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_24
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_26
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_27
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_29
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_30
::legacy::set_attribute -quiet preserve const_prop_delete_ok hnet:z80_top_direct_n/alu_/b2v_input_shift_SYNTHESIZED_WIRE_8
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_3
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_3
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_3
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_3
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_3
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_2
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_2
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_2
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_2
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_2
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_5
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_5
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_5
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_5
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_5
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker20
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker21
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker22
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker23
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker24
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_bit_select_cdn_loop_breaker25
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker43
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker44
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker45
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker46
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker47
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker48
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker49
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker50
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker51
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker52
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker53
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker54
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker55
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_/b2v_input_shift_cdn_loop_breaker56
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g71
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g69
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g75
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g72
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g74
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g73
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g70
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/alu_/g68
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_3
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_3
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_3
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_3
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_3
::legacy::set_attribute -quiet preserve const_prop_delete_ok hpin:z80_top_direct_n/alu_/alu_shift_in
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hpin:z80_top_direct_n/alu_/bsel[2]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hpin:z80_top_direct_n/alu_/bsel[1]}
::legacy::set_attribute -quiet preserve const_prop_delete_ok {hpin:z80_top_direct_n/alu_/bsel[0]}
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_control__cdn_loop_breaker
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_control__cdn_loop_breaker39
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/alu_control__cdn_loop_breaker40
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_6
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_6
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_6
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_6
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_6
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_7
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n_neg module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_7
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_7
::legacy::set_attribute -quiet arch_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_7
::legacy::set_attribute -quiet entity_filename /tmp/latch_negedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_neg_7
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_5
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_5
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_5
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_5
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_5
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_6
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_6
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_6
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_6
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_6
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_7
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_7
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_7
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_7
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_7
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_8
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_8
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_8
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_8
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_8
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_9
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_9
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_9
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_9
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_9
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_10
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_10
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_10
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_10
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_10
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_11
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_11
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_11
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_11
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_11
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_12
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_12
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_12
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_12
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_12
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_13
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_13
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_13
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_13
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_13
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_14
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_14
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_14
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_14
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_14
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_15
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_15
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_15
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_15
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_15
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_16
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_16
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_16
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_16
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_16
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_17
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_17
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_17
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_17
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_17
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_18
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_18
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_18
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_18
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_18
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_19
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_19
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_19
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_19
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_19
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_20
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_20
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_20
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_20
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_20
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_21
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_21
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_21
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_21
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_21
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_22
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_22
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_22
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_22
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_22
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_23
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_23
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_23
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_23
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_23
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_24
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_24
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_24
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_24
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_24
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_25
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_25
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_25
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_25
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_25
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_26
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_26
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_26
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_26
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_26
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_27
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_27
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_27
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_27
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_27
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_28
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_28
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_28
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_28
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_28
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_29
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_29
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_29
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_29
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_29
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_30
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_30
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_30
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_30
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_30
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_31
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_31
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_31
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_31
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_31
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_32
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_32
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_32
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_32
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_32
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_33
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_33
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_33
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_33
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_33
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker194
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker195
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker196
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker197
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker198
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker199
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker200
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker201
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker202
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker203
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker204
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker205
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker206
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker207
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker208
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker209
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker210
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker211
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker212
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker213
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker214
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker215
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker216
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker217
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker218
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker219
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker220
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker221
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker222
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker223
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/reg_file__cdn_loop_breaker224
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_35
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_35
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_35
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_35
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_35
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker28
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker29
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker30
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker31
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker32
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker33
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw1__cdn_loop_breaker34
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker21
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker22
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker23
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker24
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker25
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker26
::legacy::set_attribute -quiet disabled_arcs lib_arc:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/BUX0/A_Q_n90 inst:z80_top_direct_n/sw2__cdn_loop_breaker27
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g6
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g12
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g4
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g13
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g5
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g11
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g3
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g15
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g10
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g5
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g3
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw1__g7
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g177
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g172
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g179
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g178
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g175
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g176
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g174
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g173
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g1
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g8
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g7
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/sw2__g2
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g156
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g161
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g163
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g162
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g159
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g160
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g158
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g157
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g137
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g132
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g139
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g116
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g121
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g123
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g138
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g122
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g119
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g120
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g135
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g136
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g118
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g134
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g133
::legacy::set_attribute -quiet preserve true inst:z80_top_direct_n/reg_file__g117
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_2
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_2
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_2
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_2
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_2
::legacy::set_attribute -quiet logical_hier false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_4
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_z80_top_direct_n module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_4
::legacy::set_attribute -quiet boundary_opto false module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_4
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_4
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_z80_top_direct_n_21047.v module:z80_top_direct_n/RC_CG_MOD_AUTO_z80_top_direct_n_4
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
