{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708734675895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708734675899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 21:31:15 2024 " "Processing started: Fri Feb 23 21:31:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708734675899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734675899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734675899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708734676427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708734676427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemoore.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemoore.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMoore " "Found entity 1: LevelToPulseMoore" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador1bit " "Found entity 1: modulo_comparador1bit" {  } { { "modulo_comparador1bit.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador7bits " "Found entity 1: modulo_comparador7bits" {  } { { "modulo_comparador7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mef_enchimento_vedacao.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mef_enchimento_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mef_enchimento_vedacao " "Found entity 1: modulo_mef_enchimento_vedacao" {  } { { "modulo_mef_enchimento_vedacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_registrador_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_registrador_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_registrador_rolhas " "Found entity 1: modulo_registrador_rolhas" {  } { { "modulo_registrador_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_valor_minimo_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_valor_minimo_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_valor_minimo_rolhas " "Found entity 1: modulo_valor_minimo_rolhas" {  } { { "modulo_valor_minimo_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_verificador_ausencia_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_verificador_ausencia_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_verificador_ausencia_rolhas " "Found entity 1: modulo_verificador_ausencia_rolhas" {  } { { "modulo_verificador_ausencia_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_verificador_ausencia_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_count_superior99.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_count_superior99.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_count_superior99 " "Found entity 1: modulo_count_superior99" {  } { { "modulo_count_superior99.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_count_superior99.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits_ascendente " "Found entity 1: modulo_contador_sync_2_bits_ascendente" {  } { { "modulo_contador_sync_2_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_2_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_4_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_4_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_4_bits_ascendente " "Found entity 1: modulo_contador_sync_4_bits_ascendente" {  } { { "modulo_contador_sync_4_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_4_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_7_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_7_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_7_bits_ascendente " "Found entity 1: modulo_contador_sync_7_bits_ascendente" {  } { { "modulo_contador_sync_7_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_7_bits_ascendente_descendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_7_bits_ascendente_descendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_7_bits_ascendente_descendente " "Found entity 1: modulo_contador_sync_7_bits_ascendente_descendente" {  } { { "modulo_contador_sync_7_bits_ascendente_descendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente_descendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_dd.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_dd " "Found entity 1: modulo_reset_contador_dd" {  } { { "modulo_reset_contador_dd.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_dd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_d " "Found entity 1: modulo_reset_contador_d" {  } { { "modulo_reset_contador_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_garrafas " "Found entity 1: modulo_codificador_dezena_garrafas" {  } { { "modulo_codificador_dezena_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_garrafas " "Found entity 1: modulo_codificador_unidade_garrafas" {  } { { "modulo_codificador_unidade_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_rolhas " "Found entity 1: modulo_codificador_dezena_rolhas" {  } { { "modulo_codificador_dezena_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_rolhas " "Found entity 1: modulo_codificador_unidade_rolhas" {  } { { "modulo_codificador_unidade_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_valor_transfer_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_valor_transfer_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_valor_transfer_rolhas " "Found entity 1: modulo_valor_transfer_rolhas" {  } { { "modulo_valor_transfer_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_transfer_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificadorbcd_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificadorbcd_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificadorBCD_7Segmentos " "Found entity 1: modulo_decodificadorBCD_7Segmentos" {  } { { "modulo_decodificadorBCD_7Segmentos.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_decodificadorBCD_7Segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo_7bits " "Found entity 1: modulo_somador_subtrator_completo_7bits" {  } { { "modulo_somador_subtrator_completo_7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo " "Found entity 1: modulo_somador_subtrator_completo" {  } { { "modulo_somador_subtrator_completo.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mef_controle_contador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mef_controle_contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mef_controle_contador " "Found entity 1: modulo_mef_controle_contador" {  } { { "modulo_mef_controle_contador.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_controle_contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux4_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_demux1_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_jk " "Found entity 1: modulo_ff_jk" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_5_bits_ascendente_descendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_5_bits_ascendente_descendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_5_bits_ascendente_descendente " "Found entity 1: modulo_contador_sync_5_bits_ascendente_descendente" {  } { { "modulo_contador_sync_5_bits_ascendente_descendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_5_bits_ascendente_descendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 12 12 " "Found 12 design units, including 12 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_gate_2_inputs " "Found entity 2: nand_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_inputs " "Found entity 3: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_gate_6_inputs " "Found entity 4: and_gate_6_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_gate_7_inputs " "Found entity 5: and_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_7_inputs " "Found entity 6: or_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_4_inputs " "Found entity 7: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "8 or_gate_3_inputs " "Found entity 8: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "9 or_gate_2_inputs " "Found entity 9: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "10 or_gate_5_inputs " "Found entity 10: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "11 and_gate_2_inputs " "Found entity 11: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""} { "Info" "ISGN_ENTITY_NAME" "12 and_gate_5_inputs " "Found entity 12: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708734682890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734682890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708734682934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelToPulseMoore LevelToPulseMoore:pulsador_3 " "Elaborating entity \"LevelToPulseMoore\" for hierarchy \"LevelToPulseMoore:pulsador_3\"" {  } { { "pbl.v" "pulsador_3" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734682958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_d LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1 " "Elaborating entity \"modulo_ff_d\" for hierarchy \"LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\"" {  } { { "LevelToPulseMoore.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734682960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divisor_frequencia modulo_divisor_frequencia:divisor_f " "Elaborating entity \"modulo_divisor_frequencia\" for hierarchy \"modulo_divisor_frequencia:divisor_f\"" {  } { { "pbl.v" "divisor_f" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734682968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_t modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1 " "Elaborating entity \"modulo_ff_t\" for hierarchy \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\"" {  } { { "modulo_divisor_frequencia.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734682970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mef_enchimento_vedacao modulo_mef_enchimento_vedacao:mef_1 " "Elaborating entity \"modulo_mef_enchimento_vedacao\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\"" {  } { { "pbl.v" "mef_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734682992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_jk modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1 " "Elaborating entity \"modulo_ff_jk\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "jk_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6 " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_4_bits_ascendente modulo_contador_sync_4_bits_ascendente:contador_duzias " "Elaborating entity \"modulo_contador_sync_4_bits_ascendente\" for hierarchy \"modulo_contador_sync_4_bits_ascendente:contador_duzias\"" {  } { { "pbl.v" "contador_duzias" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_d modulo_reset_contador_d:reset_1 " "Elaborating entity \"modulo_reset_contador_d\" for hierarchy \"modulo_reset_contador_d:reset_1\"" {  } { { "pbl.v" "reset_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_dd modulo_reset_contador_dd:reset_2 " "Elaborating entity \"modulo_reset_contador_dd\" for hierarchy \"modulo_reset_contador_dd:reset_2\"" {  } { { "pbl.v" "reset_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_7_bits_ascendente modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas " "Elaborating entity \"modulo_contador_sync_7_bits_ascendente\" for hierarchy \"modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas\"" {  } { { "pbl.v" "contador_entrada_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_registrador_rolhas modulo_registrador_rolhas:registrador_1 " "Elaborating entity \"modulo_registrador_rolhas\" for hierarchy \"modulo_registrador_rolhas:registrador_1\"" {  } { { "pbl.v" "registrador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo_7bits modulo_somador_subtrator_completo_7bits:somador_1 " "Elaborating entity \"modulo_somador_subtrator_completo_7bits\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_1\"" {  } { { "pbl.v" "somador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo modulo_somador_subtrator_completo_7bits:somador_1\|modulo_somador_subtrator_completo:somador_subtrator_1 " "Elaborating entity \"modulo_somador_subtrator_completo\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_1\|modulo_somador_subtrator_completo:somador_subtrator_1\"" {  } { { "modulo_somador_subtrator_completo_7bits.v" "somador_subtrator_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs modulo_somador_subtrator_completo_7bits:somador_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs modulo_somador_subtrator_completo_7bits:somador_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_11" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador7bits modulo_comparador7bits:comparador_1 " "Elaborating entity \"modulo_comparador7bits\" for hierarchy \"modulo_comparador7bits:comparador_1\"" {  } { { "pbl.v" "comparador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador1bit modulo_comparador7bits:comparador_1\|modulo_comparador1bit:comparador_1 " "Elaborating entity \"modulo_comparador1bit\" for hierarchy \"modulo_comparador7bits:comparador_1\|modulo_comparador1bit:comparador_1\"" {  } { { "modulo_comparador7bits.v" "comparador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_7_inputs modulo_comparador7bits:comparador_1\|or_gate_7_inputs:gate_1 " "Elaborating entity \"or_gate_7_inputs\" for hierarchy \"modulo_comparador7bits:comparador_1\|or_gate_7_inputs:gate_1\"" {  } { { "modulo_comparador7bits.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mef_controle_contador modulo_mef_controle_contador:mef_contador_controle_1 " "Elaborating entity \"modulo_mef_controle_contador\" for hierarchy \"modulo_mef_controle_contador:mef_contador_controle_1\"" {  } { { "pbl.v" "mef_contador_controle_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_7_bits_ascendente_descendente modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario " "Elaborating entity \"modulo_contador_sync_7_bits_ascendente_descendente\" for hierarchy \"modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario\"" {  } { { "pbl.v" "contador_1_buffer_secundario" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate_2_inputs modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario\|nand_gate_2_inputs:gate_20 " "Elaborating entity \"nand_gate_2_inputs\" for hierarchy \"modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario\|nand_gate_2_inputs:gate_20\"" {  } { { "modulo_contador_sync_7_bits_ascendente_descendente.v" "gate_20" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente_descendente.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_5_bits_ascendente_descendente modulo_contador_sync_5_bits_ascendente_descendente:contador_2_buffer_secundario_controle_rolhas " "Elaborating entity \"modulo_contador_sync_5_bits_ascendente_descendente\" for hierarchy \"modulo_contador_sync_5_bits_ascendente_descendente:contador_2_buffer_secundario_controle_rolhas\"" {  } { { "pbl.v" "contador_2_buffer_secundario_controle_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_count_superior99 modulo_count_superior99:m_out_range " "Elaborating entity \"modulo_count_superior99\" for hierarchy \"modulo_count_superior99:m_out_range\"" {  } { { "pbl.v" "m_out_range" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs modulo_count_superior99:m_out_range\|or_gate_3_inputs:gate_4 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"modulo_count_superior99:m_out_range\|or_gate_3_inputs:gate_4\"" {  } { { "modulo_count_superior99.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_count_superior99.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_valor_transfer_rolhas modulo_valor_transfer_rolhas:m_trans_rolha " "Elaborating entity \"modulo_valor_transfer_rolhas\" for hierarchy \"modulo_valor_transfer_rolhas:m_trans_rolha\"" {  } { { "pbl.v" "m_trans_rolha" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_valor_minimo_rolhas modulo_valor_minimo_rolhas:m_min_rolhas " "Elaborating entity \"modulo_valor_minimo_rolhas\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\"" {  } { { "pbl.v" "m_min_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_verificador_ausencia_rolhas modulo_verificador_ausencia_rolhas:m_aus_rolhas " "Elaborating entity \"modulo_verificador_ausencia_rolhas\" for hierarchy \"modulo_verificador_ausencia_rolhas:m_aus_rolhas\"" {  } { { "pbl.v" "m_aus_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_2_bits_ascendente modulo_contador_sync_2_bits_ascendente:contador_display " "Elaborating entity \"modulo_contador_sync_2_bits_ascendente\" for hierarchy \"modulo_contador_sync_2_bits_ascendente:contador_display\"" {  } { { "pbl.v" "contador_display" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_garrafas modulo_codificador_dezena_garrafas:codificador_garrafas_1 " "Elaborating entity \"modulo_codificador_dezena_garrafas\" for hierarchy \"modulo_codificador_dezena_garrafas:codificador_garrafas_1\"" {  } { { "pbl.v" "codificador_garrafas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_garrafas modulo_codificador_unidade_garrafas:codificador_garrafas_2 " "Elaborating entity \"modulo_codificador_unidade_garrafas\" for hierarchy \"modulo_codificador_unidade_garrafas:codificador_garrafas_2\"" {  } { { "pbl.v" "codificador_garrafas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_rolhas modulo_codificador_dezena_rolhas:codificador_rolhas_1 " "Elaborating entity \"modulo_codificador_dezena_rolhas\" for hierarchy \"modulo_codificador_dezena_rolhas:codificador_rolhas_1\"" {  } { { "pbl.v" "codificador_rolhas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_rolhas modulo_codificador_unidade_rolhas:codificador_rolhas_2 " "Elaborating entity \"modulo_codificador_unidade_rolhas\" for hierarchy \"modulo_codificador_unidade_rolhas:codificador_rolhas_2\"" {  } { { "pbl.v" "codificador_rolhas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux4_1 modulo_mux4_1:mux_1 " "Elaborating entity \"modulo_mux4_1\" for hierarchy \"modulo_mux4_1:mux_1\"" {  } { { "pbl.v" "mux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_4 modulo_demux1_4:demux_1 " "Elaborating entity \"modulo_demux1_4\" for hierarchy \"modulo_demux1_4:demux_1\"" {  } { { "pbl.v" "demux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificadorBCD_7Segmentos modulo_decodificadorBCD_7Segmentos:bcd_1 " "Elaborating entity \"modulo_decodificadorBCD_7Segmentos\" for hierarchy \"modulo_decodificadorBCD_7Segmentos:bcd_1\"" {  } { { "pbl.v" "bcd_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708734683664 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708734683945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[0\] VCC " "Pin \"Nout_7seg\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708734684081 "|pbl|Nout_7seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708734684081 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 4 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708734684088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708734684451 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708734684451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708734684451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708734684451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708734684590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 21:31:24 2024 " "Processing ended: Fri Feb 23 21:31:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708734684590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708734684590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708734684590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708734684590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708734685941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708734685945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 21:31:25 2024 " "Processing started: Fri Feb 23 21:31:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708734685945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708734685945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708734685945 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708734686679 ""}
{ "Info" "0" "" "Project  = MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Project  = MI-CircuitosDigitais-Problema-3" 0 0 "Fitter" 0 0 1708734686679 ""}
{ "Info" "0" "" "Revision = MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Revision = MI-CircuitosDigitais-Problema-3" 0 0 "Fitter" 0 0 1708734686679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708734686742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708734686742 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MI-CircuitosDigitais-Problema-3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"MI-CircuitosDigitais-Problema-3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708734686744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708734686785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708734686785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708734686859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708734686872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708734687083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708734687083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708734687083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708734687083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708734687083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708734687083 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 32 " "No exact pin location assignment(s) for 5 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708734687107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI-CircuitosDigitais-Problema-3.sdc " "Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708734687154 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708734687156 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1708734687166 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708734687166 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  clock_50mhz " "   1.000  clock_50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           cq " "   1.000           cq" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q " "   1.000 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q " "   1.000 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " "   1.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " "   1.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708734687167 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708734687167 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708734687174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708734687174 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708734687177 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q Global clock " "Automatically promoted some destinations of signal \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " "Destination \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q\" may be non-global or may not use global clock" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708734687183 ""}  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708734687183 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LevelToPulseMoore:pulsador_3\|Pulse Global clock " "Automatically promoted signal \"LevelToPulseMoore:pulsador_3\|Pulse\" to use Global clock" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 11 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708734687183 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "and_gate_2_inputs:gate_1\|S Global clock " "Automatically promoted signal \"and_gate_2_inputs:gate_1\|S\" to use Global clock" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 101 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708734687184 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_reset_contador_d:reset_1\|and_gate_2_inputs:gate_1\|S Global clock " "Automatically promoted some destinations of signal \"modulo_reset_contador_d:reset_1\|and_gate_2_inputs:gate_1\|S\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_8\|S~0 " "Destination \"modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_8\|S~0\" may be non-global or may not use global clock" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 80 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708734687184 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_11\|WideAnd0~0 " "Destination \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_11\|WideAnd0~0\" may be non-global or may not use global clock" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708734687184 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_2\|q~1 " "Destination \"modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_2\|q~1\" may be non-global or may not use global clock" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708734687184 ""}  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 101 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708734687184 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708734687184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1708734687187 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1708734687205 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1708734687228 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1708734687229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1708734687229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708734687229 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 0 5 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708734687231 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708734687231 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708734687231 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 27 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708734687231 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708734687231 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708734687231 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708734687231 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708734687262 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708734687271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708734687378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708734687496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708734687502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708734688039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708734688039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708734688062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708734688172 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708734688172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708734688335 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708734688335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708734688336 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708734688350 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708734688359 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1708734688372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/output_files/MI-CircuitosDigitais-Problema-3.fit.smsg " "Generated suppressed messages file C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/output_files/MI-CircuitosDigitais-Problema-3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708734688408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6184 " "Peak virtual memory: 6184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708734688426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 21:31:28 2024 " "Processing ended: Fri Feb 23 21:31:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708734688426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708734688426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708734688426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708734688426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708734689453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708734689457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 21:31:29 2024 " "Processing started: Fri Feb 23 21:31:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708734689457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708734689457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708734689457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708734689636 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708734689667 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708734689671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708734689784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 21:31:29 2024 " "Processing ended: Fri Feb 23 21:31:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708734689784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708734689784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708734689784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708734689784 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708734690434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708734690896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708734690901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 21:31:30 2024 " "Processing started: Fri Feb 23 21:31:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708734690901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708734690901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_sta MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708734690901 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708734690999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708734691291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708734691291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708734691349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708734691464 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI-CircuitosDigitais-Problema-3.sdc " "Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708734691484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691485 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q " "create_clock -period 1.000 -name LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cq cq " "create_clock -period 1.000 -name cq cq" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " "create_clock -period 1.000 -name modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q " "create_clock -period 1.000 -name LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " "create_clock -period 1.000 -name LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50mhz clock_50mhz " "create_clock -period 1.000 -name clock_50mhz clock_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708734691486 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708734691486 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708734691488 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708734691497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708734691498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.479 " "Worst-case setup slack is -11.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.479            -339.520 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q  " "  -11.479            -339.520 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.158             -17.369 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q  " "   -3.158             -17.369 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879              -6.769 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q  " "   -1.879              -6.769 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.714              -6.296 cq  " "   -1.714              -6.296 cq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q  " "    0.457               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q  " "    0.457               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q  " "    0.457               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q  " "    0.459               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q  " "    0.467               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q  " "    0.553               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q  " "    0.554               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "    0.788               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q  " "    0.809               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q  " "    0.843               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q  " "    0.847               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q  " "    0.942               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q  " "    1.261               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q  " "    1.298               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q  " "    1.312               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q  " "    1.341               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q  " "    1.406               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.498               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    1.498               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clock_50mhz  " "    1.666               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.063 " "Worst-case hold slack is -4.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.063              -8.124 cq  " "   -4.063              -8.124 cq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132              -5.856 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q  " "   -2.132              -5.856 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -1.720 clock_50mhz  " "   -1.720              -1.720 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552              -1.552 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "   -1.552              -1.552 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460              -1.460 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q  " "   -1.460              -1.460 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395              -1.395 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q  " "   -1.395              -1.395 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366              -1.366 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q  " "   -1.366              -1.366 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352              -1.352 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q  " "   -1.352              -1.352 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315              -1.315 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q  " "   -1.315              -1.315 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996              -0.996 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q  " "   -0.996              -0.996 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901              -0.901 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q  " "   -0.901              -0.901 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -0.897 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q  " "   -0.897              -0.897 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -0.863 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q  " "   -0.863              -0.863 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -0.842 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "   -0.842              -0.842 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -0.608 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q  " "   -0.608              -0.608 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607              -0.607 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q  " "   -0.607              -0.607 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q  " "   -0.521              -0.521 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q  " "   -0.513              -0.513 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q  " "   -0.511              -0.511 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q  " "   -0.511              -0.511 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q  " "   -0.511              -0.511 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678               0.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q  " "    1.678               0.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.956               0.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q  " "    1.956               0.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.821 " "Worst-case recovery slack is -7.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.821             -70.528 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q  " "   -7.821             -70.528 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.775             -23.100 cq  " "   -5.775             -23.100 cq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.716              -5.716 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q  " "   -5.716              -5.716 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720              -4.720 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q  " "   -4.720              -4.720 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323             -13.292 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q  " "   -3.323             -13.292 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.343             -16.053 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q  " "   -2.343             -16.053 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.482 " "Worst-case removal slack is -1.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482              -5.928 cq  " "   -1.482              -5.928 cq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.384               0.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q  " "    2.384               0.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.741               0.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q  " "    3.741               0.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.745               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q  " "    3.745               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.786               0.000 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q  " "    4.786               0.000 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.807               0.000 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q  " "    5.807               0.000 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock_50mhz  " "   -2.289              -2.289 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 cq  " "   -2.289              -2.289 cq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q  " "    0.234               0.000 LevelToPulseMoore:pulsador_1\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q  " "    0.234               0.000 LevelToPulseMoore:pulsador_2\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q  " "    0.234               0.000 LevelToPulseMoore:pulsador_3\|modulo_ff_d:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q  " "    0.234               0.000 modulo_contador_sync_4_bits_ascendente:contador_duzias\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708734691508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708734691508 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1708734691639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708734691650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708734691651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708734691683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 21:31:31 2024 " "Processing ended: Fri Feb 23 21:31:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708734691683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708734691683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708734691683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708734691683 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708734692288 ""}
