set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN0   $svf_impl/cortex_soc/memctl_v4/IN0
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN0   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN0
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hsel_mem   $svf_impl/cortex_soc/memctl_v4/hsel_mem
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hsel_mem   $svf_impl/cortex_soc/memctl_v4/U_hiu/hsel_mem
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN1   $svf_impl/cortex_soc/memctl_v4/IN1
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN1   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN1
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/haddr[8]   $svf_impl/cortex_soc/memctl_v4/haddr[8]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/haddr[8]   $svf_impl/cortex_soc/memctl_v4/U_hiu/haddr[8]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN5   $svf_impl/cortex_soc/memctl_v4/IN5
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN5   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN5
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hsize[1]   $svf_impl/cortex_soc/memctl_v4/hsize[1]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hsize[1]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hsize[1]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN2   $svf_impl/cortex_soc/memctl_v4/IN2
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN2   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN2
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/haddr[5]   $svf_impl/cortex_soc/memctl_v4/haddr[5]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/haddr[5]   $svf_impl/cortex_soc/memctl_v4/U_hiu/haddr[5]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN4   $svf_impl/cortex_soc/memctl_v4/IN4
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN4   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN4
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/haddr[4]   $svf_impl/cortex_soc/memctl_v4/haddr[4]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/haddr[4]   $svf_impl/cortex_soc/memctl_v4/U_hiu/haddr[4]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN6   $svf_impl/cortex_soc/memctl_v4/IN6
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN6   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN6
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/haddr[2]   $svf_impl/cortex_soc/memctl_v4/haddr[2]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/haddr[2]   $svf_impl/cortex_soc/memctl_v4/U_hiu/haddr[2]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN3   $svf_impl/cortex_soc/memctl_v4/IN3
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN3   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN3
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/haddr[3]   $svf_impl/cortex_soc/memctl_v4/haddr[3]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/haddr[3]   $svf_impl/cortex_soc/memctl_v4/U_hiu/haddr[3]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN9   $svf_impl/cortex_soc/memctl_v4/IN9
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN9   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN9
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[11]   $svf_impl/cortex_soc/memctl_v4/hwdata[11]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[11]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[11]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN6   $svf_impl/cortex_soc/u_cortexm0ds/IN6
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN6   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN6
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN7   $svf_impl/cortex_soc/memctl_v4/IN7
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN7   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN7
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN5   $svf_impl/cortex_soc/u_cortexm0ds/IN5
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN5   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN5
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[13]   $svf_impl/cortex_soc/memctl_v4/hwdata[13]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[13]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[13]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN8   $svf_impl/cortex_soc/u_cortexm0ds/IN8
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN8   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN8
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN8   $svf_impl/cortex_soc/memctl_v4/IN8
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN8   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN8
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN7   $svf_impl/cortex_soc/u_cortexm0ds/IN7
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN7   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN7
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[8]   $svf_impl/cortex_soc/memctl_v4/hwdata[8]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[8]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[8]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN11   $svf_impl/cortex_soc/u_cortexm0ds/IN11
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN11   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN11
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN10   $svf_impl/cortex_soc/memctl_v4/IN10
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN10   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN10
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[15]   $svf_impl/cortex_soc/memctl_v4/hwdata[15]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[15]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[15]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN13   $svf_impl/cortex_soc/u_cortexm0ds/IN13
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN13   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN13
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN11   $svf_impl/cortex_soc/memctl_v4/IN11
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN11   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN11
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN12   $svf_impl/cortex_soc/u_cortexm0ds/IN12
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN12   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN12
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[10]   $svf_impl/cortex_soc/memctl_v4/hwdata[10]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[10]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[10]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN19   $svf_impl/cortex_soc/u_cortexm0ds/IN19
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN19   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN19
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN15   $svf_impl/cortex_soc/memctl_v4/IN15
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN15   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN15
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[14]   $svf_impl/cortex_soc/memctl_v4/hwdata[14]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[14]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[14]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN15   $svf_impl/cortex_soc/u_cortexm0ds/IN15
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN15   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN15
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN12   $svf_impl/cortex_soc/memctl_v4/IN12
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN12   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN12
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN14   $svf_impl/cortex_soc/u_cortexm0ds/IN14
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN14   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN14
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[28]   $svf_impl/cortex_soc/memctl_v4/hwdata[28]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[28]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[28]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN16   $svf_impl/cortex_soc/memctl_v4/IN16
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN16   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN16
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[30]   $svf_impl/cortex_soc/memctl_v4/hwdata[30]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[30]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[30]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN22   $svf_impl/cortex_soc/u_cortexm0ds/IN22
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN22   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN22
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN17   $svf_impl/cortex_soc/memctl_v4/IN17
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN17   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN17
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[9]   $svf_impl/cortex_soc/memctl_v4/hwdata[9]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[9]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[9]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN18   $svf_impl/cortex_soc/memctl_v4/IN18
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN18   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN18
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[17]   $svf_impl/cortex_soc/memctl_v4/hwdata[17]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[17]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[17]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN20   $svf_impl/cortex_soc/memctl_v4/IN20
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN20   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN20
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[0]   $svf_impl/cortex_soc/memctl_v4/hwdata[0]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[0]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[0]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN27   $svf_impl/cortex_soc/memctl_v4/IN27
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN27   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN27
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[2]   $svf_impl/cortex_soc/memctl_v4/hwdata[2]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[2]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[2]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN21   $svf_impl/cortex_soc/memctl_v4/IN21
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN21   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN21
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[4]   $svf_impl/cortex_soc/memctl_v4/hwdata[4]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[4]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[4]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN28   $svf_impl/cortex_soc/memctl_v4/IN28
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN28   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN28
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[1]   $svf_impl/cortex_soc/memctl_v4/hwdata[1]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[1]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[1]
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN30   $svf_impl/cortex_soc/u_cortexm0ds/IN30
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN30   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN30
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN24   $svf_impl/cortex_soc/memctl_v4/IN24
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN24   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN24
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/IN29   $svf_impl/cortex_soc/u_cortexm0ds/IN29
set_user_match   -inverted   $svf_ref/cortex_soc/u_cortexm0ds/u_logic/IN29   $svf_impl/cortex_soc/u_cortexm0ds/u_logic/IN29
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[18]   $svf_impl/cortex_soc/memctl_v4/hwdata[18]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[18]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[18]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN23   $svf_impl/cortex_soc/memctl_v4/IN23
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN23   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN23
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[20]   $svf_impl/cortex_soc/memctl_v4/hwdata[20]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[20]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[20]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN14   $svf_impl/cortex_soc/memctl_v4/IN14
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN14   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN14
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[22]   $svf_impl/cortex_soc/memctl_v4/hwdata[22]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[22]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[22]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN19   $svf_impl/cortex_soc/memctl_v4/IN19
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN19   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN19
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[21]   $svf_impl/cortex_soc/memctl_v4/hwdata[21]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[21]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[21]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN25   $svf_impl/cortex_soc/memctl_v4/IN25
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN25   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN25
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[3]   $svf_impl/cortex_soc/memctl_v4/hwdata[3]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[3]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[3]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN26   $svf_impl/cortex_soc/memctl_v4/IN26
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN26   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN26
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[5]   $svf_impl/cortex_soc/memctl_v4/hwdata[5]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[5]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[5]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN13   $svf_impl/cortex_soc/memctl_v4/IN13
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN13   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN13
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[7]   $svf_impl/cortex_soc/memctl_v4/hwdata[7]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[7]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[7]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/IN22   $svf_impl/cortex_soc/memctl_v4/IN22
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN22   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN22
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/hwdata[6]   $svf_impl/cortex_soc/memctl_v4/hwdata[6]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/hwdata[6]   $svf_impl/cortex_soc/memctl_v4/U_hiu/hwdata[6]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/IN2   $svf_impl/cortex_soc/memctl_v4/U_miu/IN2
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/hiu_burst_size[0]   $svf_impl/cortex_soc/memctl_v4/U_miu/hiu_burst_size[0]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/IN3   $svf_impl/cortex_soc/memctl_v4/U_miu/IN3
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/hiu_burst_size[1]   $svf_impl/cortex_soc/memctl_v4/U_miu/hiu_burst_size[1]
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/IN4   $svf_impl/cortex_soc/memctl_v4/U_miu/IN4
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/hiu_rw   $svf_impl/cortex_soc/memctl_v4/U_miu/hiu_rw
guide_constraints -body { memctl_v4/U_hiu } -equivalent { memctl_v4/U_hiu/hresetn    memctl_v4/U_hiu/IN44   memctl_v4/U_hiu/IN45   memctl_v4/U_hiu/IN46   memctl_v4/U_hiu/IN47   memctl_v4/U_hiu/IN48   memctl_v4/U_hiu/IN49   memctl_v4/U_hiu/IN50 }
guide_constraints -body { u_cortexm0ds/u_logic } -equivalent { u_cortexm0ds/u_logic/hreset_n    u_cortexm0ds/u_logic/IN41   u_cortexm0ds/u_logic/IN42   u_cortexm0ds/u_logic/IN43   u_cortexm0ds/u_logic/IN44 }
guide_constraints -body { u_cortexm0ds } -equivalent { u_cortexm0ds/HRESETn    u_cortexm0ds/IN41   u_cortexm0ds/IN42   u_cortexm0ds/IN43   u_cortexm0ds/IN44 }
guide_constraints -body { memctl_v4/U_miu } -equivalent { memctl_v4/U_miu/hresetn    memctl_v4/U_miu/IN0   memctl_v4/U_miu/IN20   memctl_v4/U_miu/IN21 }
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/IN18   $svf_impl/cortex_soc/memctl_v4/U_miu/IN18
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/IN43   $svf_impl/cortex_soc/memctl_v4/U_hiu/IN43
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_miu/big_endian   $svf_impl/cortex_soc/memctl_v4/U_miu/big_endian
set_user_match   -inverted   $svf_ref/cortex_soc/memctl_v4/U_hiu/big_endian   $svf_impl/cortex_soc/memctl_v4/U_hiu/big_endian

#-------------------------------------------------------------------

