// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32sdEe.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U1;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U2;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U3;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U4;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_190;
    sc_signal< sc_lv<3> > i_reg_201;
    sc_signal< sc_lv<3> > j_reg_212;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_300_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_402;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_402;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_306_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > j_mid2_fu_324_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_j_mid2_reg_411;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_j_mid2_reg_411;
    sc_signal< sc_lv<3> > tmp_mid2_v_fu_332_p3;
    sc_signal< sc_lv<3> > tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_416;
    sc_signal< sc_lv<3> > j_1_fu_356_p2;
    sc_signal< sc_lv<32> > a_0_load_reg_467;
    sc_signal< sc_lv<32> > b_0_load_reg_472;
    sc_signal< sc_lv<32> > a_1_load_reg_477;
    sc_signal< sc_lv<32> > b_1_load_reg_482;
    sc_signal< sc_lv<32> > a_2_load_reg_487;
    sc_signal< sc_lv<32> > b_2_load_reg_492;
    sc_signal< sc_lv<32> > a_3_load_reg_497;
    sc_signal< sc_lv<32> > b_3_load_reg_502;
    sc_signal< sc_lv<32> > grp_fu_224_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_507;
    sc_signal< sc_lv<32> > grp_fu_226_p2;
    sc_signal< sc_lv<32> > tmp_6_1_reg_512;
    sc_signal< sc_lv<32> > grp_fu_223_p2;
    sc_signal< sc_lv<32> > tmp_6_2_reg_517;
    sc_signal< sc_lv<32> > grp_fu_225_p2;
    sc_signal< sc_lv<32> > tmp_6_3_reg_522;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<3> > i_phi_fu_205_p4;
    sc_signal< sc_lv<64> > tmp_mid2_fu_340_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_348_p1;
    sc_signal< sc_lv<64> > tmp_4_cast_fu_382_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_318_p2;
    sc_signal< sc_lv<3> > i_1_fu_312_p2;
    sc_signal< sc_lv<5> > tmp_fu_362_p3;
    sc_signal< sc_lv<6> > tmp_2_cast_fu_373_p1;
    sc_signal< sc_lv<6> > tmp_3_cast_fu_369_p1;
    sc_signal< sc_lv<6> > tmp_4_fu_376_p2;
    sc_signal< sc_lv<32> > tmp2_fu_391_p2;
    sc_signal< sc_lv<32> > tmp1_fu_387_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_300_p2();
    void thread_exitcond_fu_318_p2();
    void thread_i_1_fu_312_p2();
    void thread_i_phi_fu_205_p4();
    void thread_indvar_flatten_next_fu_306_p2();
    void thread_j_1_fu_356_p2();
    void thread_j_mid2_fu_324_p3();
    void thread_tmp1_fu_387_p2();
    void thread_tmp2_fu_391_p2();
    void thread_tmp_2_cast_fu_373_p1();
    void thread_tmp_2_fu_348_p1();
    void thread_tmp_3_cast_fu_369_p1();
    void thread_tmp_4_cast_fu_382_p1();
    void thread_tmp_4_fu_376_p2();
    void thread_tmp_fu_362_p3();
    void thread_tmp_mid2_fu_340_p1();
    void thread_tmp_mid2_v_fu_332_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
