Timing Analyzer report for FPGACode
Wed Nov  5 20:22:45 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   2.9%      ;
;     Processors 5-16        ;   2.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Wed Nov  5 20:22:44 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; c_pll|altpll_component|auto_generated|pll1|inclk[0] ; { c_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; main_clk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { MAIN_CLK }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 114.52 MHz ; 114.52 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.268 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.409 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.597 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.058 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.716 ; 0.000         ;
; main_clk                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.268 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.661      ;
; 1.268 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.661      ;
; 1.271 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.658      ;
; 1.271 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.658      ;
; 1.345 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.584      ;
; 1.348 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.581      ;
; 1.436 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.484      ;
; 1.437 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.483      ;
; 1.439 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.490      ;
; 1.439 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.481      ;
; 1.440 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.480      ;
; 1.442 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.478      ;
; 1.442 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.478      ;
; 1.442 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.487      ;
; 1.443 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.477      ;
; 1.445 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.475      ;
; 1.445 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.475      ;
; 1.446 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.474      ;
; 1.448 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.472      ;
; 1.451 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.469      ;
; 1.455 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.465      ;
; 1.456 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.464      ;
; 1.461 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.459      ;
; 1.462 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.458      ;
; 1.463 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.457      ;
; 1.465 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.455      ;
; 1.482 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.436      ;
; 1.485 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.433      ;
; 1.491 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.438      ;
; 1.494 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.435      ;
; 1.535 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.383      ;
; 1.588 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.341      ;
; 1.591 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.338      ;
; 1.601 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.319      ;
; 1.602 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.318      ;
; 1.607 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.313      ;
; 1.608 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.312      ;
; 1.609 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.311      ;
; 1.610 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.310      ;
; 1.611 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.309      ;
; 1.611 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.309      ;
; 1.616 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.304      ;
; 1.616 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.304      ;
; 1.617 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.303      ;
; 1.622 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.298      ;
; 1.645 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 8.302      ;
; 1.646 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 8.301      ;
; 1.656 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.262      ;
; 1.681 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.237      ;
; 1.690 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.229      ;
; 1.693 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.226      ;
; 1.694 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.261      ;
; 1.700 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.220      ;
; 1.706 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.214      ;
; 1.727 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.193      ;
; 1.730 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.190      ;
; 1.735 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.185      ;
; 1.738 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.182      ;
; 1.747 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 8.200      ;
; 1.748 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 8.199      ;
; 1.748 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.171      ;
; 1.761 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 8.193      ;
; 1.765 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.160      ;
; 1.765 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.160      ;
; 1.770 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.156      ;
; 1.770 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.156      ;
; 1.771 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.155      ;
; 1.771 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.155      ;
; 1.772 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.154      ;
; 1.772 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.154      ;
; 1.780 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.138      ;
; 1.783 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.135      ;
; 1.787 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.137      ;
; 1.787 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.137      ;
; 1.788 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.136      ;
; 1.788 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.136      ;
; 1.791 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.129      ;
; 1.792 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.128      ;
; 1.794 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.130      ;
; 1.794 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.130      ;
; 1.795 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.134      ;
; 1.795 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.134      ;
; 1.796 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.159      ;
; 1.796 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.124      ;
; 1.797 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.123      ;
; 1.797 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.123      ;
; 1.797 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.123      ;
; 1.798 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.122      ;
; 1.802 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.118      ;
; 1.803 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.117      ;
; 1.803 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.117      ;
; 1.804 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.116      ;
; 1.805 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.121      ;
; 1.806 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.114      ;
; 1.837 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.081      ;
; 1.838 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.080      ;
; 1.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.083      ;
; 1.846 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.074      ;
; 1.847 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.079      ;
; 1.849 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.077      ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.409 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[2]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.145      ;
; 0.425 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[6]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.160      ;
; 0.431 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[4]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.166      ;
; 0.431 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[5]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.166      ;
; 0.438 ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.172      ;
; 0.445 ; ringbuffer:c_eth1_rb|ram_a_addr[8]                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.179      ;
; 0.446 ; ringbuffer:c_eth0_rb|ram_a_din[5]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.181      ;
; 0.450 ; ringbuffer:c_eth0_rb|ram_a_din[4]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.185      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount               ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid               ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]            ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|out_state                                         ; ringbuffer:c_eth1_rb|out_state                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[9]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[8]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[7]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[6]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[5]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[4]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[4]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[3]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[3]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[0]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth1_rb|ram_b_addr[10]                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|out_state                                         ; ringbuffer:c_eth0_rb|out_state                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth0_rb|ram_b_addr[10]                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[9]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[8]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[7]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[6]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[1]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[0]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|cap_len[0]                                        ; ringbuffer:c_eth0_rb|cap_len[0]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|capturing                                         ; ringbuffer:c_eth0_rb|capturing                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|cap_len[11]                                       ; ringbuffer:c_eth0_rb|cap_len[11]                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.597 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.337      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.729 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.206      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.748 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.188      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.791 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.145      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.812 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.103      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.932 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.996      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.937 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.986      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.944 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.972      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
; 4.963 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.954      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.058 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.350      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.926      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[1]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[0]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[2]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[3]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[5]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[4]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[6]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.667 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[7]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.958      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.163      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.869 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.158      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.948 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.257      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 2.961 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.274      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.402      ;
; 3.127 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.426      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.130 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.438      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
; 3.153 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.443      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.523 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 123.78 MHz ; 123.78 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.921 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.009 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.860 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.716 ; 0.000         ;
; main_clk                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.921 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.015      ;
; 1.922 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.014      ;
; 1.925 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.011      ;
; 1.926 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.010      ;
; 1.970 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.966      ;
; 1.974 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.962      ;
; 2.058 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.871      ;
; 2.058 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.871      ;
; 2.059 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.870      ;
; 2.059 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.870      ;
; 2.062 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.867      ;
; 2.063 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.866      ;
; 2.064 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.865      ;
; 2.064 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.865      ;
; 2.064 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.865      ;
; 2.064 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.865      ;
; 2.065 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.864      ;
; 2.065 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.864      ;
; 2.068 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.868      ;
; 2.068 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.861      ;
; 2.068 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.861      ;
; 2.069 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.860      ;
; 2.070 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.859      ;
; 2.070 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.859      ;
; 2.072 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.864      ;
; 2.074 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.855      ;
; 2.098 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.838      ;
; 2.102 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.834      ;
; 2.108 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.819      ;
; 2.108 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.819      ;
; 2.112 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.815      ;
; 2.184 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.745      ;
; 2.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.744      ;
; 2.190 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.739      ;
; 2.190 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.739      ;
; 2.191 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.738      ;
; 2.196 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.733      ;
; 2.198 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.738      ;
; 2.202 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.734      ;
; 2.208 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.721      ;
; 2.209 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.720      ;
; 2.214 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.715      ;
; 2.214 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.715      ;
; 2.215 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.714      ;
; 2.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.709      ;
; 2.234 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.693      ;
; 2.237 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 7.726      ;
; 2.258 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.669      ;
; 2.281 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.673      ;
; 2.282 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.672      ;
; 2.293 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.636      ;
; 2.293 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.636      ;
; 2.297 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.632      ;
; 2.330 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 7.633      ;
; 2.347 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.582      ;
; 2.347 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.582      ;
; 2.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.578      ;
; 2.357 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.572      ;
; 2.357 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.572      ;
; 2.361 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.568      ;
; 2.362 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.567      ;
; 2.363 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.566      ;
; 2.363 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.566      ;
; 2.364 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.597      ;
; 2.364 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.565      ;
; 2.368 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.561      ;
; 2.368 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.561      ;
; 2.369 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.560      ;
; 2.369 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.560      ;
; 2.369 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.560      ;
; 2.370 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.559      ;
; 2.372 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.555      ;
; 2.372 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.555      ;
; 2.374 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.580      ;
; 2.374 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.555      ;
; 2.375 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.579      ;
; 2.375 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.554      ;
; 2.376 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.551      ;
; 2.393 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.538      ;
; 2.394 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.538      ;
; 2.394 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.537      ;
; 2.395 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.537      ;
; 2.395 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.537      ;
; 2.396 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.536      ;
; 2.396 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.536      ;
; 2.397 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.535      ;
; 2.412 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.515      ;
; 2.413 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.514      ;
; 2.414 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.517      ;
; 2.414 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.517      ;
; 2.415 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.516      ;
; 2.415 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.516      ;
; 2.419 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.510      ;
; 2.421 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.510      ;
; 2.422 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.509      ;
; 2.442 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.489      ;
; 2.443 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.486      ;
; 2.443 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.489      ;
; 2.444 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.488      ;
; 2.445 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.487      ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.391 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[2]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.047      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|out_state                                         ; ringbuffer:c_eth1_rb|out_state                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[9]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[8]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[7]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[6]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[5]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[4]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[4]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[3]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[3]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[0]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth1_rb|ram_b_addr[10]                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|out_state                                         ; ringbuffer:c_eth0_rb|out_state                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth0_rb|ram_b_addr[10]                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[5]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|ram_b_addr[4]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[4]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|ram_b_addr[3]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[3]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[2]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|cap_len[0]                                        ; ringbuffer:c_eth0_rb|cap_len[0]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|capturing                                         ; ringbuffer:c_eth0_rb|capturing                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|cap_len[11]                                       ; ringbuffer:c_eth0_rb|cap_len[11]                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount               ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand               ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid               ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]            ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]            ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth1_rb|cap_len[0]                                        ; ringbuffer:c_eth1_rb|cap_len[0]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth1_rb|capturing                                         ; ringbuffer:c_eth1_rb|capturing                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth1_rb|cap_len[11]                                       ; ringbuffer:c_eth1_rb|cap_len[11]                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth0_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[9]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth0_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[8]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth0_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[7]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth0_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[6]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth0_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[1]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ringbuffer:c_eth0_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth0_rb|ram_b_addr[0]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.009 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.932      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.119 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.823      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.140 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.802      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.188 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.757      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.220 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.702      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.330 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.593      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.603      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.332 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.599      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
; 5.351 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.572      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.860 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.127      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.417 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.697      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[1]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[0]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[2]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[3]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[5]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[4]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[6]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.458 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[7]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.725      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.630 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.909      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.639 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.905      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.712 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.993      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.722 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.008      ;
; 2.833 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.103      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.121      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.871 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
; 2.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.156      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.751 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.197 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.145 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.594 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.870 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.733 ; 0.000         ;
; main_clk                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.197 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.767      ;
; 6.198 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.775      ;
; 6.198 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.766      ;
; 6.246 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.718      ;
; 6.247 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.726      ;
; 6.247 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.717      ;
; 6.269 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.689      ;
; 6.270 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.688      ;
; 6.272 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.686      ;
; 6.273 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.685      ;
; 6.274 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.684      ;
; 6.275 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.683      ;
; 6.296 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.655      ;
; 6.298 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.653      ;
; 6.300 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.651      ;
; 6.300 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.651      ;
; 6.302 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.649      ;
; 6.302 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.649      ;
; 6.304 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.647      ;
; 6.304 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.647      ;
; 6.306 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.645      ;
; 6.308 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.643      ;
; 6.308 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.643      ;
; 6.308 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.643      ;
; 6.308 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.643      ;
; 6.308 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.643      ;
; 6.310 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.641      ;
; 6.310 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.641      ;
; 6.312 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.639      ;
; 6.312 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.639      ;
; 6.323 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.627      ;
; 6.327 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.623      ;
; 6.327 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.623      ;
; 6.342 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.616      ;
; 6.343 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.615      ;
; 6.351 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.607      ;
; 6.352 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.606      ;
; 6.362 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[14]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.604      ;
; 6.364 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.587      ;
; 6.366 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.585      ;
; 6.372 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.579      ;
; 6.372 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.579      ;
; 6.374 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.577      ;
; 6.376 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.575      ;
; 6.382 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.569      ;
; 6.384 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.567      ;
; 6.390 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.561      ;
; 6.390 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.561      ;
; 6.391 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.559      ;
; 6.392 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.559      ;
; 6.394 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.557      ;
; 6.409 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.541      ;
; 6.411 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[14]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.555      ;
; 6.420 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.538      ;
; 6.421 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.537      ;
; 6.422 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 3.750      ;
; 6.426 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.525      ;
; 6.430 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.521      ;
; 6.430 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.521      ;
; 6.432 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.519      ;
; 6.436 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.515      ;
; 6.436 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.515      ;
; 6.437 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.513      ;
; 6.441 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.509      ;
; 6.441 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.509      ;
; 6.447 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.504      ;
; 6.449 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.502      ;
; 6.455 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.496      ;
; 6.455 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.496      ;
; 6.456 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.494      ;
; 6.457 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.494      ;
; 6.459 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.492      ;
; 6.460 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.490      ;
; 6.460 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.490      ;
; 6.461 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.497      ;
; 6.462 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.496      ;
; 6.465 ; ringbuffer:c_eth1_rb|stored_len[3]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.508      ;
; 6.469 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.482      ;
; 6.471 ; ringbuffer:c_eth1_rb|stored_len[0]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 3.701      ;
; 6.471 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.480      ;
; 6.474 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.476      ;
; 6.477 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.474      ;
; 6.477 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.474      ;
; 6.479 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.472      ;
; 6.481 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.470      ;
; 6.482 ; ringbuffer:c_eth1_rb|stored_len[1]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[8]                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.484      ;
; 6.488 ; ringbuffer:c_eth1_rb|stored_len[2]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[18]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.485      ;
; 6.489 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.465      ;
; 6.491 ; ringbuffer:c_eth1_rb|stored_len[2]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.473      ;
; 6.492 ; ringbuffer:c_eth1_rb|stored_len[2]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.472      ;
; 6.492 ; ringbuffer:c_eth1_rb|stored_len[3]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram1_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.472      ;
; 6.492 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.461      ;
; 6.493 ; ringbuffer:c_eth1_rb|stored_len[3]                             ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|ram0_rtl_0_bypass[10]                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.471      ;
; 6.494 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10]                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.457      ;
; 6.494 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.460      ;
; 6.495 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.458      ;
; 6.496 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6] ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.454      ;
; 6.497 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.456      ;
; 6.497 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.457      ;
; 6.499 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3] ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.455      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.145 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[4]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.147 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[2]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.149 ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; ringbuffer:c_eth1_rb|ram_a_addr[8]                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[6]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[5]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.157 ; ringbuffer:c_eth0_rb|ram_a_din[4]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.161 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[0]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[3]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; ringbuffer:c_eth0_rb|ram_a_din[5]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|b_dout_reg[3]            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a3~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.165 ; ringbuffer:c_eth1_rb|ram_a_addr[0]                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.167 ; ringbuffer:c_eth0_rb|ram_a_din[0]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.169 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[6]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.499      ;
; 0.170 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.171 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[4]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; ringbuffer:c_eth0_rb|ram_a_din[1]                                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.506      ;
; 0.173 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.503      ;
; 0.176 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|b_dout_reg[5]            ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.186 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|out_state                                         ; ringbuffer:c_eth1_rb|out_state                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[9]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[8]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[7]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[6]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[5]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[4]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[3]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[0]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                     ; ringbuffer:c_eth1_rb|ram_b_addr[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth1_rb|ram_b_addr[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth0_rb|out_state                                         ; ringbuffer:c_eth0_rb|out_state                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth0_rb|ram_b_addr[10]                                    ; ringbuffer:c_eth0_rb|ram_b_addr[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount               ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|begin_fcs                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail            ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|fcs_fail                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount               ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand               ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]            ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ringbuffer:c_eth1_rb|cap_len[0]                                        ; ringbuffer:c_eth1_rb|cap_len[0]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ringbuffer:c_eth1_rb|capturing                                         ; ringbuffer:c_eth1_rb|capturing                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.594 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.367      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.639 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.322      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.648 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.314      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.661 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.302      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.711 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.242      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.717 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.229      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.726 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.230      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.758 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.199      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.760 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.198      ;
; 7.772 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.174      ;
; 7.772 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.174      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.870 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.989      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.141 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.269      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[1]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[0]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[2]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[3]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[5]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[4]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[6]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[7]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.276      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.258 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.384      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.261 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.380      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.286 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.415      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.303 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.436      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.483      ;
; 1.366 ; reset_ctrl:c_reset_ctrl|r_resetn                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.493      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.500      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
; 1.377 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.497      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.499 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.268 ; 0.145 ; 4.597    ; 0.870   ; 4.716               ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.268 ; 0.145 ; 4.597    ; 0.870   ; 4.716               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH2_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH3_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH4_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 84137    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 84137    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1094     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1094     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; MAIN_CLK                                          ; main_clk                                          ; Base      ; Constrained ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Nov  5 20:22:44 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {c_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {c_pll|altpll_component|auto_generated|pll1|clk[0]} {c_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.268               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.409               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.597               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.058               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.523 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.921               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.009               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.860               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.751 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.197               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.594               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.870               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.499 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Wed Nov  5 20:22:45 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


