{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633456274871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633456274871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 23:21:14 2021 " "Processing started: Tue Oct 05 23:21:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633456274871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1633456274871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequence-Generator-Struct -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence-Generator-Struct -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1633456274871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1633456275534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1633456275534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293912 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293915 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293919 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_generator_struct.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sequence_generator_struct.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequence_generator_struct-structa " "Found design unit 1: Sequence_generator_struct-structa" {  } { { "Sequence_generator_struct.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Sequence_generator_struct.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequence_generator_struct " "Found entity 1: Sequence_generator_struct" {  } { { "Sequence_generator_struct.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Sequence_generator_struct.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflops.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file flipflops.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipflops " "Found design unit 1: Flipflops" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Flipflops.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dff_set-struct " "Found design unit 2: dff_set-struct" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Flipflops.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dff_reset-struct " "Found design unit 3: dff_reset-struct" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Flipflops.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293953 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_set " "Found entity 1: dff_set" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Flipflops.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293953 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_reset " "Found entity 2: dff_reset" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Flipflops.vhdl" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293964 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456293964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456293964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1633456294091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e1dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1633456294101 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e2dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e2dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1633456294101 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tms TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"tms\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1633456294102 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jsir TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"jsir\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1633456294102 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(80) " "VHDL Process Statement warning at TopLevel.vhdl(80): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294103 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294104 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294104 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294104 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(90) " "Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1633456294105 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294105 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294105 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294105 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(98) " "Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1633456294106 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294106 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294106 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294106 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"cdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294107 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294107 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633456294107 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_jtag v_jtag:u0 " "Elaborating entity \"v_jtag\" for hierarchy \"v_jtag:u0\"" {  } { { "TopLevel.vhdl" "u0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "virtual_jtag_0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1633456294233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294235 ""}  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1633456294235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/TopLevel.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequence_generator_struct DUT:dut_instance\|Sequence_generator_struct:add_instance " "Elaborating entity \"Sequence_generator_struct\" for hierarchy \"DUT:dut_instance\|Sequence_generator_struct:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_reset DUT:dut_instance\|Sequence_generator_struct:add_instance\|dff_reset:dff_0 " "Elaborating entity \"dff_reset\" for hierarchy \"DUT:dut_instance\|Sequence_generator_struct:add_instance\|dff_reset:dff_0\"" {  } { { "Sequence_generator_struct.vhdl" "dff_0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/Sequence_generator_struct.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633456294896 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1633456295242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.05.23:21:41 Progress: Loading sldcd2c27fe/alt_sld_fab_wrapper_hw.tcl " "2021.10.05.23:21:41 Progress: Loading sldcd2c27fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456301702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456309816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456310126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456324543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456324780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456325001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456325338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456325382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1633456325384 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1633456326198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd2c27fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd2c27fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcd2c27fe/alt_sld_fab.v" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456326694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456326694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456326857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456326857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456326879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456326879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456326995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456326995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456327157 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456327157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456327157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/EE214_HW3_20D070060/Sequence-Generator-Struct/db/ip/sldcd2c27fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633456327299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633456327299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633456329408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 23:22:09 2021 " "Processing ended: Tue Oct 05 23:22:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633456329408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633456329408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633456329408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633456329408 ""}
