{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 17:12:49 2022 " "Info: Processing started: Wed Sep 21 17:12:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3_3 -c 3_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3_3 -c 3_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s33_cd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s33_cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s33_cd " "Info: Found entity 1: s33_cd" {  } { { "s33_cd.bdf" "" { Schematic "E:/3_1-3_3/3_3/s33_cd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v33_cd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v33_cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 v33_cd " "Info: Found entity 1: v33_cd" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv33_cd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv33_cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv33_cd " "Info: Found entity 1: sv33_cd" {  } { { "sv33_cd.bdf" "" { Schematic "E:/3_1-3_3/3_3/sv33_cd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "v33_cd " "Info: Elaborating entity \"v33_cd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "v33_cd.v(8) " "Warning (10059): Verilog HDL Case Statement warning at v33_cd.v(8): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 8 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "v33_cd.v(9) " "Warning (10059): Verilog HDL Case Statement warning at v33_cd.v(9): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 9 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "v33_cd.v(10) " "Warning (10059): Verilog HDL Case Statement warning at v33_cd.v(10): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 10 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "v33_cd.v(6) " "Warning (10270): Verilog HDL Case Statement warning at v33_cd.v(6): incomplete case statement has no default case item" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q v33_cd.v(6) " "Warning (10240): Verilog HDL Always Construct warning at v33_cd.v(6): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] v33_cd.v(6) " "Info (10041): Inferred latch for \"q\[0\]\" at v33_cd.v(6)" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] v33_cd.v(6) " "Info (10041): Inferred latch for \"q\[1\]\" at v33_cd.v(6)" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "q\[0\] GND " "Warning (13410): Pin \"q\[0\]\" is stuck at GND" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[1\] GND " "Warning (13410): Pin \"q\[1\]\" is stuck at GND" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "g GND " "Warning (13410): Pin \"g\" is stuck at GND" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "Warning (15610): No output dependent on input pin \"d\[0\]\"" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "Warning (15610): No output dependent on input pin \"d\[1\]\"" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "Warning (15610): No output dependent on input pin \"d\[2\]\"" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "Warning (15610): No output dependent on input pin \"d\[3\]\"" {  } { { "v33_cd.v" "" { Text "E:/3_1-3_3/3_3/v33_cd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 17:12:50 2022 " "Info: Processing ended: Wed Sep 21 17:12:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
