/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [44:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [3:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_17z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_16z;
  assign celloutsig_0_15z = celloutsig_0_5z[9] ? celloutsig_0_0z[7] : celloutsig_0_3z[0];
  assign celloutsig_1_3z = celloutsig_1_1z[4] ? celloutsig_1_1z[1] : celloutsig_1_0z;
  assign celloutsig_1_19z = !(celloutsig_1_9z[2] ? celloutsig_1_16z : celloutsig_1_17z);
  assign celloutsig_0_6z = !(celloutsig_0_1z[3] ? celloutsig_0_5z[12] : celloutsig_0_1z[6]);
  assign celloutsig_0_24z = !(celloutsig_0_19z ? celloutsig_0_18z : celloutsig_0_16z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z[1] | celloutsig_1_0z);
  assign celloutsig_0_18z = ~((celloutsig_0_2z[4] | celloutsig_0_1z[5]) & (celloutsig_0_15z | celloutsig_0_14z));
  assign celloutsig_0_14z = celloutsig_0_11z | celloutsig_0_0z[1];
  assign celloutsig_0_23z = celloutsig_0_21z | celloutsig_0_11z;
  assign celloutsig_1_9z = { celloutsig_1_8z[1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } + { celloutsig_1_8z[1:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z } & { celloutsig_0_10z[9:2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_13z[9:4], celloutsig_0_0z, celloutsig_0_11z } & { in_data[14:8], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[98:97], celloutsig_1_3z } == { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_3z[2:1], celloutsig_0_1z } == { in_data[93], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[161:158] < celloutsig_1_1z[3:0];
  assign celloutsig_0_1z = in_data[74:68] % { 1'h1, in_data[74:69] };
  assign celloutsig_0_27z = { celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_22z } % { 1'h1, in_data[92:91] };
  assign celloutsig_0_3z = in_data[23:19] * celloutsig_0_0z[4:0];
  assign celloutsig_0_4z = celloutsig_0_0z[4:1] * in_data[22:19];
  assign celloutsig_0_5z = in_data[44:32] * { celloutsig_0_0z[8:0], celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_1z * { celloutsig_0_0z[5:0], celloutsig_0_6z };
  assign celloutsig_0_10z = ~ in_data[43:34];
  assign celloutsig_0_22z = celloutsig_0_2z[0] & celloutsig_0_18z;
  assign celloutsig_1_2z = in_data[162] & celloutsig_1_0z;
  assign celloutsig_1_16z = | in_data[165:159];
  assign celloutsig_0_19z = | { celloutsig_0_18z, celloutsig_0_4z[3:1], celloutsig_0_2z };
  assign celloutsig_1_6z = ~^ in_data[184:169];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[5:1], celloutsig_0_6z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_16z[3:0], celloutsig_0_11z };
  assign celloutsig_1_0z = ~^ in_data[122:120];
  assign celloutsig_0_2z = in_data[59:52] << celloutsig_0_0z[7:0];
  assign celloutsig_0_0z = in_data[13:4] - in_data[55:46];
  assign celloutsig_1_8z = { in_data[189:185], celloutsig_1_7z } ~^ { celloutsig_1_1z[2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_26z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_16z[8:6], celloutsig_0_24z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[186:181];
  assign celloutsig_0_11z = ~((celloutsig_0_1z[4] & celloutsig_0_8z) | (celloutsig_0_7z[4] & celloutsig_0_1z[4]));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
