<html><body><samp><pre>
<!@TC:1504127852>
# Wed Aug 30 17:17:22 2017

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1504127852> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1504127852> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@W:BN132:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@W:BN132:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:BN132:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:BN132:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504127852> | Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504127852> | Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\up_if.vhd:709:6:709:8:@N:MO230:@XP_MSG">up_if.vhd(709)</a><!@TM:1504127852> | Found up-down counter in view:work.uP_if(behavioral) instance RX_packet_depth[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:730:6:730:8:@N:MO231:@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance rptr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:910:6:910:8:@N:MO231:@XP_MSG">corefifo_async.vhd(910)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:888:6:888:8:@N:MO231:@XP_MSG">corefifo_async.vhd(888)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:706:6:706:8:@N:MO231:@XP_MSG">corefifo_async.vhd(706)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance wptr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:706:6:706:8:@N:MO231:@XP_MSG">corefifo_async.vhd(706)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance wptr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:910:6:910:8:@N:MO231:@XP_MSG">corefifo_async.vhd(910)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:888:6:888:8:@N:MO231:@XP_MSG">corefifo_async.vhd(888)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:730:6:730:8:@N:MO231:@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1504127852> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance rptr[11:0] 
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504127852> | Found counter in view:work.TX_SM(behavioral) instance PostAmble_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504127852> | Found counter in view:work.TX_SM(behavioral) instance txen_early_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504127852> | Found counter in view:work.TX_SM(behavioral) instance tx_byte_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504127852> | Found counter in view:work.TX_SM(behavioral) instance PreAmble_cntr[6:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1504127852> | Found 12 by 12 bit equality operator ('==') TX_SM\.un25_tx_byte_cntr (in view: work.TX_SM(behavioral)) 
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:119:6:119:8:@N:MO231:@XP_MSG">idlelinedetector.vhd(119)</a><!@TM:1504127852> | Found counter in view:work.IdleLineDetector_0(behavioral) instance prbs_gen_hold[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:77:4:77:6:@N:MO231:@XP_MSG">idlelinedetector.vhd(77)</a><!@TM:1504127852> | Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:119:6:119:8:@N:MO231:@XP_MSG">idlelinedetector.vhd(119)</a><!@TM:1504127852> | Found counter in view:work.IdleLineDetector_1(behavioral) instance prbs_gen_hold[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:77:4:77:6:@N:MO231:@XP_MSG">idlelinedetector.vhd(77)</a><!@TM:1504127852> | Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\afe_rx_sm.vhd:111:4:111:6:@N:MO231:@XP_MSG">afe_rx_sm.vhd(111)</a><!@TM:1504127852> | Found counter in view:work.AFE_RX_SM(behavioral) instance start_bit_cntr[7:0] 
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:278:6:278:8:@N:MO231:@XP_MSG">readfifo_write_sm.vhd(278)</a><!@TM:1504127852> | Found counter in view:work.ReadFIFO_Write_SM(behavioral) instance rx_byte_cntr[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:362:29:362:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(362)</a><!@TM:1504127852> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un29_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:499:20:499:57:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(499)</a><!@TM:1504127852> | Found 16 by 16 bit equality operator ('==') ReadFIFO_WR_SM\.un1_sampler_clk1x_en (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:363:29:363:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(363)</a><!@TM:1504127852> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un32_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:364:29:364:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(364)</a><!@TM:1504127852> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un35_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:365:29:365:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(365)</a><!@TM:1504127852> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un38_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\readfifo_write_sm.vhd:419:22:419:58:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(419)</a><!@TM:1504127852> | Found 12 by 12 bit equality operator ('==') ReadFIFO_WR_SM\.un58_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@W:MO160:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504127852> | Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:MO231:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1504127852> | Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 163MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 163MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 163MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 163MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 163MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\afe_rx_sm.vhd:149:6:149:8:@N:BN362:@XP_MSG">afe_rx_sm.vhd(149)</a><!@TM:1504127852> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:119:6:119:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(119)</a><!@TM:1504127852> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:119:6:119:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(119)</a><!@TM:1504127852> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:119:6:119:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(119)</a><!@TM:1504127852> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\hdl\idlelinedetector.vhd:119:6:119:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(119)</a><!@TM:1504127852> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 163MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 170MB peak: 172MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -4.44ns		2040 /      1794
   2		0h:00m:06s		    -4.44ns		2007 /      1801

   3		0h:00m:07s		    -4.44ns		2007 /      1801
   4		0h:00m:07s		    -4.44ns		2007 /      1801
   5		0h:00m:07s		    -4.44ns		2007 /      1801


   6		0h:00m:07s		    -4.44ns		2008 /      1801
   7		0h:00m:07s		    -4.44ns		2008 /      1801
@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1504127852> | Retiming summary: 1 registers retimed to 46  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 1 registers retimed to 46

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en

New registers created by retiming :
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[8]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[9]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[10]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en_ret_0
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_5
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_7
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_8
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4


		#####   END RETIMING REPORT  #####

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504127852> | Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_430  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.N_573_i on CLKINT  I_431  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_432  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_433  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_i on CLKINT  I_434  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_435  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_436  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.N_564_i_i on CLKINT  I_437  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset on CLKINT  I_438  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_439  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_440  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.N_562_i_i on CLKINT  I_441  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_442  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504127852> | Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_443  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 181MB peak: 183MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 183MB peak: 184MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 1827 clock pin(s) of sequential element(s)
0 instances converted, 1827 sequential instances remain driven by gated/generated clocks

====================================================== Non-Gated/Non-Generated Clocks =======================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                                   
---------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:MAC_MII_TX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path2==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       MAC_MII_TX_CLK                         port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
<a href="@|S:m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path3==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0     BIBUF                  1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
<a href="@|S:MAC_MII_RX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path4==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       MAC_MII_RX_CLK                         port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
=============================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i@|E:CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i                            CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.CCC_0.CCC_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       m2s010_som_sb_0.CCC_0.CCC_INST                                                                           CCC                    778        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.RX_FIFO_RST@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    632        CommsFPGA_top_0.RX_FIFO_RST                                                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.BIT_CLK@|E:CommsFPGA_top_0.N_573_i_set@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    305        CommsFPGA_top_0.N_573_i_set                                                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:m2s010_som_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                                RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.BIT_CLK@|F:@syn_sample_clock_path1==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    4          CommsFPGA_top_0.BIT_CLK                                                                   No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.long_reset@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs@|F:@syn_sample_clock_path1==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i                                          CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                    No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect@|E:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision             No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 143MB peak: 184MB)

Writing Analyst data base C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synwork\m2s010_som_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 175MB peak: 184MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1504127852> | Writing EDF file: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1504127852> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1504127852> | Synopsys Constraint File capacitance units using default value of 1pF  
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 176MB peak: 184MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 174MB peak: 184MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd:66:4:66:12:@W:MT246:@XP_MSG">m2s010_som_sb_fabosc_0_osc.vhd(66)</a><!@TM:1504127852> | Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-082417-debugcol\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">m2s010_som_sb_ccc_0_fccc.vhd(106)</a><!@TM:1504127852> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504127852> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Aug 30 17:17:32 2017
#


Top view:               m2s010_som
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1504127852> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1504127852> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.197

                                                                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     145.5 MHz     10.000        6.873         3.127     inferred     Inferred_clkgroup_7
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     158.5 MHz     10.000        6.309         3.691     inferred     Inferred_clkgroup_5
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     457.7 MHz     10.000        2.185         7.815     inferred     Inferred_clkgroup_6
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_8
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     121.0 MHz     10.000        8.265         1.735     inferred     Inferred_clkgroup_1
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317     inferred     Inferred_clkgroup_4
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     121.4 MHz     10.000        8.234         1.351     inferred     Inferred_clkgroup_0
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_3
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_2
System                                                                100.0 MHz     890.5 MHz     10.000        1.123         8.877     system       system_clkgroup    
========================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1504127852> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      8.877   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      4.695   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.454   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      5.904   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.766   |  No paths    -      |  5.000       2.688  |  5.000       1.352
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      -0.197  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.735   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  10.000      2.993   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      3.691   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      7.815   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  10.000      2.902   |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      3.127   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                    Starting                                                                               Arrival          
Instance                                                                                                                            Reference                                Type        Pin           Net                 Time        Slack
                                                                                                                                    Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             long_reset_0        0.108       2.902
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]        2.263       3.127
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]        2.263       3.227
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]        2.263       3.241
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]        2.263       3.342
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]        2.263       3.353
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]        2.263       3.435
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]        2.263       3.453
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]        2.263       4.002
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[3]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[3]     0.087       4.191
============================================================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                                   Starting                                                                                  Required          
Instance                                                                           Reference                                Type     Pin     Net                             Time         Slack
                                                                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[4]                 9.745        2.902
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                  CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]                       9.745        3.127
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[15]                      9.745        3.127
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]                  CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]                       9.745        3.450
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[11]     9.745        3.898
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[0]                 9.745        3.900
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[5]                 9.745        3.939
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[10]     9.745        3.947
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[9]      9.745        3.962
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[8]      9.745        3.976
===============================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:61372:64249:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      6.842
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.902

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.long_reset / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                 SLE        Q        Out     0.108     0.108       -         
long_reset_0                                                               Net        -        -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNIUA27                                         CLKINT     A        In      -         1.225       -         
CommsFPGA_top_0.long_reset_RNIUA27                                         CLKINT     Y        Out     0.375     1.601       -         
long_reset                                                                 Net        -        -       1.135     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4       B        In      -         2.736       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4       Y        Out     0.164     2.900       -         
N_542_i                                                                    Net        -        -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3       A        In      -         3.788       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3       Y        Out     0.100     3.888       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net        -        -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[4]     ARI1       B        In      -         4.658       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[4]     ARI1       Y        Out     0.165     4.822       -         
APB3_RDATA_1_29_d_0_0_y0[4]                                                Net        -        -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1       A        In      -         5.195       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1       Y        Out     0.100     5.295       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[4]                                            Net        -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4       D        In      -         6.412       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4       Y        Out     0.271     6.684       -         
APB3_RDATA_1[4]                                                            Net        -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                     SLE        D        In      -         6.842       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 7.098 is 1.539(21.7%) logic and 5.558(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                    Starting                                                                                             Arrival          
Instance                                                                                                            Reference                                                  Type     Pin     Net                      Time        Slack
                                                                                                                    Clock                                                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                                                                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[1]     0.108       2.993
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[0]                                                                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[0]     0.108       3.159
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[1]         0.108       3.395
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[0]         0.108       3.496
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en                           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en         0.087       3.691
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[3]         0.108       3.868
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[2]         0.108       3.968
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[1]        0.087       4.097
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[2]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[2]        0.108       4.196
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[9]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[9]        0.108       4.238
==========================================================================================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                     Starting                                                                                                Required          
Instance                                                                                                             Reference                                                  Type     Pin     Net                         Time         Slack
                                                                                                                     Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]             9.745        2.993
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                                                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[1]             9.745        3.043
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                                                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]             9.745        3.267
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[0]                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       consumer_type_12[0]         9.745        3.691
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       consumer_type_12[1]         9.745        3.691
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ReadFIFO_WR_STATE_ns[5]     9.745        3.748
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                                                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]             9.745        3.885
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                                                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]             9.745        4.054
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]        9.745        4.097
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]        9.745        4.113
===============================================================================================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:73457:76649:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      6.752
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.992

    Number of logic level(s):                7
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                          SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                     Net      -        -       1.247     -           44        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Empty_3_0_0_wmux                      ARI1     B        In      -         1.356       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Empty_3_0_0_wmux                      ARI1     Y        Out     0.165     1.520       -         
RX_FIFO_Empty_3_0_0_y0                                                   Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Empty_3_0_0_wmux_0                    ARI1     A        In      -         1.893       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Empty_3_0_0_wmux_0                    ARI1     Y        Out     0.100     1.993       -         
RX_FIFO_Empty                                                            Net      -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_0_wmux[0]     ARI1     D        In      -         3.110       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_0_wmux[0]     ARI1     Y        Out     0.326     3.436       -         
APB3_RDATA_1_20_0_0_y0[0]                                                Net      -        -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_wmux_0[0]     ARI1     A        In      -         3.809       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_wmux_0[0]     ARI1     Y        Out     0.100     3.909       -         
N_142                                                                    Net      -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_26[0]              CFG3     B        In      -         5.026       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_26[0]              CFG3     Y        Out     0.165     5.191       -         
N_147                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0[0]             CFG3     B        In      -         5.746       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0[0]             CFG3     Y        Out     0.143     5.890       -         
APB3_RDATA_1_1[0]                                                        Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0]                 CFG3     B        In      -         6.445       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0]                 CFG3     Y        Out     0.148     6.594       -         
APB3_RDATA_1[0]                                                          Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                   SLE      D        In      -         6.752       -         
===================================================================================================================================
Total path delay (propagation time + setup) of 7.008 is 1.512(21.6%) logic and 5.496(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                                             Starting                                                                                         Arrival          
Instance                                                     Reference                                                  Type     Pin     Net                  Time        Slack
                                                             Clock                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i            0.108       7.815
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[1]     0.108       7.834
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[0]     0.087       8.972
===============================================================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                                                                         Required          
Instance                                                     Reference                                                  Type     Pin     Net                  Time         Slack
                                                             Clock                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT       m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       N_204_i_i            9.745        7.815
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i          9.745        8.255
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       TX_PreAmble_d[0]     9.745        8.972
================================================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:81486:82611:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.815

    Number of logic level(s):                2
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                           Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                        SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                      Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                 CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                 CLKINT     Y        Out     0.375     1.607       -         
BIT_CLK                                                        Net        -        -       0.000     -           306       
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT_RNO     CFG4       B        In      -         1.607       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT_RNO     CFG4       Y        Out     0.165     1.771       -         
N_204_i_i                                                      Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT         SLE        D        In      -         1.930       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 2.185 is 0.903(41.3%) logic and 1.282(58.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25></a>Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                     Starting                                                                                                                          Arrival           
Instance                                                                                                                             Reference                                           Type        Pin                Net                                            Time        Slack 
                                                                                                                                     Clock                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       -0.197
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       -0.150
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[5]          RDATA_int[5]                                   2.263       0.316 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     2.892       0.355 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[5]          RDATA_int[5]                                   2.263       0.417 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     2.884       0.464 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         2.949       0.537 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[5]          RDATA_int[5]                                   2.263       0.789 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                 2.873       0.794 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[5]          RDATA_int[5]                                   2.263       0.889 
=========================================================================================================================================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                                                 Required           
Instance                                                               Reference                                           Type     Pin     Net                 Time         Slack 
                                                                       Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]     9.745        -0.197
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]     9.745        0.316 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]     9.745        0.800 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]     9.745        0.926 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[6]     9.745        0.926 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]     9.745        0.926 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[1]     9.745        0.986 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_N_8_mux_i      9.745        1.403 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0          m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_731               9.745        1.735 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_6     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_731               9.745        1.735 
===================================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:91665:95217:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.942
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.197

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        Y                  Out     0.226     6.000       -         
N_542_i                                                                    Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        A                  In      -         6.888       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        Y                  Out     0.100     6.988       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[4]     ARI1        B                  In      -         7.758       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[4]     ARI1        Y                  Out     0.165     7.922       -         
APB3_RDATA_1_29_d_0_0_y0[4]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        A                  In      -         8.295       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        Y                  Out     0.100     8.395       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[4]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        D                  In      -         9.512       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        Y                  Out     0.271     9.784       -         
APB3_RDATA_1[4]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                     SLE         D                  In      -         9.942       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.197 is 4.330(42.5%) logic and 5.867(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.150

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.100     4.118       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.674       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.838       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        C                  In      -         5.726       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        Y                  Out     0.226     5.952       -         
N_542_i                                                                    Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        A                  In      -         6.840       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        Y                  Out     0.100     6.940       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[4]     ARI1        B                  In      -         7.710       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[4]     ARI1        Y                  Out     0.165     7.875       -         
APB3_RDATA_1_29_d_0_0_y0[4]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        A                  In      -         8.247       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        Y                  Out     0.100     8.348       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[4]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        D                  In      -         9.465       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        Y                  Out     0.271     9.736       -         
APB3_RDATA_1[4]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                     SLE         D                  In      -         9.895       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.150 is 4.283(42.2%) logic and 5.867(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.275

    Number of logic level(s):                6
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        Y                  Out     0.226     6.000       -         
N_542_i                                                                    Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        A                  In      -         6.888       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        Y                  Out     0.100     6.988       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        B                  In      -         7.758       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        Y                  Out     0.165     7.922       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[4]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        D                  In      -         9.039       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        Y                  Out     0.271     9.311       -         
APB3_RDATA_1[4]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                     SLE         D                  In      -         9.469       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 9.725 is 4.230(43.5%) logic and 5.495(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.316

    Number of logic level(s):                8
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 / A_DOUT[5]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[5]     Out     2.263     2.263       -         
RDATA_int[5]                                                                                                                         Net         -             -       1.123     -           2         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.Q[5]                                                                           CFG4        C             In      -         3.386       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.Q[5]                                                                           CFG4        Y             Out     0.203     3.589       -         
RX_FIFO_DOUT_1[5]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux[5]                                                                                ARI1        D             In      -         4.144       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux[5]                                                                                ARI1        Y             Out     0.326     4.471       -         
RX_FIFO_DOUT_3_0_0_y0[5]                                                                                                             Net         -             -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux_0[5]                                                                              ARI1        A             In      -         4.843       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux_0[5]                                                                              ARI1        Y             Out     0.100     4.943       -         
RX_FIFO_DOUT[5]                                                                                                                      Net         -             -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0_RNO_2[5]                                                                   CFG4        C             In      -         6.061       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0_RNO_2[5]                                                                   CFG4        Y             Out     0.226     6.286       -         
APB3_RDATA_1_1_0_RNO_2[5]                                                                                                            Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0_RNO_1[5]                                                                   CFG4        B             In      -         6.842       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0_RNO_1[5]                                                                   CFG4        Y             Out     0.165     7.006       -         
APB3_RDATA_1_1_0_RNO_1[5]                                                                                                            Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0_RNO_0[5]                                                                   CFG4        B             In      -         7.562       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0_RNO_0[5]                                                                   CFG4        Y             Out     0.164     7.726       -         
APB3_RDATA_1_1_0_RNO_0[5]                                                                                                            Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0[5]                                                                         CFG3        C             In      -         8.282       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_1_0[5]                                                                         CFG3        Y             Out     0.210     8.491       -         
APB3_RDATA_1_1[5]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5]                                                                             CFG3        C             In      -         9.047       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5]                                                                             CFG3        Y             Out     0.223     9.270       -         
APB3_RDATA_1[5]                                                                                                                      Net         -             -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                                                                               SLE         D             In      -         9.428       -         
=======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.684 is 4.135(42.7%) logic and 5.549(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.323

    Number of logic level(s):                6
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.100     4.118       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.674       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.838       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        C                  In      -         5.726       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_542_i                           CFG4        Y                  Out     0.226     5.952       -         
N_542_i                                                                    Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        A                  In      -         6.840       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI5GHE2_0            CFG3        Y                  Out     0.100     6.940       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        B                  In      -         7.710       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[4]     ARI1        Y                  Out     0.165     7.875       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[4]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        D                  In      -         8.992       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                   CFG4        Y                  Out     0.271     9.263       -         
APB3_RDATA_1[4]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                     SLE         D                  In      -         9.422       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 9.677 is 4.182(43.2%) logic and 5.495(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29></a>Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:124872:129867:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_406       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_406       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_406_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.351
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       1.766
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       1.931
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       2.313
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       2.348
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       2.376
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       2.469
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       2.532
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      5.695       2.571
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       2.598
=================================================================================================================================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                                          Starting                                                                                                                      Required          
Instance                                                  Reference                                             Type        Pin                  Net                                    Time         Slack
                                                          Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     4.005        1.351
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[0]                              4.745        1.516
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[5]                              4.745        1.698
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[1]                              9.745        1.766
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.767
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[3]                              4.745        1.767
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[4]                              4.745        1.767
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[6]                              4.745        1.767
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[7]                              4.745        1.767
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[8]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[8]                              4.745        1.767
==========================================================================================================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:138098:138878:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.995
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.005

    - Propagation time:                      2.654
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.351

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PSEL
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB

Instance / Net                                                     Pin                  Pin               Arrival     No. of    
Name                                                   Type        Name                 Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     SLE         Q                    Out     0.108     0.108       -         
psel                                                   Net         -                    -       1.116     -           23        
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        D                    In      -         1.225       -         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        Y                    Out     0.288     1.512       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                     Net         -                    -       1.141     -           17        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     MSS_060     MDDR_FABRIC_PSEL     In      -         2.654       -         
================================================================================================================================
Total path delay (propagation time + setup) of 3.649 is 1.391(38.1%) logic and 2.258(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                                                                           Starting                                                            Arrival          
Instance                                                                                   Reference     Type     Pin      Net                                 Time        Slack
                                                                                           Clock                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                   System        CCC      LOCK     CommsFPGA_CCC_0_LOCK                0.000       4.454
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs                 System        SLE      Q        un5_apb3_rst_rs                     0.108       4.695
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE      Q        un3_debounce_in_rs                  0.108       5.904
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE      Q        un3_debounce_in_rs_0                0.108       5.904
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE      Q        un3_debounce_in_rs_1                0.108       5.949
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision              System        SLE      Q        hold_collision                      0.087       6.858
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[2]     0.108       7.363
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[3]     0.108       7.370
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[7]     0.108       7.381
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[1]     0.108       7.389
================================================================================================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                                                                                      Starting                                                            Required          
Instance                                                                                              Reference     Type     Pin     Net                                  Time         Slack
                                                                                                      Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[0]            System        SLE      D       N_35_i                               9.745        4.454
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[1]            System        SLE      D       Sync2RxClk_TX_Enable_0[1]            9.745        4.454
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_tx_packet_complt[0]     System        SLE      D       N_541_i                              9.745        4.454
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_tx_packet_complt[1]     System        SLE      D       Sync2RxClk_tx_packet_complt_0[1]     9.745        4.454
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0                                         System        SLE      D       N_731                                9.745        4.695
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_6                                    System        SLE      D       N_731                                9.745        4.695
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3                                    System        SLE      D       un12_mac_2_byte_1_reg_en_16_1        9.745        4.823
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[7]                        System        SLE      D       start_bit_cntr_s[7]                  9.745        4.926
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[6]                        System        SLE      D       start_bit_cntr_s[6]                  9.745        4.942
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[5]                        System        SLE      D       start_bit_cntr_s[5]                  9.745        4.957
============================================================================================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\synlog\m2s010_som_fpga_mapper.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_7\m2s010_som.srs:fp:146492:148937:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.291
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.454

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_CCC_0.CCC_INST / LOCK
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                             CCC        LOCK     Out     0.000     0.000       -         
CommsFPGA_CCC_0_LOCK                                                                                 Net        -        -       1.123     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3                          CFG2       A        In      -         1.123       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3                          CFG2       Y        Out     0.077     1.200       -         
RESET_i_0_a3                                                                                         Net        -        -       1.109     -           19        
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset             CFG2       A        In      -         2.309       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset             CFG2       Y        Out     0.100     2.409       -         
un4_reset_0                                                                                          Net        -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset_RNIQ9H5     CLKINT     A        In      -         3.527       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset_RNIQ9H5     CLKINT     Y        Out     0.375     3.902       -         
un4_reset                                                                                            Net        -        -       1.131     -           5         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable_0[1]         CFG2       A        In      -         5.032       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable_0[1]         CFG2       Y        Out     0.100     5.133       -         
Sync2RxClk_TX_Enable_0[1]                                                                            Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[1]           SLE        D        In      -         5.291       -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 5.546 is 0.908(16.4%) logic and 4.638(83.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 174MB peak: 184MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 174MB peak: 184MB)

---------------------------------------
<a name=resourceUsage41></a>Resource Usage Report for m2s010_som </a>

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          18 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           27 uses
CFG2           301 uses
CFG3           328 uses
CFG4           582 uses

Carry cells:
ARI1            634 uses - used for arithmetic functions
ARI1            115 uses - used for Wide-Mux implementation
Total ARI1      749 uses


Sequential Cells: 
SLE            1815 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 126
I/O primitives: 122
BIBUF          43 uses
INBUF          25 uses
OUTBUF         50 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 18 of 8 (225%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 5 of 69 (7%)

Total LUTs:    1987

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 180; LUTs = 180;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1815 + 0 + 180 + 0 = 1995;
Total number of LUTs after P&R:  1987 + 0 + 180 + 0 = 2167;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 37MB peak: 184MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Wed Aug 30 17:17:32 2017

###########################################################]

</pre></samp></body></html>
