###############################################################################
# Created by write_sdc
###############################################################################
current_design ddr_controller
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clock -period 20.0000 [get_ports {clk}]
set_propagated_clock [get_clocks {core_clock}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_addr[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_burst_len[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_burst_len[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_burst_len[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_burst_len[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_valid}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_write}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_clk}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[28]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[29]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[30]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[31]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[32]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[33]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[34]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[35]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[36]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[37]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[38]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[39]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[40]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[41]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[42]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[43]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[44]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[45]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[46]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[47]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[48]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[49]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[50]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[51]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[52]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[53]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[54]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[55]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[56]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[57]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[58]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[59]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[60]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[61]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[62]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[63]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_ready}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_n}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[28]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[29]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[30]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[31]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[32]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[33]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[34]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[35]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[36]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[37]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[38]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[39]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[40]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[41]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[42]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[43]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[44]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[45]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[46]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[47]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[48]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[49]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[50]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[51]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[52]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[53]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[54]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[55]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[56]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[57]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[58]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[59]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[60]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[61]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[62]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[63]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_data[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_mask[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_valid}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {cmd_ready}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {init_done}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_addr[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_bank[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_bank[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_bank[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_bank_group[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_bank_group[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_cas_n}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_cke}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_cs_n}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dm[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[16]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[17]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[18]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[19]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[20]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[21]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[22]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[23]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[24]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[25]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[26]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[27]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[28]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[29]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[30]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[31]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[32]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[33]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[34]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[35]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[36]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[37]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[38]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[39]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[40]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[41]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[42]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[43]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[44]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[45]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[46]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[47]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[48]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[49]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[50]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[51]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[52]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[53]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[54]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[55]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[56]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[57]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[58]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[59]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[60]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[61]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[62]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[63]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dq[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_n[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_dqs_p[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_odt}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_ras_n}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_reset_n}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {phy_we_n}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[16]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[17]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[18]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[19]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[20]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[21]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[22]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[23]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[24]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[25]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[26]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[27]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[28]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[29]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[30]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[31]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[32]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[33]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[34]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[35]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[36]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[37]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[38]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[39]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[40]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[41]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[42]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[43]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[44]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[45]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[46]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[47]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[48]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[49]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[50]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[51]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[52]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[53]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[54]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[55]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[56]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[57]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[58]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[59]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[60]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[61]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[62]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[63]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_data[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rd_valid}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {state[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {state[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {wr_ready}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
