# Hi, I'm Alison Emilien 👋  

Welcome to my GitHub profile! I’m passionate about creating robust and efficient hardware systems. My focus lies in **System Verification**, ensuring designs are functional, reliable, and optimized for real-world applications.  

---

## 🌟 About Me  
- 🎓 **Education**: University of Ottawa
- 💼 **Current Role**: Student in BASc Electrical Engineering and BSc Computing Technology
- 🎯 **Interests**: System Verification, Hardware Design, ASIC, FPGA, and Cybersecurity  
- 🌍 **Languages**: Near-fluent in English and French; exploring Japanese

---

## 🛠️ Skills  
- **System Verification**: UVM, SystemVerilog, Coverage Analysis  
- **Hardware Design**: VHDL, Verilog, FPGA Design, PCB Design (Allegro PCB Designer)  
- **Programming**: Python, C++, Shell Scripting  
- **Tools**: Cadence Allegro, ModelSim, QuestaSim, Vivado, Git  
- **Soft Skills**: Analytical Thinking, Collaboration, Problem-Solving  

---

## 🚀 What I'm Learning  
- **Current Focus**: Allegro PCB Design, Advanced UVM Techniques, and exploring cybersecurity in hardware.  
- Always eager to dive into new tools and technologies.  

---

## 🤝 Let’s Connect  
- [LinkedIn](https://www.linkedin.com/in/alison-emilien/)  

---

💡 “Technology is best when it brings people together.” – [Matt Mullenweg](https://ma.tt/)  

Feel free to explore my repositories and connect! 😊  

<h2 align="center">⚒️ Technical skills ⚒️</h2>
<br/>
<div align="center">
    <img src="https://skillicons.dev/icons?i=html,css,javascript,bootstrap,figma,git,nodejs,firebase,java,python,c,c#,matlab,arduino,vscode"/>
</div>

