\# Design and Verification of APB to GPIO Interface using SystemVerilog



This repository contains the design and verification of an \*\*AMBA APB to GPIO interface\*\*

implemented using \*\*SystemVerilog\*\*. The project demonstrates both RTL design and an

object-oriented verification environment.



\## Project Overview

\- \*\*Protocol\*\*: AMBA Advanced Peripheral Bus (APB)

\- \*\*Peripheral\*\*: General Purpose Input/Output (GPIO)

\- \*\*Design Language\*\*: SystemVerilog

\- \*\*Verification Methodology\*\*: Transaction-level, class-based testbench

\- \*\*Simulator\*\*: Aldec Riviera-PRO (EDA Playground)



\## Repository Structure

Code/

├── apb\_if/

├── design/

├── driver/

├── generator/

├── testbench/

└── transaction/



Output/

├── Log-file/

└── Output-waveform/



Each folder contains a README describing its role in the design and verification flow.



\## Key Features

\- APB-compliant read and write operations

\- Modular verification components

\- Randomized stimulus generation

\- Clear transaction tracing in simulation logs

\- Waveform-based protocol validation



\## Team Members

\- Mounidharan V

\- Prem Arun P

\- Purushothaman PJ  

\- Sanjay Kumar M 

\- Mohamed Raahil F



