{"auto_keywords": [{"score": 0.003367611042980526, "phrase": "first_model_checker"}, {"score": 0.003220315882881027, "phrase": "binary_decision_diagrams"}, {"score": 0.002815864555488112, "phrase": "bounded_model_checker"}, {"score": 0.002574788013427524, "phrase": "satisfiability_modulo_theory_solver"}, {"score": 0.0021049977753042253, "phrase": "preliminary_results"}], "paper_keywords": ["Analog/mixed-signal (AMS) circuits", " binary decision diagrams (BDDs)", " formal verification", " satisfiability modulo theories"], "paper_abstract": "This paper presents two symbolic model checking algorithms for the verification of analog/mixed-signal circuits. The first model checker utilizes binary decision diagrams while the second is a bounded model checker that uses a satisfiability modulo theory solver. Both methods have been implemented, and preliminary results are promising.", "paper_title": "Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods", "paper_id": "WOS:000261310800011"}