TimeQuest Timing Analyzer report for RVCore
Thu Feb 27 12:35:07 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; RVCore                                              ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 66.18 MHz ; 66.18 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.445 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.245 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.413 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.468 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 7.750      ;
; 43.494 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 6.702      ;
; 43.526 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 6.670      ;
; 43.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.663      ;
; 43.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.409      ;
; 43.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.304      ;
; 44.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.174      ;
; 44.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.032      ;
; 44.301 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.902      ;
; 44.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.811      ;
; 44.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.808      ;
; 44.425 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 5.766      ;
; 44.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.698      ;
; 44.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.687      ;
; 44.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.636      ;
; 44.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.466      ;
; 44.821 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.367      ;
; 44.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.269      ;
; 44.984 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 5.201      ;
; 44.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.200      ;
; 45.289 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.896      ;
; 45.362 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.819      ;
; 45.377 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.819      ;
; 45.431 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.768      ;
; 45.559 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 4.621      ;
; 45.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 4.472      ;
; 45.793 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.388      ;
; 45.809 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 4.371      ;
; 45.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.317      ;
; 45.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.202      ;
; 45.992 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.207      ;
; 46.035 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.161      ;
; 46.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.157      ;
; 46.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.077      ;
; 46.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.945      ;
; 46.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.717      ;
; 46.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.670      ;
; 46.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 3.627      ;
; 46.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.489      ;
; 46.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 3.378      ;
; 47.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 3.168      ;
; 47.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.102      ;
; 47.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.893      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 92.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.913      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.883      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.592      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.412      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.412      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.412      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.412      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.412      ;
; 93.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.412      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.252      ;
; 93.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.209      ;
; 93.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.195      ;
; 93.802 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.824      ;
; 93.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.009      ;
; 93.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.009      ;
; 93.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.009      ;
; 93.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.009      ;
; 93.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.009      ;
; 93.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.009      ;
; 93.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.962      ;
; 93.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.973      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.487 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.152      ;
; 0.490 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.155      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.497 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.161      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.166      ;
; 0.502 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.159      ;
; 0.502 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.161      ;
; 0.504 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.168      ;
; 0.505 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.170      ;
; 0.506 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.163      ;
; 0.507 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.171      ;
; 0.507 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.166      ;
; 0.509 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.167      ;
; 0.510 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.168      ;
; 0.511 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.176      ;
; 0.511 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.169      ;
; 0.513 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.170      ;
; 0.514 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.179      ;
; 0.515 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.164      ;
; 0.516 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.174      ;
; 0.516 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.173      ;
; 0.519 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.184      ;
; 0.521 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.185      ;
; 0.522 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.171      ;
; 0.522 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.179      ;
; 0.523 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.180      ;
; 0.525 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.183      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.949      ;
; 94.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.955      ;
; 94.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.955      ;
; 94.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.955      ;
; 94.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.955      ;
; 95.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.649      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.564      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.564      ;
; 95.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.393      ;
; 95.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.393      ;
; 95.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.393      ;
; 95.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.393      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.375      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.375      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.375      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.375      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.375      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.375      ;
; 95.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.341      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.333      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.333      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.333      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.333      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.324      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.238      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.238      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.238      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.238      ;
; 96.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.682      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.495      ;
; 96.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.495      ;
; 96.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.495      ;
; 96.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.495      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.443      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.382      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.372      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.335      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.335      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.326      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.300      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.300      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.300      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.300      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.284      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.283      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.254      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.254      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.254      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.200      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.200      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.200      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.200      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.139      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.139      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.139      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.139      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
; 96.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.104      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.707      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.962      ;
; 1.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.081      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.206      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.246      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.246      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.246      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.246      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.246      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.246      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.323      ;
; 2.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.458      ;
; 2.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.475      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.534      ;
; 2.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.763      ;
; 2.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.763      ;
; 2.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.763      ;
; 2.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.763      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.820      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.837      ;
; 2.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.856      ;
; 2.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.856      ;
; 2.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.856      ;
; 2.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.856      ;
; 2.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.856      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
; 2.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.872      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_address_reg0                                             ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_we_reg                                                   ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_address_reg0                                            ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_we_reg                                                  ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_address_reg0                                            ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_we_reg                                                  ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_address_reg0                                             ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_we_reg                                                   ;
; 49.469 ; 49.704       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.469 ; 49.704       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                              ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                             ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_datain_reg0                                             ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_datain_reg0                                              ;
; 49.472 ; 49.707       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.474 ; 49.709       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.531 ; 49.751       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                 ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                 ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                 ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                             ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                          ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                          ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                          ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                          ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                          ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.103 ; 3.429 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.079 ; 7.956 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.152  ; 1.087  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.800 ; -0.889 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.388 ; 13.950 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.024 ; 11.594 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 70.42 MHz ; 70.42 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.900 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.400 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.503 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.272 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.319 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 7.426      ;
; 43.926 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 6.400      ;
; 43.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 6.391      ;
; 43.963 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 6.367      ;
; 44.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 6.100      ;
; 44.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.988      ;
; 44.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.919      ;
; 44.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.787      ;
; 44.703 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 5.633      ;
; 44.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.542      ;
; 44.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.529      ;
; 44.811 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 5.514      ;
; 44.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.404      ;
; 44.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.404      ;
; 44.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.334      ;
; 45.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.216      ;
; 45.156 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.164      ;
; 45.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 5.003      ;
; 45.381 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.936      ;
; 45.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.900      ;
; 45.687 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.630      ;
; 45.712 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.601      ;
; 45.804 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.523      ;
; 45.814 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.515      ;
; 45.914 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.399      ;
; 46.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.251      ;
; 46.126 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.187      ;
; 46.160 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.153      ;
; 46.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 4.001      ;
; 46.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.972      ;
; 46.342 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 3.987      ;
; 46.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 3.967      ;
; 46.390 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 3.937      ;
; 46.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.887      ;
; 46.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.771      ;
; 46.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.498      ;
; 46.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.474      ;
; 46.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 3.441      ;
; 46.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 3.315      ;
; 47.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 3.106      ;
; 47.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.934      ;
; 47.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.932      ;
; 47.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 2.717      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 92.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.588      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.380      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.275      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.987      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.987      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.987      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.987      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.987      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.987      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.966      ;
; 94.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.737      ;
; 94.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.737      ;
; 94.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.737      ;
; 94.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.737      ;
; 94.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.737      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.721      ;
; 94.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.688      ;
; 94.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.686      ;
; 94.271 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 5.406      ;
; 94.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.680      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.466 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.056      ;
; 0.466 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.056      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.064      ;
; 0.475 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.060      ;
; 0.478 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.062      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.070      ;
; 0.481 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.071      ;
; 0.481 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.064      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.482 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.072      ;
; 0.482 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.072      ;
; 0.484 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.068      ;
; 0.485 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.062      ;
; 0.487 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.069      ;
; 0.487 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.069      ;
; 0.487 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.070      ;
; 0.488 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.078      ;
; 0.488 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.071      ;
; 0.489 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.079      ;
; 0.489 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.073      ;
; 0.491 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.074      ;
; 0.492 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.069      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.084      ;
; 0.494 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.084      ;
; 0.494 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.762      ;
; 0.495 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.762      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.822      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.703      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.703      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.703      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.703      ;
; 95.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.435      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.344      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.344      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.183      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.183      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.183      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.183      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.153      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.153      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.153      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.153      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.153      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.153      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.119      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.114      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.114      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.114      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.114      ;
; 95.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.100      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.032      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.032      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.032      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.032      ;
; 96.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.482      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.313      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.313      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.313      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.298      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.298      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.298      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.298      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.244      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.196      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.196      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.196      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.196      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.189      ;
; 96.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.147      ;
; 96.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.147      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.143      ;
; 96.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.127      ;
; 96.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.127      ;
; 96.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.127      ;
; 96.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.127      ;
; 96.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.100      ;
; 96.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.100      ;
; 96.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.100      ;
; 96.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.070      ;
; 96.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.069      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.019      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.019      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.019      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.019      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.965      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.965      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.965      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.965      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.924      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.540      ;
; 1.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.769      ;
; 1.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.837      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.883      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.981      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.021      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.021      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.021      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.021      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.021      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.021      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.091      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.210      ;
; 1.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.221      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.278      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.483      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.483      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.483      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.483      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.531      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.550      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.566      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.566      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.566      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.566      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.566      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.591      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_address_reg0                                             ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_we_reg                                                   ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_address_reg0                                            ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_we_reg                                                  ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_address_reg0                                            ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_we_reg                                                  ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_address_reg0                                             ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_we_reg                                                   ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                              ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                             ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_datain_reg0                                             ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_datain_reg0                                              ;
; 49.324 ; 49.554       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.324 ; 49.554       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.325 ; 49.555       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.325 ; 49.555       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.413 ; 49.629       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                 ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                           ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                          ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                          ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.008 ; 3.523 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.980 ; 7.722 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.938  ; 0.811  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.977 ; -1.131 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.552 ; 12.896 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.234 ; 10.588 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.763 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.178 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.419 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.579 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.451 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.528      ;
; 47.324 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.975      ;
; 47.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.958      ;
; 47.349 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.944      ;
; 47.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.827      ;
; 47.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.816      ;
; 47.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.696      ;
; 47.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.659      ;
; 47.714 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.585      ;
; 47.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.557      ;
; 47.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.555      ;
; 47.741 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.553      ;
; 47.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.539      ;
; 47.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.526      ;
; 47.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.520      ;
; 47.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.423      ;
; 47.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.333      ;
; 47.969 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.319      ;
; 48.012 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.275      ;
; 48.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.278      ;
; 48.112 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.175      ;
; 48.171 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.121      ;
; 48.200 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.081      ;
; 48.209 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.085      ;
; 48.259 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.023      ;
; 48.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.977      ;
; 48.333 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.949      ;
; 48.353 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.928      ;
; 48.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.900      ;
; 48.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.869      ;
; 48.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.843      ;
; 48.446 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.846      ;
; 48.453 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.841      ;
; 48.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.777      ;
; 48.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.700      ;
; 48.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.649      ;
; 48.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.615      ;
; 48.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.610      ;
; 48.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.583      ;
; 48.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.416      ;
; 48.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.388      ;
; 48.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.360      ;
; 49.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.252      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.531      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.022      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.967      ;
; 97.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.800      ;
; 97.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.800      ;
; 97.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.800      ;
; 97.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.800      ;
; 97.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.800      ;
; 97.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.800      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.737      ;
; 97.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.704      ;
; 97.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.689      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                     ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.663      ;
; 97.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.659      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.470      ;
; 0.179 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.471      ;
; 0.182 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.473      ;
; 0.185 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.476      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.478      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.478      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.479      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                           ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.481      ;
; 0.191 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.482      ;
; 0.191 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.483      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.478      ;
; 0.194 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.486      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.480      ;
; 0.196 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.478      ;
; 0.196 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.481      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.481      ;
; 0.197 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.481      ;
; 0.197 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.481      ;
; 0.197 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.483      ;
; 0.198 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.482      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.481      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.484      ;
; 0.201 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.486      ;
; 0.202 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.494      ;
; 0.202 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_datain_reg0                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.495      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.496      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.490      ;
; 0.206 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.488      ;
; 0.206 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                     ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 0.872      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.224      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.224      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.224      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.224      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.158      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.112      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.112      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.048      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.048      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.048      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.048      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.048      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.048      ;
; 97.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.037      ;
; 97.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.019      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.977      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.977      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.977      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.977      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.944      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.944      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.944      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.944      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.899      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.899      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.899      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.899      ;
; 98.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.724      ;
; 98.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.634      ;
; 98.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.634      ;
; 98.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.634      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.586      ;
; 98.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.568      ;
; 98.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.568      ;
; 98.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.568      ;
; 98.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.568      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.546      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.549      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.549      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.549      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.549      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.545      ;
; 98.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.523      ;
; 98.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.523      ;
; 98.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.523      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.526      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.504      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.503      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.503      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.496      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.496      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.496      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.496      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.436      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.436      ;
; 98.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.436      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.442      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.442      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.442      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.431      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.819      ;
; 0.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.894      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.927      ;
; 0.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.948      ;
; 0.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.948      ;
; 0.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.948      ;
; 0.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.948      ;
; 0.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.948      ;
; 0.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.948      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.054      ;
; 0.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.058      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 0.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.101      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.161      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.161      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.161      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.161      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.201      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.221      ;
; 1.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.228      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.228      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_address_reg0                                             ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_we_reg                                                   ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_address_reg0                                            ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_we_reg                                                  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_address_reg0                                            ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_we_reg                                                  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_address_reg0                                             ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_we_reg                                                   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a0~portb_datain_reg0                                              ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a12~portb_datain_reg0                                             ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a13~portb_datain_reg0                                             ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1|ram_block3a7~portb_datain_reg0                                              ;
; 49.454 ; 49.684       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.454 ; 49.684       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.466 ; 49.682       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.341 ; 1.492 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.036 ; 3.446 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.712  ; 0.431  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.095 ; -0.391 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.445 ; 6.922 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.265 ; 5.741 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 42.445 ; 0.178 ; 48.245   ; 0.579   ; 49.319              ;
;  altera_reserved_tck ; 42.445 ; 0.178 ; 48.245   ; 0.579   ; 49.319              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.103 ; 3.523 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.079 ; 7.956 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.152  ; 1.087  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.095 ; -0.391 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.388 ; 13.950 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.265 ; 5.741 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; voice               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SIGNAL[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SYSTEM_CLOCK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; voice               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; voice               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED_SIGNAL[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED_SIGNAL[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; voice               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_SIGNAL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_SIGNAL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5455     ; 0        ; 61       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5455     ; 0        ; 61       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 207      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 207      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 11    ; 11   ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 41    ; 41   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Feb 27 12:35:03 2020
Info: Command: quartus_sta RVCore -c RVCore
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 140 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RVCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: DBGBeater:inst6|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst5 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst4 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst3 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst|6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DECODE_EXECUTE:inst22|74173:inst6|9 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: EXECUTE_MEMACCESS:inst41|74173:ins322t|6 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 42.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    42.445               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.245               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.413               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.468               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DBGBeater:inst6|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst5 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst4 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst3 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst|6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DECODE_EXECUTE:inst22|74173:inst6|9 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: EXECUTE_MEMACCESS:inst41|74173:ins322t|6 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 42.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    42.900               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.503               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.272               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.319               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DBGBeater:inst6|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst5 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SYSTEM_CLOCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst4 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DBGBeater:inst6|inst3 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst|6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DECODE_EXECUTE:inst22|74173:inst6|9 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1|6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: EXECUTE_MEMACCESS:inst41|74173:ins322t|6 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.763               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.419               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.579               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.451               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Thu Feb 27 12:35:07 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


