<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.04.12.21:35:46"
 outputDirectory="C:/Verilog-Projects/flipflop/clockslow/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC5C6F27C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <interface name="altclkctrl_input" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="inclk" direction="input" role="inclk" width="1" />
  </interface>
  <interface name="altclkctrl_output" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="outclk" direction="output" role="outclk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="clockslow:1.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1712943346,AUTO_UNIQUE_ID=(altclkctrl:20.1:CLOCK_TYPE=1,DEVICE_FAMILY=Cyclone V,ENA_REGISTER_MODE=1,GUI_USE_ENA=false,NUMBER_OF_CLOCKS=1,USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION=false)"
   instancePathKey="clockslow"
   kind="clockslow"
   version="1.0"
   name="clockslow">
  <parameter name="AUTO_GENERATION_ID" value="1712943346" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="C:/Verilog-Projects/flipflop/clockslow/synthesis/clockslow.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Verilog-Projects/flipflop/clockslow/synthesis/submodules/clockslow_altclkctrl_0.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Verilog-Projects/flipflop/clockslow.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="clockslow">queue size: 0 starting:clockslow "clockslow"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="clockslow"><![CDATA["<b>clockslow</b>" reuses <b>altclkctrl</b> "<b>submodules/clockslow_altclkctrl_0</b>"]]></message>
   <message level="Debug" culprit="clockslow">queue size: 0 starting:altclkctrl "submodules/clockslow_altclkctrl_0"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity clockslow_altclkctrl_0.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: C:/intelfpga_lite/20.1/quartus/bin64/.</message>
   <message level="Info" culprit="altclkctrl_0"><![CDATA["<b>clockslow</b>" instantiated <b>altclkctrl</b> "<b>altclkctrl_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altclkctrl:20.1:CLOCK_TYPE=1,DEVICE_FAMILY=Cyclone V,ENA_REGISTER_MODE=1,GUI_USE_ENA=false,NUMBER_OF_CLOCKS=1,USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION=false"
   instancePathKey="clockslow:.:altclkctrl_0"
   kind="altclkctrl"
   version="20.1"
   name="clockslow_altclkctrl_0">
  <parameter name="NUMBER_OF_CLOCKS" value="1" />
  <parameter name="USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION" value="false" />
  <parameter name="GUI_USE_ENA" value="false" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENA_REGISTER_MODE" value="1" />
  <parameter name="CLOCK_TYPE" value="1" />
  <generatedFiles>
   <file
       path="C:/Verilog-Projects/flipflop/clockslow/synthesis/submodules/clockslow_altclkctrl_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/megafunctions/altclkctrl/altclkctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="clockslow" as="altclkctrl_0" />
  <messages>
   <message level="Debug" culprit="clockslow">queue size: 0 starting:altclkctrl "submodules/clockslow_altclkctrl_0"</message>
   <message level="Info" culprit="altclkctrl_0">Generating top-level entity clockslow_altclkctrl_0.</message>
   <message level="Debug" culprit="altclkctrl_0">Current quartus bindir: C:/intelfpga_lite/20.1/quartus/bin64/.</message>
   <message level="Info" culprit="altclkctrl_0"><![CDATA["<b>clockslow</b>" instantiated <b>altclkctrl</b> "<b>altclkctrl_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
