Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  8 09:42:59 2024
| Host         : DESKTOP-IOGF5IK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ComputeModule_control_sets_placed.rpt
| Design       : ComputeModule
| Device       : xc7s25
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             991 |          174 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           16 |
| Yes          | No                    | No                     |            1839 |          509 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             154 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                                                                                         Enable Signal                                                                                        |                                                                                       Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  your_instance_name/inst/clk_out | dout_tdata[12]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                              |                7 |             13 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[3].del_ce/first_q |                                                                                                                                                                                              |                7 |             13 |
|  your_instance_name/inst/clk_out | A_squared[23]_i_2_n_0                                                                                                                                                                        | A_squared[23]_i_1_n_0                                                                                                                                                                        |                5 |             24 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_wr                                                                                                                             |                                                                                                                                                                                              |               14 |             56 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/p_16_in                                                                                                                               |                                                                                                                                                                                              |               13 |             56 |
|  your_instance_name/inst/clk_out |                                                                                                                                                                                              | divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |               16 |             58 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/p_30_in                                                                                                                               |                                                                                                                                                                                              |               18 |             64 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                                                                             |                                                                                                                                                                                              |               23 |             64 |
|  your_instance_name/inst/clk_out | p                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                   |               28 |            130 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                              |              132 |            600 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                              |              295 |            973 |
|  your_instance_name/inst/clk_out |                                                                                                                                                                                              |                                                                                                                                                                                              |              174 |            994 |
+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


