<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element board
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element global_reset
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element rr_arb
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element system
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element system
   {
      datum _originalDeviceFamily
      {
         value = "Unknown";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="10AX115U3F45E2SGE3" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="board_clk_200" internal="board.clk_200" />
 <interface name="ci0" internal="board.ci0" type="conduit" dir="end" />
 <interface name="clk_200" internal="board.psl_clk" type="clock" dir="end" />
 <interface name="clk_400" internal="board.clk_400" type="clock" dir="end" />
 <interface name="config_clk" internal="board.config_clk" />
 <interface name="ddr3a" internal="board.ddr3a" />
 <interface name="ddr3a_mem_oct" internal="board.octa" />
 <interface name="ddr3a_pll_ref" internal="board.ddr3a_pll_ref" />
 <interface name="ddr3b" internal="board.ddr3b" />
 <interface name="ddr3b_mem_oct" internal="board.octb" />
 <interface name="ddr3b_pll_ref" internal="board.ddr3b_pll_ref" />
 <interface
   name="global_reset"
   internal="global_reset.in_reset"
   type="reset"
   dir="end" />
 <interface name="kernel_pll_refclk" internal="board.kernel_pll_refclk" />
 <interface name="kernelpll_refclk" internal="board.kernelpll_refclk" />
 <interface name="pcie" internal="board.pcie_hip_serial" />
 <interface name="pcie_npor" internal="board.pcie_npor" />
 <interface name="pcie_npor_out" internal="board.pcie_npor_out" />
 <interface name="pcie_nreset_status" internal="board.pcie_nreset_status" />
 <interface name="pcie_refclk" internal="board.pcie_refclk" />
 <interface name="psl" internal="board.psl" />
 <module name="board" kind="board" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_400_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_400_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_400_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE" value="10AX115U3F45E2SGE3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_KERNEL_CRA_ADDRESS_MAP" value="" />
  <parameter name="AUTO_KERNEL_CRA_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_KERNEL_IRQ_INTERRUPTS_USED" value="0" />
  <parameter name="AUTO_PSL_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_PSL_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_PSL_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_UNIQUE_ID" value="system_board" />
 </module>
 <module
   name="global_reset"
   kind="altera_reset_bridge"
   version="15.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module name="rr_arb" kind="rr_arb" version="1.0" enabled="1" />
 <connection
   kind="avalon"
   version="15.1"
   start="rr_arb.avalon_master"
   end="board.qpi_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="15.1"
   start="board.kernel_clk"
   end="rr_arb.clock" />
 <connection
   kind="reset"
   version="15.1"
   start="board.kernel_reset"
   end="rr_arb.reset" />
 <connection
   kind="reset"
   version="15.1"
   start="global_reset.out_reset"
   end="board.global_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
