[INF:CM0023] Creating log file ../../build/regression/GenNet/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<238> s<237> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<53> s<2> l<1:1> el<1:7>
n<prim_subreg_arb> u<2> t<StringConst> p<53> s<29> l<1:8> el<1:23>
n<> u<3> t<IntegerAtomType_Int> p<4> l<2:13> el<2:16>
n<> u<4> t<Data_type> p<5> c<3> l<2:13> el<2:16>
n<> u<5> t<Data_type_or_implicit> p<15> c<4> s<14> l<2:13> el<2:16>
n<DW> u<6> t<StringConst> p<13> s<12> l<2:17> el<2:19>
n<32> u<7> t<IntConst> p<8> l<2:28> el<2:30>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:28> el<2:30>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:28> el<2:30>
n<> u<10> t<Constant_expression> p<11> c<9> l<2:28> el<2:30>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:28> el<2:30>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:28> el<2:30>
n<> u<13> t<Param_assignment> p<14> c<6> l<2:17> el<2:30>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<2:17> el<2:30>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:3> el<2:30>
n<> u<16> t<Parameter_port_declaration> p<29> c<15> s<28> l<2:3> el<2:30>
n<> u<17> t<Data_type_or_implicit> p<27> s<26> l<3:17> el<3:17>
n<SWACCESS> u<18> t<StringConst> p<25> s<24> l<3:17> el<3:25>
n<"RW"> u<19> t<StringLiteral> p<20> l<3:28> el<3:32>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:28> el<3:32>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:28> el<3:32>
n<> u<22> t<Constant_expression> p<23> c<21> l<3:28> el<3:32>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:28> el<3:32>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:28> el<3:32>
n<> u<25> t<Param_assignment> p<26> c<18> l<3:17> el<3:32>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3:17> el<3:32>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<3:3> el<3:32>
n<> u<28> t<Parameter_port_declaration> p<29> c<27> l<3:3> el<3:32>
n<> u<29> t<Parameter_port_list> p<53> c<16> s<52> l<1:24> el<4:2>
n<> u<30> t<PortDir_Inp> p<49> s<48> l<5:3> el<5:8>
n<DW> u<31> t<StringConst> p<32> l<5:10> el<5:12>
n<> u<32> t<Primary_literal> p<33> c<31> l<5:10> el<5:12>
n<> u<33> t<Constant_primary> p<34> c<32> l<5:10> el<5:12>
n<> u<34> t<Constant_expression> p<40> c<33> s<39> l<5:10> el<5:12>
n<1> u<35> t<IntConst> p<36> l<5:13> el<5:14>
n<> u<36> t<Primary_literal> p<37> c<35> l<5:13> el<5:14>
n<> u<37> t<Constant_primary> p<38> c<36> l<5:13> el<5:14>
n<> u<38> t<Constant_expression> p<40> c<37> l<5:13> el<5:14>
n<> u<39> t<BinOp_Minus> p<40> s<38> l<5:12> el<5:13>
n<> u<40> t<Constant_expression> p<45> c<34> s<44> l<5:10> el<5:14>
n<0> u<41> t<IntConst> p<42> l<5:15> el<5:16>
n<> u<42> t<Primary_literal> p<43> c<41> l<5:15> el<5:16>
n<> u<43> t<Constant_primary> p<44> c<42> l<5:15> el<5:16>
n<> u<44> t<Constant_expression> p<45> c<43> l<5:15> el<5:16>
n<> u<45> t<Constant_range> p<46> c<40> l<5:10> el<5:16>
n<> u<46> t<Packed_dimension> p<47> c<45> l<5:9> el<5:17>
n<> u<47> t<Data_type_or_implicit> p<48> c<46> l<5:9> el<5:17>
n<> u<48> t<Net_port_type> p<49> c<47> l<5:9> el<5:17>
n<> u<49> t<Net_port_header> p<51> c<30> s<50> l<5:3> el<5:17>
n<q> u<50> t<StringConst> p<51> l<5:18> el<5:19>
n<> u<51> t<Ansi_port_declaration> p<52> c<49> l<5:3> el<5:19>
n<> u<52> t<List_of_port_declarations> p<53> c<51> l<4:3> el<6:2>
n<> u<53> t<Module_ansi_header> p<200> c<1> s<199> l<1:1> el<6:3>
n<SWACCESS> u<54> t<StringConst> p<55> l<8:8> el<8:16>
n<> u<55> t<Primary_literal> p<56> c<54> l<8:8> el<8:16>
n<> u<56> t<Constant_primary> p<57> c<55> l<8:8> el<8:16>
n<> u<57> t<Constant_expression> p<63> c<56> s<62> l<8:8> el<8:16>
n<"RW"> u<58> t<StringLiteral> p<59> l<8:20> el<8:24>
n<> u<59> t<Primary_literal> p<60> c<58> l<8:20> el<8:24>
n<> u<60> t<Constant_primary> p<61> c<59> l<8:20> el<8:24>
n<> u<61> t<Constant_expression> p<63> c<60> l<8:20> el<8:24>
n<> u<62> t<BinOp_Equiv> p<63> s<61> l<8:17> el<8:19>
n<> u<63> t<Constant_expression> p<64> c<57> l<8:8> el<8:24>
n<> u<64> t<Constant_primary> p<65> c<63> l<8:7> el<8:25>
n<> u<65> t<Constant_expression> p<79> c<64> s<78> l<8:7> el<8:25>
n<SWACCESS> u<66> t<StringConst> p<67> l<8:30> el<8:38>
n<> u<67> t<Primary_literal> p<68> c<66> l<8:30> el<8:38>
n<> u<68> t<Constant_primary> p<69> c<67> l<8:30> el<8:38>
n<> u<69> t<Constant_expression> p<75> c<68> s<74> l<8:30> el<8:38>
n<"WO"> u<70> t<StringLiteral> p<71> l<8:42> el<8:46>
n<> u<71> t<Primary_literal> p<72> c<70> l<8:42> el<8:46>
n<> u<72> t<Constant_primary> p<73> c<71> l<8:42> el<8:46>
n<> u<73> t<Constant_expression> p<75> c<72> l<8:42> el<8:46>
n<> u<74> t<BinOp_Equiv> p<75> s<73> l<8:39> el<8:41>
n<> u<75> t<Constant_expression> p<76> c<69> l<8:30> el<8:46>
n<> u<76> t<Constant_primary> p<77> c<75> l<8:29> el<8:47>
n<> u<77> t<Constant_expression> p<79> c<76> l<8:29> el<8:47>
n<> u<78> t<BinOp_LogicOr> p<79> s<77> l<8:26> el<8:28>
n<> u<79> t<Constant_expression> p<195> c<65> s<127> l<8:7> el<8:47>
n<gen_w> u<80> t<StringConst> p<127> s<109> l<8:57> el<8:62>
n<> u<81> t<IntVec_TypeLogic> p<98> s<97> l<9:5> el<9:10>
n<DW> u<82> t<StringConst> p<83> l<9:12> el<9:14>
n<> u<83> t<Primary_literal> p<84> c<82> l<9:12> el<9:14>
n<> u<84> t<Constant_primary> p<85> c<83> l<9:12> el<9:14>
n<> u<85> t<Constant_expression> p<91> c<84> s<90> l<9:12> el<9:14>
n<1> u<86> t<IntConst> p<87> l<9:15> el<9:16>
n<> u<87> t<Primary_literal> p<88> c<86> l<9:15> el<9:16>
n<> u<88> t<Constant_primary> p<89> c<87> l<9:15> el<9:16>
n<> u<89> t<Constant_expression> p<91> c<88> l<9:15> el<9:16>
n<> u<90> t<BinOp_Minus> p<91> s<89> l<9:14> el<9:15>
n<> u<91> t<Constant_expression> p<96> c<85> s<95> l<9:12> el<9:16>
n<0> u<92> t<IntConst> p<93> l<9:17> el<9:18>
n<> u<93> t<Primary_literal> p<94> c<92> l<9:17> el<9:18>
n<> u<94> t<Constant_primary> p<95> c<93> l<9:17> el<9:18>
n<> u<95> t<Constant_expression> p<96> c<94> l<9:17> el<9:18>
n<> u<96> t<Constant_range> p<97> c<91> l<9:12> el<9:18>
n<> u<97> t<Packed_dimension> p<98> c<96> l<9:11> el<9:19>
n<> u<98> t<Data_type> p<102> c<81> s<101> l<9:5> el<9:19>
n<unused_q_wo> u<99> t<StringConst> p<100> l<9:20> el<9:31>
n<> u<100> t<Variable_decl_assignment> p<101> c<99> l<9:20> el<9:31>
n<> u<101> t<List_of_variable_decl_assignments> p<102> c<100> l<9:20> el<9:31>
n<> u<102> t<Variable_declaration> p<103> c<98> l<9:5> el<9:32>
n<> u<103> t<Data_declaration> p<104> c<102> l<9:5> el<9:32>
n<> u<104> t<Package_or_generate_item_declaration> p<105> c<103> l<9:5> el<9:32>
n<> u<105> t<Module_or_generate_item_declaration> p<106> c<104> l<9:5> el<9:32>
n<> u<106> t<Module_common_item> p<107> c<105> l<9:5> el<9:32>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<9:5> el<9:32>
n<> u<108> t<Generate_item> p<109> c<107> l<9:5> el<9:32>
n<> u<109> t<Generate_block> p<127> c<108> s<125> l<9:5> el<9:32>
n<unused_q_wo> u<110> t<StringConst> p<111> l<10:12> el<10:23>
n<> u<111> t<Ps_or_hierarchical_identifier> p<114> c<110> s<113> l<10:12> el<10:23>
n<> u<112> t<Constant_bit_select> p<113> l<10:24> el<10:24>
n<> u<113> t<Constant_select> p<114> c<112> l<10:24> el<10:24>
n<> u<114> t<Net_lvalue> p<119> c<111> s<118> l<10:12> el<10:23>
n<q> u<115> t<StringConst> p<116> l<10:26> el<10:27>
n<> u<116> t<Primary_literal> p<117> c<115> l<10:26> el<10:27>
n<> u<117> t<Primary> p<118> c<116> l<10:26> el<10:27>
n<> u<118> t<Expression> p<119> c<117> l<10:26> el<10:27>
n<> u<119> t<Net_assignment> p<120> c<114> l<10:12> el<10:27>
n<> u<120> t<List_of_net_assignments> p<121> c<119> l<10:12> el<10:27>
n<> u<121> t<Continuous_assign> p<122> c<120> l<10:5> el<10:28>
n<> u<122> t<Module_common_item> p<123> c<121> l<10:5> el<10:28>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<10:5> el<10:28>
n<> u<124> t<Generate_item> p<125> c<123> l<10:5> el<10:28>
n<> u<125> t<Generate_block> p<127> c<124> s<126> l<10:5> el<10:28>
n<> u<126> t<End> p<127> l<11:3> el<11:6>
n<> u<127> t<Generate_block> p<195> c<80> s<194> l<8:49> el<11:6>
n<SWACCESS> u<128> t<StringConst> p<129> l<11:16> el<11:24>
n<> u<129> t<Primary_literal> p<130> c<128> l<11:16> el<11:24>
n<> u<130> t<Constant_primary> p<131> c<129> l<11:16> el<11:24>
n<> u<131> t<Constant_expression> p<137> c<130> s<136> l<11:16> el<11:24>
n<"RO"> u<132> t<StringLiteral> p<133> l<11:28> el<11:32>
n<> u<133> t<Primary_literal> p<134> c<132> l<11:28> el<11:32>
n<> u<134> t<Constant_primary> p<135> c<133> l<11:28> el<11:32>
n<> u<135> t<Constant_expression> p<137> c<134> l<11:28> el<11:32>
n<> u<136> t<BinOp_Equiv> p<137> s<135> l<11:25> el<11:27>
n<> u<137> t<Constant_expression> p<187> c<131> s<185> l<11:16> el<11:32>
n<gen_ro> u<138> t<StringConst> p<185> s<167> l<11:42> el<11:48>
n<> u<139> t<IntVec_TypeLogic> p<156> s<155> l<12:5> el<12:10>
n<DW> u<140> t<StringConst> p<141> l<12:12> el<12:14>
n<> u<141> t<Primary_literal> p<142> c<140> l<12:12> el<12:14>
n<> u<142> t<Constant_primary> p<143> c<141> l<12:12> el<12:14>
n<> u<143> t<Constant_expression> p<149> c<142> s<148> l<12:12> el<12:14>
n<1> u<144> t<IntConst> p<145> l<12:15> el<12:16>
n<> u<145> t<Primary_literal> p<146> c<144> l<12:15> el<12:16>
n<> u<146> t<Constant_primary> p<147> c<145> l<12:15> el<12:16>
n<> u<147> t<Constant_expression> p<149> c<146> l<12:15> el<12:16>
n<> u<148> t<BinOp_Minus> p<149> s<147> l<12:14> el<12:15>
n<> u<149> t<Constant_expression> p<154> c<143> s<153> l<12:12> el<12:16>
n<0> u<150> t<IntConst> p<151> l<12:17> el<12:18>
n<> u<151> t<Primary_literal> p<152> c<150> l<12:17> el<12:18>
n<> u<152> t<Constant_primary> p<153> c<151> l<12:17> el<12:18>
n<> u<153> t<Constant_expression> p<154> c<152> l<12:17> el<12:18>
n<> u<154> t<Constant_range> p<155> c<149> l<12:12> el<12:18>
n<> u<155> t<Packed_dimension> p<156> c<154> l<12:11> el<12:19>
n<> u<156> t<Data_type> p<160> c<139> s<159> l<12:5> el<12:19>
n<unused_q_ro> u<157> t<StringConst> p<158> l<12:20> el<12:31>
n<> u<158> t<Variable_decl_assignment> p<159> c<157> l<12:20> el<12:31>
n<> u<159> t<List_of_variable_decl_assignments> p<160> c<158> l<12:20> el<12:31>
n<> u<160> t<Variable_declaration> p<161> c<156> l<12:5> el<12:32>
n<> u<161> t<Data_declaration> p<162> c<160> l<12:5> el<12:32>
n<> u<162> t<Package_or_generate_item_declaration> p<163> c<161> l<12:5> el<12:32>
n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<12:5> el<12:32>
n<> u<164> t<Module_common_item> p<165> c<163> l<12:5> el<12:32>
n<> u<165> t<Module_or_generate_item> p<166> c<164> l<12:5> el<12:32>
n<> u<166> t<Generate_item> p<167> c<165> l<12:5> el<12:32>
n<> u<167> t<Generate_block> p<185> c<166> s<183> l<12:5> el<12:32>
n<unused_q_ro> u<168> t<StringConst> p<169> l<13:12> el<13:23>
n<> u<169> t<Ps_or_hierarchical_identifier> p<172> c<168> s<171> l<13:12> el<13:23>
n<> u<170> t<Constant_bit_select> p<171> l<13:25> el<13:25>
n<> u<171> t<Constant_select> p<172> c<170> l<13:25> el<13:25>
n<> u<172> t<Net_lvalue> p<177> c<169> s<176> l<13:12> el<13:23>
n<q> u<173> t<StringConst> p<174> l<13:27> el<13:28>
n<> u<174> t<Primary_literal> p<175> c<173> l<13:27> el<13:28>
n<> u<175> t<Primary> p<176> c<174> l<13:27> el<13:28>
n<> u<176> t<Expression> p<177> c<175> l<13:27> el<13:28>
n<> u<177> t<Net_assignment> p<178> c<172> l<13:12> el<13:28>
n<> u<178> t<List_of_net_assignments> p<179> c<177> l<13:12> el<13:28>
n<> u<179> t<Continuous_assign> p<180> c<178> l<13:5> el<13:29>
n<> u<180> t<Module_common_item> p<181> c<179> l<13:5> el<13:29>
n<> u<181> t<Module_or_generate_item> p<182> c<180> l<13:5> el<13:29>
n<> u<182> t<Generate_item> p<183> c<181> l<13:5> el<13:29>
n<> u<183> t<Generate_block> p<185> c<182> s<184> l<13:5> el<13:29>
n<> u<184> t<End> p<185> l<14:3> el<14:6>
n<> u<185> t<Generate_block> p<187> c<138> l<11:34> el<14:6>
n<> u<186> t<IF> p<187> s<137> l<11:12> el<11:14>
n<> u<187> t<If_generate_construct> p<188> c<186> l<11:12> el<14:6>
n<> u<188> t<Conditional_generate_construct> p<189> c<187> l<11:12> el<14:6>
n<> u<189> t<Module_common_item> p<190> c<188> l<11:12> el<14:6>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<11:12> el<14:6>
n<> u<191> t<Generate_item> p<192> c<190> l<11:12> el<14:6>
n<> u<192> t<Generate_block> p<195> c<191> l<11:12> el<14:6>
n<> u<193> t<IF> p<195> s<79> l<8:3> el<8:5>
n<> u<194> t<Else> p<195> s<192> l<11:7> el<11:11>
n<> u<195> t<If_generate_construct> p<196> c<193> l<8:3> el<14:6>
n<> u<196> t<Conditional_generate_construct> p<197> c<195> l<8:3> el<14:6>
n<> u<197> t<Module_common_item> p<198> c<196> l<8:3> el<14:6>
n<> u<198> t<Module_or_generate_item> p<199> c<197> l<8:3> el<14:6>
n<> u<199> t<Non_port_module_item> p<200> c<198> l<8:3> el<14:6>
n<> u<200> t<Module_declaration> p<201> c<53> l<1:1> el<15:10>
n<> u<201> t<Description> p<237> c<200> s<236> l<1:1> el<15:10>
n<> u<202> t<Module_keyword> p<206> s<203> l<17:1> el<17:7>
n<dut> u<203> t<StringConst> p<206> s<205> l<17:8> el<17:11>
n<> u<204> t<Port> p<205> l<17:13> el<17:13>
n<> u<205> t<List_of_ports> p<206> c<204> l<17:12> el<17:14>
n<> u<206> t<Module_nonansi_header> p<235> c<202> s<234> l<17:1> el<17:15>
n<prim_subreg_arb> u<207> t<StringConst> p<231> s<225> l<19:2> el<19:17>
n<DW> u<208> t<StringConst> p<215> s<214> l<20:4> el<20:6>
n<32> u<209> t<IntConst> p<210> l<20:7> el<20:9>
n<> u<210> t<Primary_literal> p<211> c<209> l<20:7> el<20:9>
n<> u<211> t<Primary> p<212> c<210> l<20:7> el<20:9>
n<> u<212> t<Expression> p<213> c<211> l<20:7> el<20:9>
n<> u<213> t<Mintypmax_expression> p<214> c<212> l<20:7> el<20:9>
n<> u<214> t<Param_expression> p<215> c<213> l<20:7> el<20:9>
n<> u<215> t<Named_parameter_assignment> p<224> c<208> s<223> l<20:3> el<20:10>
n<SWACCESS> u<216> t<StringConst> p<223> s<222> l<21:4> el<21:12>
n<"RO"> u<217> t<StringLiteral> p<218> l<21:13> el<21:17>
n<> u<218> t<Primary_literal> p<219> c<217> l<21:13> el<21:17>
n<> u<219> t<Primary> p<220> c<218> l<21:13> el<21:17>
n<> u<220> t<Expression> p<221> c<219> l<21:13> el<21:17>
n<> u<221> t<Mintypmax_expression> p<222> c<220> l<21:13> el<21:17>
n<> u<222> t<Param_expression> p<223> c<221> l<21:13> el<21:17>
n<> u<223> t<Named_parameter_assignment> p<224> c<216> l<21:3> el<21:18>
n<> u<224> t<List_of_parameter_assignments> p<225> c<215> l<20:3> el<21:18>
n<> u<225> t<Parameter_value_assignment> p<231> c<224> s<230> l<19:18> el<22:3>
n<m1> u<226> t<StringConst> p<227> l<22:4> el<22:6>
n<> u<227> t<Name_of_instance> p<230> c<226> s<229> l<22:4> el<22:6>
n<> u<228> t<Ordered_port_connection> p<229> l<22:7> el<22:7>
n<> u<229> t<List_of_port_connections> p<230> c<228> l<22:7> el<22:7>
n<> u<230> t<Hierarchical_instance> p<231> c<227> l<22:4> el<22:8>
n<> u<231> t<Module_instantiation> p<232> c<207> l<19:2> el<22:9>
n<> u<232> t<Module_or_generate_item> p<233> c<231> l<19:2> el<22:9>
n<> u<233> t<Non_port_module_item> p<234> c<232> l<19:2> el<22:9>
n<> u<234> t<Module_item> p<235> c<233> l<19:2> el<22:9>
n<> u<235> t<Module_declaration> p<236> c<206> l<17:1> el<23:10>
n<> u<236> t<Description> p<237> c<235> l<17:1> el<23:10>
n<> u<237> t<Source_text> p<238> c<201> l<1:1> el<23:10>
n<> u<238> t<Top_level_rule> l<1:1> el<24:1>
[WRN:PA0205] dut.sv:1: No timescale set for "prim_subreg_arb".

[WRN:PA0205] dut.sv:17: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:17: Compile module "work@dut".

[INF:CP0303] dut.sv:1: Compile module "work@prim_subreg_arb".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:12: Compile generate block "work@dut.m1.gen_ro".

[NTE:EL0503] dut.sv:17: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/GenNet/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/GenNet/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/GenNet/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:17:1: , endln:23:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiDefName:work@dut
|uhdmallModules:
\_module: work@prim_subreg_arb (work@prim_subreg_arb) dut.sv:1:1: , endln:15:10, parent:work@dut
  |vpiFullName:work@prim_subreg_arb
  |vpiParameter:
  \_parameter: (work@prim_subreg_arb.DW), line:2:17, endln:2:19, parent:work@prim_subreg_arb
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:2:13, endln:2:16, parent:work@prim_subreg_arb.DW
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:DW
    |vpiFullName:work@prim_subreg_arb.DW
  |vpiParameter:
  \_parameter: (work@prim_subreg_arb.SWACCESS), line:3:17, endln:3:25, parent:work@prim_subreg_arb
    |STRING:RW
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:SWACCESS
    |vpiFullName:work@prim_subreg_arb.SWACCESS
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:30, parent:work@prim_subreg_arb
    |vpiRhs:
    \_constant: , line:2:28, endln:2:30
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:work@prim_subreg_arb.DW
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_subreg_arb.DW), line:2:17, endln:2:19, parent:work@prim_subreg_arb
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:32, parent:work@prim_subreg_arb
    |vpiRhs:
    \_constant: , line:3:28, endln:3:32
      |vpiDecompile:RW
      |vpiSize:2
      |STRING:RW
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@prim_subreg_arb.SWACCESS), line:3:17, endln:3:25, parent:work@prim_subreg_arb
  |vpiDefName:work@prim_subreg_arb
  |vpiNet:
  \_logic_net: (work@prim_subreg_arb.q), line:5:18, endln:5:19, parent:work@prim_subreg_arb
    |vpiName:q
    |vpiFullName:work@prim_subreg_arb.q
  |vpiPort:
  \_port: (q), line:5:18, endln:5:19, parent:work@prim_subreg_arb
    |vpiName:q
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_subreg_arb.q), line:5:18, endln:5:19, parent:work@prim_subreg_arb
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:17:1: , endln:23:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@prim_subreg_arb (work@dut.m1) dut.sv:19:2: , endln:22:9, parent:work@dut
    |vpiName:m1
    |vpiFullName:work@dut.m1
    |vpiParameter:
    \_parameter: (work@dut.m1.DW), line:2:17, endln:2:19, parent:work@dut.m1
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:work@dut.m1.DW
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:DW
      |vpiFullName:work@dut.m1.DW
    |vpiParameter:
    \_parameter: (work@dut.m1.SWACCESS), line:3:17, endln:3:25, parent:work@dut.m1
      |STRING:RW
      |vpiTypespec:
      \_string_typespec: , parent:work@dut.m1.SWACCESS
      |vpiName:SWACCESS
      |vpiFullName:work@dut.m1.SWACCESS
    |vpiParamAssign:
    \_param_assign: , line:2:17, endln:2:30, parent:work@dut.m1
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:28, endln:2:30
        |vpiDecompile:32
        |vpiSize:32
        |UINT:32
        |vpiTypespec:
        \_int_typespec: , line:2:13, endln:2:16, parent:work@prim_subreg_arb.DW
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.m1.DW), line:2:17, endln:2:19, parent:work@dut.m1
    |vpiParamAssign:
    \_param_assign: , line:3:17, endln:3:32, parent:work@dut.m1
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3:28, endln:3:32
        |vpiDecompile:RO
        |vpiSize:2
        |STRING:RO
        |vpiTypespec:
        \_string_typespec: 
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@dut.m1.SWACCESS), line:3:17, endln:3:25, parent:work@dut.m1
    |vpiDefName:work@prim_subreg_arb
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19, parent:work@dut.m1
      |vpiTypespec:
      \_logic_typespec: , line:5:9, endln:5:17
        |vpiRange:
        \_range: , line:5:10, endln:5:16
          |vpiLeftRange:
          \_constant: , line:5:10, endln:5:12
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:5:15, endln:5:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:q
      |vpiFullName:work@dut.m1.q
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:17:1: , endln:23:10
    |vpiPort:
    \_port: (q), line:5:18, endln:5:19, parent:work@dut.m1
      |vpiName:q
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@dut.m1.q), line:5:18, endln:5:19, parent:q
        |vpiName:q
        |vpiFullName:work@dut.m1.q
        |vpiActual:
        \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19, parent:work@dut.m1
      |vpiTypedef:
      \_logic_typespec: , line:5:9, endln:5:17
        |vpiRange:
        \_range: , line:5:10, endln:5:16, parent:q
          |vpiLeftRange:
          \_constant: , line:5:10, endln:5:12
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:5:15, endln:5:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@prim_subreg_arb (work@dut.m1) dut.sv:19:2: , endln:22:9, parent:work@dut
    |vpiGenScopeArray:
    \_gen_scope_array: (work@dut.m1.gen_ro), line:12:5, endln:12:32, parent:work@dut.m1
      |vpiName:gen_ro
      |vpiFullName:work@dut.m1.gen_ro
      |vpiGenScope:
      \_gen_scope: (work@dut.m1.gen_ro), parent:work@dut.m1.gen_ro
        |vpiFullName:work@dut.m1.gen_ro
        |vpiVariables:
        \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31, parent:work@dut.m1.gen_ro
          |vpiTypespec:
          \_logic_typespec: , line:12:5, endln:12:10
            |vpiRange:
            \_range: , line:12:12, endln:12:18
              |vpiLeftRange:
              \_constant: , line:12:12, endln:12:14
                |vpiDecompile:31
                |vpiSize:64
                |INT:31
                |vpiConstType:7
              |vpiRightRange:
              \_constant: , line:12:17, endln:12:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiName:unused_q_ro
          |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
          |vpiVisibility:1
          |vpiRange:
          \_range: , line:12:12, endln:12:18, parent:work@dut.m1.gen_ro.unused_q_ro
            |vpiLeftRange:
            \_constant: , line:12:12, endln:12:14
              |vpiDecompile:31
              |vpiSize:64
              |INT:31
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:12:17, endln:12:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiContAssign:
        \_cont_assign: , line:13:12, endln:13:28, parent:work@dut.m1.gen_ro
          |vpiRhs:
          \_ref_obj: (work@dut.m1.gen_ro.q), line:13:27, endln:13:28
            |vpiName:q
            |vpiFullName:work@dut.m1.gen_ro.q
            |vpiActual:
            \_logic_net: (work@dut.m1.q), line:5:18, endln:5:19, parent:work@dut.m1
          |vpiLhs:
          \_ref_obj: (work@dut.m1.gen_ro.unused_q_ro), line:13:12, endln:13:23
            |vpiName:unused_q_ro
            |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
            |vpiActual:
            \_logic_var: (work@dut.m1.gen_ro.unused_q_ro), line:12:20, endln:12:31, parent:work@dut.m1.gen_ro
              |vpiTypespec:
              \_logic_typespec: , line:12:5, endln:12:10
              |vpiName:unused_q_ro
              |vpiFullName:work@dut.m1.gen_ro.unused_q_ro
              |vpiVisibility:1
              |vpiRange:
              \_range: , line:12:12, endln:12:18
                |vpiLeftRange:
                \_constant: , line:12:12, endln:12:14
                |vpiRightRange:
                \_constant: , line:12:17, endln:12:18
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenNet/dut.sv | ${SURELOG_DIR}/build/regression/GenNet/roundtrip/dut_000.sv | 16 | 23 | 

