<stg><name>GradientGen</name>


<trans_list>

<trans id="206" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="14" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph213:3 %image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h

]]></Node>
<StgValue><ssdm name="image_h_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph213:4 %image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w

]]></Node>
<StgValue><ssdm name="image_w_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph213:5 %add = add i32 %image_h_read, i32 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph213:6 %add18 = add i32 %image_w_read, i32 1

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph213:7 %cast = zext i32 %add

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph213:8 %cast1 = zext i32 %add18

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph213:9 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph213:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_GY_V_last_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_keep_V, i8 %stream_out_GY_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph213:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_GX_V_last_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_keep_V, i8 %stream_out_GX_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph213:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_keep_V, i8 %stream_in_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph213:9 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph213:10 %br_ln32 = br void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64 0, void %.lr.ph213, i64 %add_ln32, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %h = phi i31 0, void %.lr.ph213, i31 %select_ln32_5, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2 %w = phi i12 0, void %.lr.ph213, i12 %add_ln33, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln32 = add i64 %indvar_flatten, i64 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="31">
<![CDATA[
:4 %zext_ln32_1 = zext i31 %h

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %slt = icmp_slt  i32 %zext_ln32_1, i32 %image_h_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %rev52 = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev52"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %h, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8 %icmp = icmp_ne  i30 %tmp, i30 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %notrhs = icmp_slt  i32 %zext_ln32_1, i32 %image_h_read

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10 %notlhs1 = icmp_ne  i31 %h, i31 0

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %slt53 = icmp_slt  i32 %image_h_read, i32 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="slt53"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %rev54 = xor i1 %slt53, i1 1

]]></Node>
<StgValue><ssdm name="rev54"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln86 = and i1 %rev54, i1 %notlhs1

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="12">
<![CDATA[
:14 %zext_ln33_1 = zext i12 %w

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %icmp_ln33 = icmp_eq  i32 %zext_ln33_1, i32 %add18

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %icmp_ln32 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln32 = br i1 %icmp_ln32, void %._crit_edge.loopexit, void %._crit_edge214.loopexit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:0 %add_ln32_1 = add i31 %h, i31 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge.loopexit:1 %zext_ln32 = zext i31 %add_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.loopexit:3 %select_ln32 = select i1 %icmp_ln33, i12 0, i12 %w

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %slt59 = icmp_slt  i32 %zext_ln32, i32 %image_h_read

]]></Node>
<StgValue><ssdm name="slt59"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:5 %rev60 = xor i1 %slt59, i1 1

]]></Node>
<StgValue><ssdm name="rev60"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:6 %select_ln32_1 = select i1 %icmp_ln33, i1 %rev60, i1 %rev52

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:7 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln32_1, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:8 %icmp46 = icmp_ne  i30 %tmp_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp46"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:9 %select_ln32_2 = select i1 %icmp_ln33, i1 %icmp46, i1 %icmp

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:10 %notrhs_mid1 = icmp_slt  i32 %zext_ln32, i32 %image_h_read

]]></Node>
<StgValue><ssdm name="notrhs_mid1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:11 %select_ln32_3 = select i1 %icmp_ln33, i1 %notrhs_mid1, i1 %notrhs

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:12 %notlhs1_mid1 = icmp_ne  i31 %add_ln32_1, i31 0

]]></Node>
<StgValue><ssdm name="notlhs1_mid1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:13 %slt61 = icmp_slt  i32 %image_h_read, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="slt61"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:14 %rev62 = xor i1 %slt61, i1 1

]]></Node>
<StgValue><ssdm name="rev62"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:15 %and_ln86_3 = and i1 %rev62, i1 %notlhs1_mid1

]]></Node>
<StgValue><ssdm name="and_ln86_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:16 %select_ln32_4 = select i1 %icmp_ln33, i1 %and_ln86_3, i1 %and_ln86

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:17 %zext_ln32_2 = zext i12 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge.loopexit:18 %select_ln32_5 = select i1 %icmp_ln33, i31 %add_ln32_1, i31 %h

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:19 %zext_ln33 = zext i12 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:22 %icmp_ln36 = icmp_slt  i32 %zext_ln32_2, i32 %image_w_read

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:23 %xor_ln36 = xor i1 %icmp_ln36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:24 %or_ln36 = or i1 %xor_ln36, i1 %select_ln32_1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="or_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
:0 %empty = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_V_data_V, i1 %stream_in_V_keep_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="or_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="12">
<![CDATA[
:1 %input_stream_element_data_V = extractvalue i12 %empty

]]></Node>
<StgValue><ssdm name="input_stream_element_data_V"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0_ifconv:1 %line_buffer_V_1_addr = getelementptr i8 %line_buffer_V_1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="11">
<![CDATA[
.split.0_ifconv:3 %line_buffer_V_1_load = load i11 %line_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0_ifconv:5 %line_buffer_V_2_addr = getelementptr i8 %line_buffer_V_2, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="11">
<![CDATA[
.split.0_ifconv:6 %line_buffer_V_2_load = load i11 %line_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0_ifconv:99 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln32, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.0_ifconv:100 %icmp_ln78 = icmp_ne  i11 %tmp_6, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0_ifconv:101 %icmp_ln78_1 = icmp_slt  i32 %zext_ln32_2, i32 %image_w_read

]]></Node>
<StgValue><ssdm name="icmp_ln78_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:102 %and_ln78 = and i1 %select_ln32_2, i1 %icmp_ln78

]]></Node>
<StgValue><ssdm name="and_ln78"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:103 %and_ln78_2 = and i1 %select_ln32_3, i1 %icmp_ln78_1

]]></Node>
<StgValue><ssdm name="and_ln78_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:104 %and_ln78_1 = and i1 %and_ln78_2, i1 %and_ln78

]]></Node>
<StgValue><ssdm name="and_ln78_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:107 %icmp_ln86 = icmp_ne  i12 %select_ln32, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0_ifconv:108 %icmp_ln86_1 = icmp_slt  i32 %image_w_read, i32 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:109 %xor_ln86 = xor i1 %icmp_ln86_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:110 %and_ln86_2 = and i1 %icmp_ln86, i1 %xor_ln86

]]></Node>
<StgValue><ssdm name="and_ln86_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:111 %and_ln86_1 = and i1 %and_ln86_2, i1 %select_ln32_4

]]></Node>
<StgValue><ssdm name="and_ln86_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0_ifconv:112 %br_ln86 = br i1 %and_ln86_1, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge:0 %add_ln33 = add i12 %select_ln32, i12 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:20 %specpipeline_ln500 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln500"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:21 %specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln500"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:25 %br_ln36 = br i1 %or_ln36, void, void %.split.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="or_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %.split.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.split.0_ifconv:0 %input_stream_element_data_V_1 = phi i8 %input_stream_element_data_V, void, i8 0, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="input_stream_element_data_V_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0_ifconv:2 %line_buffer_V_0_addr = getelementptr i8 %line_buffer_V_0, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="11">
<![CDATA[
.split.0_ifconv:3 %line_buffer_V_1_load = load i11 %line_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.split.0_ifconv:4 %store_ln42 = store i8 %line_buffer_V_1_load, i11 %line_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="11">
<![CDATA[
.split.0_ifconv:6 %line_buffer_V_2_load = load i11 %line_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split.0_ifconv:7 %store_ln42 = store i8 %line_buffer_V_2_load, i11 %line_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split.0_ifconv:8 %store_ln44 = store i8 %input_stream_element_data_V_1, i11 %line_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8">
<![CDATA[
.split.0_ifconv:9 %sliding_window_V_0_2_load = load i8 %sliding_window_V_0_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_0_2_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split.0_ifconv:10 %store_ln50 = store i8 %line_buffer_V_1_load, i8 %sliding_window_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
.split.0_ifconv:11 %sliding_window_V_1_1_load = load i8 %sliding_window_V_1_1

]]></Node>
<StgValue><ssdm name="sliding_window_V_1_1_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8">
<![CDATA[
.split.0_ifconv:12 %sliding_window_V_1_2_load = load i8 %sliding_window_V_1_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_1_2_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split.0_ifconv:13 %store_ln48 = store i8 %sliding_window_V_1_2_load, i8 %sliding_window_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split.0_ifconv:14 %store_ln50 = store i8 %line_buffer_V_2_load, i8 %sliding_window_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8">
<![CDATA[
.split.0_ifconv:15 %sliding_window_V_2_2_load = load i8 %sliding_window_V_2_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_2_2_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split.0_ifconv:16 %store_ln50 = store i8 %input_stream_element_data_V_1, i8 %sliding_window_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
.split.0_ifconv:17 %zext_ln691 = zext i8 %sliding_window_V_1_1_load

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
.split.0_ifconv:18 %zext_ln691_1 = zext i8 %line_buffer_V_2_load

]]></Node>
<StgValue><ssdm name="zext_ln691_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split.0_ifconv:19 %sub_ln691 = sub i9 %zext_ln691_1, i9 %zext_ln691

]]></Node>
<StgValue><ssdm name="sub_ln691"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8">
<![CDATA[
.split.0_ifconv:58 %zext_ln691_2 = zext i8 %sliding_window_V_0_2_load

]]></Node>
<StgValue><ssdm name="zext_ln691_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8">
<![CDATA[
.split.0_ifconv:59 %zext_ln691_3 = zext i8 %sliding_window_V_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln691_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split.0_ifconv:60 %sub_ln691_1 = sub i9 %zext_ln691_3, i9 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="sub_ln691_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
.split.0_ifconv:20 %sext_ln102 = sext i9 %sub_ln691

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:21 %dc = sitodp i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
.split.0_ifconv:61 %sext_ln114 = sext i9 %sub_ln691_1

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:62 %dc_1 = sitodp i32 %sext_ln114

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:21 %dc = sitodp i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:62 %dc_1 = sitodp i32 %sext_ln114

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:21 %dc = sitodp i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:62 %dc_1 = sitodp i32 %sext_ln114

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:21 %dc = sitodp i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:62 %dc_1 = sitodp i32 %sext_ln114

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:21 %dc = sitodp i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:62 %dc_1 = sitodp i32 %sext_ln114

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:21 %dc = sitodp i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
.split.0_ifconv:62 %dc_1 = sitodp i32 %sext_ln114

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
.split.0_ifconv:22 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0_ifconv:23 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="63" op_0_bw="64">
<![CDATA[
.split.0_ifconv:24 %trunc_ln368 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
.split.0_ifconv:25 %zext_ln311 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.0_ifconv:31 %icmp_ln323 = icmp_eq  i63 %trunc_ln368, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:32 %sh_amt = sub i12 1075, i12 %zext_ln311

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.0_ifconv:33 %icmp_ln327 = icmp_eq  i11 %tmp_7, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:34 %icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:35 %icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
.split.0_ifconv:63 %data_V_1 = bitcast i64 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0_ifconv:64 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="63" op_0_bw="64">
<![CDATA[
.split.0_ifconv:65 %trunc_ln368_1 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="11">
<![CDATA[
.split.0_ifconv:66 %zext_ln311_1 = zext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.0_ifconv:72 %icmp_ln323_1 = icmp_eq  i63 %trunc_ln368_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323_1"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:73 %sh_amt_2 = sub i12 1075, i12 %zext_ln311_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.0_ifconv:74 %icmp_ln327_1 = icmp_eq  i11 %tmp_8, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:75 %icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329_1"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:76 %icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="64">
<![CDATA[
.split.0_ifconv:26 %trunc_ln315 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64">
<![CDATA[
.split.0_ifconv:28 %trunc_ln320 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.0_ifconv:29 %p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="54" op_0_bw="53">
<![CDATA[
.split.0_ifconv:30 %zext_ln320 = zext i53 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:36 %sh_amt_1 = sub i12 0, i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0_ifconv:38 %tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.0_ifconv:39 %icmp_ln337 = icmp_slt  i7 %tmp_3, i7 1

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
.split.0_ifconv:43 %sext_ln331 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln331"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="54" op_0_bw="32">
<![CDATA[
.split.0_ifconv:44 %zext_ln331 = zext i32 %sext_ln331

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.0_ifconv:45 %lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="54">
<![CDATA[
.split.0_ifconv:46 %trunc_ln331 = trunc i54 %lshr_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:47 %or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:48 %xor_ln327 = xor i1 %or_ln327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:49 %and_ln330 = and i1 %icmp_ln330, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:50 %and_ln330_1 = and i1 %and_ln330, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:51 %select_ln330 = select i1 %and_ln330_1, i8 %trunc_ln331, i8 0

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:52 %select_ln323 = select i1 %icmp_ln323, i8 0, i8 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:53 %xor_ln323 = xor i1 %icmp_ln323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:54 %and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:55 %select_ln327 = select i1 %and_ln327, i8 %trunc_ln320, i8 %select_ln323

]]></Node>
<StgValue><ssdm name="select_ln327"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="52" op_0_bw="64">
<![CDATA[
.split.0_ifconv:67 %trunc_ln315_1 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln315_1"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64">
<![CDATA[
.split.0_ifconv:69 %trunc_ln320_1 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln320_1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.0_ifconv:70 %p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="54" op_0_bw="53">
<![CDATA[
.split.0_ifconv:71 %zext_ln320_1 = zext i53 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0_ifconv:77 %sh_amt_3 = sub i12 0, i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0_ifconv:79 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.0_ifconv:80 %icmp_ln337_1 = icmp_slt  i7 %tmp_5, i7 1

]]></Node>
<StgValue><ssdm name="icmp_ln337_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
.split.0_ifconv:84 %sext_ln331_1 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln331_1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="54" op_0_bw="32">
<![CDATA[
.split.0_ifconv:85 %zext_ln331_1 = zext i32 %sext_ln331_1

]]></Node>
<StgValue><ssdm name="zext_ln331_1"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.0_ifconv:86 %lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="54">
<![CDATA[
.split.0_ifconv:87 %trunc_ln331_1 = trunc i54 %lshr_ln331_1

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:88 %or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1

]]></Node>
<StgValue><ssdm name="or_ln327_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:89 %xor_ln327_1 = xor i1 %or_ln327_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:90 %and_ln330_2 = and i1 %icmp_ln330_1, i1 %xor_ln327_1

]]></Node>
<StgValue><ssdm name="and_ln330_2"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:91 %and_ln330_3 = and i1 %and_ln330_2, i1 %icmp_ln329_1

]]></Node>
<StgValue><ssdm name="and_ln330_3"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323_1" val="0"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:92 %select_ln330_1 = select i1 %and_ln330_3, i8 %trunc_ln331_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:93 %select_ln323_1 = select i1 %icmp_ln323_1, i8 0, i8 %select_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln323_1"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:94 %xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:95 %and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1

]]></Node>
<StgValue><ssdm name="and_ln327_1"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:96 %select_ln327_1 = select i1 %and_ln327_1, i8 %trunc_ln320_1, i8 %select_ln323_1

]]></Node>
<StgValue><ssdm name="select_ln327_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
.split.0_ifconv:27 %trunc_ln328 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="12">
<![CDATA[
.split.0_ifconv:37 %sext_ln326 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0_ifconv:40 %shl_ln339 = shl i32 %trunc_ln328, i32 %sext_ln326

]]></Node>
<StgValue><ssdm name="shl_ln339"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32">
<![CDATA[
.split.0_ifconv:41 %trunc_ln337 = trunc i32 %shl_ln339

]]></Node>
<StgValue><ssdm name="trunc_ln337"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:42 %select_ln337 = select i1 %icmp_ln337, i8 %trunc_ln337, i8 0

]]></Node>
<StgValue><ssdm name="select_ln337"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:56 %or_ln329 = or i1 %or_ln327, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:57 %output_stream_element_GX_data_V = select i1 %or_ln329, i8 %select_ln327, i8 %select_ln337

]]></Node>
<StgValue><ssdm name="output_stream_element_GX_data_V"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337_1" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
.split.0_ifconv:68 %trunc_ln328_1 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln328_1"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337_1" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
.split.0_ifconv:78 %sext_ln326_1 = sext i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sext_ln326_1"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337_1" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0_ifconv:81 %shl_ln339_1 = shl i32 %trunc_ln328_1, i32 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="shl_ln339_1"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337_1" val="1"/>
<literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32">
<![CDATA[
.split.0_ifconv:82 %trunc_ln337_1 = trunc i32 %shl_ln339_1

]]></Node>
<StgValue><ssdm name="trunc_ln337_1"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:83 %select_ln337_1 = select i1 %icmp_ln337_1, i8 %trunc_ln337_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln337_1"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:97 %or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1

]]></Node>
<StgValue><ssdm name="or_ln329_1"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:98 %output_stream_element_GY_data_V = select i1 %or_ln329_1, i8 %select_ln327_1, i8 %select_ln337_1

]]></Node>
<StgValue><ssdm name="output_stream_element_GY_data_V"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:105 %output_stream_element_GX_data_V_1 = select i1 %and_ln78_1, i8 %output_stream_element_GX_data_V, i8 0

]]></Node>
<StgValue><ssdm name="output_stream_element_GX_data_V_1"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0_ifconv:106 %output_stream_element_GY_data_V_1 = select i1 %and_ln78_1, i8 %output_stream_element_GY_data_V, i8 0

]]></Node>
<StgValue><ssdm name="output_stream_element_GY_data_V_1"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
:0 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_GX_V_data_V, i1 %stream_out_GX_V_keep_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_last_V, i8 %output_stream_element_GX_data_V_1, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_GY_V_data_V, i1 %stream_out_GY_V_keep_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_last_V, i8 %output_stream_element_GY_data_V_1, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln89 = br void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
._crit_edge214.loopexit:0 %ret_ln92 = ret

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
