# TCL File Generated by Component Editor 22.2
# Fri Jan 06 11:53:52 GMT 2023
# DO NOT MODIFY


# 
# mm_wr_transparent "mm_wr_transparent" v1.0
#  2023.01.06.11:53:52
# 
# 

# 
# request TCL package from ACDS 22.2
# 
package require -exact qsys 22.2


# 
# module mm_wr_transparent
# 
set_module_property DESCRIPTION ""
set_module_property NAME mm_wr_transparent
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME mm_wr_transparent
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mm_wr_transparent
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mm_wr_transparent.vhd VHDL PATH ../../../../PCIE_HIP/hdl/mm_wr_transparent.vhd TOP_LEVEL_FILE
add_fileset_file mm_wr_transparent_synth.vhd VHDL PATH ../../../../PCIE_HIP/hdl/mm_wr_transparent_synth.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL mm_wr_transparent
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mm_wr_transparent.vhd VHDL PATH ../../../../PCIE_HIP/hdl/mm_wr_transparent.vhd
add_fileset_file mm_wr_transparent_synth.vhd VHDL PATH ../../../../PCIE_HIP/hdl/mm_wr_transparent_synth.vhd


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 256
set_parameter_property DATA_WIDTH DEFAULT_VALUE 256
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter BYTE_SIZE INTEGER 8
set_parameter_property BYTE_SIZE DEFAULT_VALUE 8
set_parameter_property BYTE_SIZE DISPLAY_NAME BYTE_SIZE
set_parameter_property BYTE_SIZE UNITS None
set_parameter_property BYTE_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BYTE_SIZE AFFECTS_GENERATION false
set_parameter_property BYTE_SIZE HDL_PARAMETER true
set_parameter_property BYTE_SIZE EXPORT true
add_parameter ADDRESS_WIDTH INTEGER 32
set_parameter_property ADDRESS_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDRESS_WIDTH DISPLAY_NAME ADDRESS_WIDTH
set_parameter_property ADDRESS_WIDTH UNITS None
set_parameter_property ADDRESS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESS_WIDTH AFFECTS_GENERATION false
set_parameter_property ADDRESS_WIDTH HDL_PARAMETER true
set_parameter_property ADDRESS_WIDTH EXPORT true
add_parameter BURSTCOUNT_WIDTH INTEGER 4
set_parameter_property BURSTCOUNT_WIDTH DEFAULT_VALUE 4
set_parameter_property BURSTCOUNT_WIDTH DISPLAY_NAME BURSTCOUNT_WIDTH
set_parameter_property BURSTCOUNT_WIDTH UNITS None
set_parameter_property BURSTCOUNT_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURSTCOUNT_WIDTH AFFECTS_GENERATION false
set_parameter_property BURSTCOUNT_WIDTH HDL_PARAMETER true
set_parameter_property BURSTCOUNT_WIDTH EXPORT true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""
set_interface_property reset IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset reset reset Input 1


# 
# connection point s0
# 
add_interface s0 avalon end
set_interface_property s0 addressGroup 0
set_interface_property s0 addressUnits WORDS
set_interface_property s0 associatedClock clock
set_interface_property s0 associatedReset reset
set_interface_property s0 bitsPerSymbol 8
set_interface_property s0 bridgedAddressOffset ""
set_interface_property s0 bridgesToMaster ""
set_interface_property s0 burstOnBurstBoundariesOnly false
set_interface_property s0 burstcountUnits WORDS
set_interface_property s0 explicitAddressSpan 0
set_interface_property s0 holdTime 0
set_interface_property s0 linewrapBursts false
set_interface_property s0 maximumPendingReadTransactions 0
set_interface_property s0 maximumPendingWriteTransactions 0
set_interface_property s0 minimumResponseLatency 1
set_interface_property s0 readLatency 0
set_interface_property s0 readWaitTime 1
set_interface_property s0 setupTime 0
set_interface_property s0 timingUnits Cycles
set_interface_property s0 transparentBridge false
set_interface_property s0 waitrequestAllowance 0
set_interface_property s0 writeWaitTime 0
set_interface_property s0 ENABLED true
set_interface_property s0 EXPORT_OF ""
set_interface_property s0 PORT_NAME_MAP ""
set_interface_property s0 CMSIS_SVD_VARIABLES ""
set_interface_property s0 SVD_ADDRESS_GROUP ""
set_interface_property s0 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port s0 s0_waitrequest waitrequest Output 1
add_interface_port s0 s0_burstcount burstcount Input "((burstcount_width - 1)) - (0) + 1"
add_interface_port s0 s0_writedata writedata Input "((data_width - 1)) - (0) + 1"
add_interface_port s0 s0_address address Input "((address_width - 1)) - (0) + 1"
add_interface_port s0 s0_write write Input 1
add_interface_port s0 s0_byteenable byteenable Input "(((data_width / byte_size) - 1)) - (0) + 1"
set_interface_assignment s0 embeddedsw.configuration.isFlash 0
set_interface_assignment s0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point m0
# 
add_interface m0 avalon start
set_interface_property m0 addressGroup 0
set_interface_property m0 addressUnits WORDS
set_interface_property m0 associatedClock clock
set_interface_property m0 associatedReset reset
set_interface_property m0 bitsPerSymbol 8
set_interface_property m0 burstOnBurstBoundariesOnly false
set_interface_property m0 burstcountUnits WORDS
set_interface_property m0 doStreamReads false
set_interface_property m0 doStreamWrites false
set_interface_property m0 holdTime 0
set_interface_property m0 linewrapBursts false
set_interface_property m0 maximumPendingReadTransactions 0
set_interface_property m0 maximumPendingWriteTransactions 0
set_interface_property m0 minimumResponseLatency 1
set_interface_property m0 readLatency 0
set_interface_property m0 readWaitTime 1
set_interface_property m0 setupTime 0
set_interface_property m0 timingUnits Cycles
set_interface_property m0 waitrequestAllowance 0
set_interface_property m0 writeWaitTime 0
set_interface_property m0 ENABLED true
set_interface_property m0 EXPORT_OF ""
set_interface_property m0 PORT_NAME_MAP ""
set_interface_property m0 CMSIS_SVD_VARIABLES ""
set_interface_property m0 SVD_ADDRESS_GROUP ""
set_interface_property m0 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port m0 m0_waitrequest waitrequest Input 1
add_interface_port m0 m0_burstcount burstcount Output "((burstcount_width - 1)) - (0) + 1"
add_interface_port m0 m0_writedata writedata Output "((data_width - 1)) - (0) + 1"
add_interface_port m0 m0_address address Output "((address_width - 1)) - (0) + 1"
add_interface_port m0 m0_write write Output 1
add_interface_port m0 m0_byteenable byteenable Output "(((data_width / byte_size) - 1)) - (0) + 1"

