
===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 133 unannotated drivers.
 cbx_8__1_.mux_top_ipin_0.mux_l2_in_3__365/LO
 cbx_8__1_.mux_top_ipin_1.mux_l2_in_3__366/LO
 cbx_8__1_.mux_top_ipin_10.mux_l2_in_3__367/LO
 cbx_8__1_.mux_top_ipin_11.mux_l2_in_3__368/LO
 cbx_8__1_.mux_top_ipin_12.mux_l2_in_3__369/LO
 cbx_8__1_.mux_top_ipin_13.mux_l2_in_3__370/LO
 cbx_8__1_.mux_top_ipin_14.mux_l2_in_3__371/LO
 cbx_8__1_.mux_top_ipin_15.mux_l2_in_3__372/LO
 cbx_8__1_.mux_top_ipin_2.mux_l2_in_3__373/LO
 cbx_8__1_.mux_top_ipin_3.mux_l2_in_3__241/LO
 cbx_8__1_.mux_top_ipin_4.mux_l2_in_3__242/LO
 cbx_8__1_.mux_top_ipin_5.mux_l2_in_3__243/LO
 cbx_8__1_.mux_top_ipin_6.mux_l2_in_3__244/LO
 cbx_8__1_.mux_top_ipin_7.mux_l2_in_3__245/LO
 cbx_8__1_.mux_top_ipin_8.mux_l2_in_3__246/LO
 cbx_8__1_.mux_top_ipin_9.mux_l2_in_3__247/LO
 cby_8__1_.cby_8__8_.mux_left_ipin_0.mux_l2_in_3__248/LO
 cby_8__1_.cby_8__8_.mux_left_ipin_1.mux_l2_in_3__249/LO
 cby_8__1_.cby_8__8_.mux_left_ipin_2.mux_l2_in_3__250/LO
 cby_8__1_.cby_8__8_.mux_left_ipin_3.mux_l2_in_3__251/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_0.mux_l2_in_3__252/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_1.mux_l2_in_3__253/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_10.mux_l2_in_3__254/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_11.mux_l2_in_3__255/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_12.mux_l2_in_3__256/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_13.mux_l2_in_3__257/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_14.mux_l2_in_3__258/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_15.mux_l2_in_3__259/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_2.mux_l2_in_3__260/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_3.mux_l2_in_3__261/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_4.mux_l2_in_3__262/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_5.mux_l2_in_3__263/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_6.mux_l2_in_3__264/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_7.mux_l2_in_3__265/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_8.mux_l2_in_3__266/LO
 cby_8__1_.cby_8__8_.mux_right_ipin_9.mux_l2_in_3__267/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__268/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__269/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__270/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__271/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__272/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__273/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__274/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__275/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__276/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__277/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__278/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__279/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__280/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__281/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__282/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__283/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__284/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__285/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__286/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__287/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__288/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__289/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__290/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__291/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__292/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__293/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__294/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__295/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__296/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__297/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__298/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__299/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__300/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__301/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__302/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__303/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__304/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__305/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__306/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__307/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__308/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__309/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__310/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__311/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__312/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__313/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__314/LO
 grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__315/LO
 sb_8__1_.mux_bottom_track_1.mux_l2_in_3__316/LO
 sb_8__1_.mux_bottom_track_11.mux_l2_in_3__317/LO
 sb_8__1_.mux_bottom_track_13.mux_l1_in_3__318/LO
 sb_8__1_.mux_bottom_track_21.mux_l1_in_3__319/LO
 sb_8__1_.mux_bottom_track_29.mux_l2_in_1__320/LO
 sb_8__1_.mux_bottom_track_3.mux_l2_in_3__321/LO
 sb_8__1_.mux_bottom_track_37.mux_l2_in_1__322/LO
 sb_8__1_.mux_bottom_track_45.mux_l2_in_1__323/LO
 sb_8__1_.mux_bottom_track_5.mux_l2_in_3__324/LO
 sb_8__1_.mux_bottom_track_53.mux_l2_in_1__325/LO
 sb_8__1_.mux_bottom_track_7.mux_l2_in_3__326/LO
 sb_8__1_.mux_left_track_1.mux_l2_in_1__327/LO
 sb_8__1_.mux_left_track_11.mux_l2_in_1__328/LO
 sb_8__1_.mux_left_track_13.mux_l2_in_1__329/LO
 sb_8__1_.mux_left_track_15.mux_l2_in_1__330/LO
 sb_8__1_.mux_left_track_17.mux_l2_in_1__331/LO
 sb_8__1_.mux_left_track_19.mux_l2_in_1__332/LO
 sb_8__1_.mux_left_track_21.mux_l2_in_1__333/LO
 sb_8__1_.mux_left_track_23.mux_l2_in_1__334/LO
 sb_8__1_.mux_left_track_25.mux_l1_in_1__335/LO
 sb_8__1_.mux_left_track_27.mux_l1_in_1__336/LO
 sb_8__1_.mux_left_track_29.mux_l1_in_1__337/LO
 sb_8__1_.mux_left_track_3.mux_l2_in_1__338/LO
 sb_8__1_.mux_left_track_31.mux_l1_in_1__339/LO
 sb_8__1_.mux_left_track_33.mux_l1_in_1__340/LO
 sb_8__1_.mux_left_track_35.mux_l1_in_1__341/LO
 sb_8__1_.mux_left_track_37.mux_l1_in_1__342/LO
 sb_8__1_.mux_left_track_41.mux_l2_in_0__343/LO
 sb_8__1_.mux_left_track_45.mux_l2_in_0__344/LO
 sb_8__1_.mux_left_track_47.mux_l2_in_0__345/LO
 sb_8__1_.mux_left_track_49.mux_l2_in_0__346/LO
 sb_8__1_.mux_left_track_5.mux_l2_in_1__347/LO
 sb_8__1_.mux_left_track_51.mux_l1_in_1__348/LO
 sb_8__1_.mux_left_track_53.mux_l2_in_0__349/LO
 sb_8__1_.mux_left_track_55.mux_l2_in_0__350/LO
 sb_8__1_.mux_left_track_57.mux_l2_in_0__351/LO
 sb_8__1_.mux_left_track_7.mux_l2_in_1__352/LO
 sb_8__1_.mux_left_track_9.mux_l2_in_1__353/LO
 sb_8__1_.mux_top_track_0.mux_l2_in_3__354/LO
 sb_8__1_.mux_top_track_10.mux_l2_in_3__355/LO
 sb_8__1_.mux_top_track_12.mux_l1_in_3__356/LO
 sb_8__1_.mux_top_track_2.mux_l2_in_3__357/LO
 sb_8__1_.mux_top_track_20.mux_l1_in_3__358/LO
 sb_8__1_.mux_top_track_28.mux_l1_in_3__359/LO
 sb_8__1_.mux_top_track_36.mux_l2_in_1__360/LO
 sb_8__1_.mux_top_track_4.mux_l2_in_3__361/LO
 sb_8__1_.mux_top_track_44.mux_l2_in_1__362/LO
 sb_8__1_.mux_top_track_52.mux_l2_in_1__363/LO
 sb_8__1_.mux_top_track_6.mux_l2_in_3__364/LO
Found 0 partially unannotated drivers.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.98

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack -0.12
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
cby_8__1_.cby_8__8_.mem_right_ipin_4.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.11
grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.38      0.00      -0.27

Clock prog_clk
Latency      CRPR       Skew
cby_8__1_.cby_8__8_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/CLK ^
   0.77
cby_8__1_.cby_8__8_.mem_right_ipin_4.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.55     -0.03       0.19

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.28e-04   1.37e-05   6.22e-09   2.42e-04  40.2%
Combinational          1.78e-04   1.82e-04   1.52e-08   3.59e-04  59.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.06e-04   1.95e-04   2.14e-08   6.01e-04 100.0%
                          67.5%      32.5%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 37164 u^2 58% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/hosni/OpenFPGA/erc-fixes/clear/openlane/right_tile/runs/23_04_09_04_44/results/routing/mca/process_corner_nom/right_tile.sdf...
Writing timing model to /home/hosni/OpenFPGA/erc-fixes/clear/openlane/right_tile/runs/23_04_09_04_44/results/routing/mca/process_corner_nom/right_tile.lib...

