
ubuntu-preinstalled/prtstat:     file format elf32-littlearm


Disassembly of section .init:

00000848 <.init>:
 848:	push	{r3, lr}
 84c:	bl	bf4 <__assert_fail@plt+0x238>
 850:	pop	{r3, pc}

Disassembly of section .plt:

00000854 <__cxa_finalize@plt-0x14>:
 854:	push	{lr}		; (str lr, [sp, #-4]!)
 858:	ldr	lr, [pc, #4]	; 864 <__cxa_finalize@plt-0x4>
 85c:	add	lr, pc, lr
 860:	ldr	pc, [lr, #8]!
 864:	strdeq	r2, [r1], -r4

00000868 <__cxa_finalize@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #73728	; 0x12000
 870:	ldr	pc, [ip, #1780]!	; 0x6f4

00000874 <strtol@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #73728	; 0x12000
 87c:	ldr	pc, [ip, #1772]!	; 0x6ec

00000880 <free@plt>:
 880:			; <UNDEFINED> instruction: 0xe7fd4778
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #73728	; 0x12000
 88c:	ldr	pc, [ip, #1760]!	; 0x6e0

00000890 <fgets@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #73728	; 0x12000
 898:	ldr	pc, [ip, #1752]!	; 0x6d8

0000089c <dcgettext@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #73728	; 0x12000
 8a4:	ldr	pc, [ip, #1744]!	; 0x6d0

000008a8 <__stack_chk_fail@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #73728	; 0x12000
 8b0:	ldr	pc, [ip, #1736]!	; 0x6c8

000008b4 <sysconf@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #73728	; 0x12000
 8bc:	ldr	pc, [ip, #1728]!	; 0x6c0

000008c0 <textdomain@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #73728	; 0x12000
 8c8:	ldr	pc, [ip, #1720]!	; 0x6b8

000008cc <perror@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #73728	; 0x12000
 8d4:	ldr	pc, [ip, #1712]!	; 0x6b0

000008d8 <__asprintf_chk@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #73728	; 0x12000
 8e0:	ldr	pc, [ip, #1704]!	; 0x6a8

000008e4 <malloc@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #73728	; 0x12000
 8ec:	ldr	pc, [ip, #1696]!	; 0x6a0

000008f0 <__libc_start_main@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #73728	; 0x12000
 8f8:	ldr	pc, [ip, #1688]!	; 0x698

000008fc <strerror@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #73728	; 0x12000
 904:	ldr	pc, [ip, #1680]!	; 0x690

00000908 <__gmon_start__@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #73728	; 0x12000
 910:	ldr	pc, [ip, #1672]!	; 0x688

00000914 <getopt_long@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #73728	; 0x12000
 91c:	ldr	pc, [ip, #1664]!	; 0x680

00000920 <exit@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #73728	; 0x12000
 928:	ldr	pc, [ip, #1656]!	; 0x678

0000092c <strchr@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #73728	; 0x12000
 934:	ldr	pc, [ip, #1648]!	; 0x670

00000938 <__errno_location@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #73728	; 0x12000
 940:	ldr	pc, [ip, #1640]!	; 0x668

00000944 <__sprintf_chk@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #73728	; 0x12000
 94c:	ldr	pc, [ip, #1632]!	; 0x660

00000950 <__isoc99_sscanf@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #73728	; 0x12000
 958:	ldr	pc, [ip, #1624]!	; 0x658

0000095c <__printf_chk@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #73728	; 0x12000
 964:	ldr	pc, [ip, #1616]!	; 0x650

00000968 <__fprintf_chk@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #73728	; 0x12000
 970:	ldr	pc, [ip, #1608]!	; 0x648

00000974 <fclose@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #73728	; 0x12000
 97c:	ldr	pc, [ip, #1600]!	; 0x640

00000980 <setlocale@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #73728	; 0x12000
 988:	ldr	pc, [ip, #1592]!	; 0x638

0000098c <fopen64@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #73728	; 0x12000
 994:	ldr	pc, [ip, #1584]!	; 0x630

00000998 <bindtextdomain@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #73728	; 0x12000
 9a0:	ldr	pc, [ip, #1576]!	; 0x628

000009a4 <__xstat64@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #73728	; 0x12000
 9ac:	ldr	pc, [ip, #1568]!	; 0x620

000009b0 <abort@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #73728	; 0x12000
 9b8:	ldr	pc, [ip, #1560]!	; 0x618

000009bc <__assert_fail@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #73728	; 0x12000
 9c4:	ldr	pc, [ip, #1552]!	; 0x610

Disassembly of section .text:

000009c8 <.text>:
     9c8:	ldrbmi	lr, [r0, sp, lsr #18]!
     9cc:			; <UNDEFINED> instruction: 0xf8df4605
     9d0:	strmi	lr, [ip], -ip, lsl #3
     9d4:	ldrdgt	pc, [r8, pc]
     9d8:	ldrbtmi	fp, [lr], #170	; 0xaa
     9dc:	ldrbtmi	r4, [ip], #3937	; 0xf61
     9e0:	ldm	lr!, {r0, r2, r3, r4, r9, sl, fp, sp, pc}
     9e4:			; <UNDEFINED> instruction: 0xf85c000f
     9e8:	ldrtmi	r7, [r4], r7
     9ec:	ldrsbge	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
     9f0:			; <UNDEFINED> instruction: 0x9729683f
     9f4:	streq	pc, [r0, -pc, asr #32]
     9f8:	ldrsbls	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
     9fc:	andeq	lr, pc, ip, lsr #17
     a00:	ldm	lr!, {r1, r3, r4, r5, r6, r7, sl, lr}
     a04:	strcs	r0, [r0, -pc]
     a08:	ldrbtmi	r4, [r9], #1720	; 0x6b8
     a0c:	andeq	lr, pc, ip, lsr #17
     a10:	muleq	pc, lr, r8	; <UNPREDICTABLE>
     a14:	andeq	lr, pc, ip, lsl #17
     a18:	ldmdbmi	r5, {r1, r2, sp}^
     a1c:			; <UNDEFINED> instruction: 0xf7ff4479
     a20:	ldmdbmi	r4, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
     a24:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
     a28:	svc	0x00b6f7ff
     a2c:			; <UNDEFINED> instruction: 0xf7ff4650
     a30:			; <UNDEFINED> instruction: 0xf8dfef48
     a34:	ldrbtmi	sl, [sl], #324	; 0x144
     a38:			; <UNDEFINED> instruction: 0x46524633
     a3c:	strtmi	r4, [r8], -r1, lsr #12
     a40:	andhi	pc, r0, sp, asr #17
     a44:	svc	0x0066f7ff
     a48:	suble	r1, r4, r3, asr #24
     a4c:	andle	r2, sp, r6, asr r8
     a50:	tstle	r1, r2, ror r8
     a54:	strb	r2, [pc, r1, lsl #14]!
     a58:	mvnle	r2, pc, lsr r8
     a5c:	andcs	r4, r5, #1163264	; 0x11c000
     a60:	ldrbtmi	r2, [r9], #-0
     a64:	svc	0x001af7ff
     a68:			; <UNDEFINED> instruction: 0xf928f000
     a6c:	andcs	r4, r5, #68, 22	; 0x11000
     a70:	andcs	r4, r0, r4, asr #18
     a74:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     a78:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
     a7c:	svc	0x000ef7ff
     a80:	tstcs	r1, r1, asr #22
     a84:			; <UNDEFINED> instruction: 0x4602447b
     a88:			; <UNDEFINED> instruction: 0xf7ff4628
     a8c:	ldmdbmi	pc!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     a90:	andcs	r2, r0, r5, lsl #4
     a94:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
     a98:	svc	0x0000f7ff
     a9c:	strmi	r2, [r2], -r1, lsl #2
     aa0:			; <UNDEFINED> instruction: 0xf7ff4628
     aa4:	ldmdbmi	sl!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     aa8:	andcs	r2, r0, r5, lsl #4
     aac:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
     ab0:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     ab4:	strmi	r2, [r2], -r1, lsl #2
     ab8:			; <UNDEFINED> instruction: 0xf7ff4620
     abc:	bmi	d7c81c <_IO_stdin_used@@Base+0xd7b0d0>
     ac0:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
     ac4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ac8:	subsmi	r9, sl, r9, lsr #22
     acc:	andcs	sp, r0, sl, lsr #2
     ad0:	pop	{r1, r3, r5, ip, sp, pc}
     ad4:	blmi	c22a9c <_IO_stdin_used@@Base+0xc21350>
     ad8:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     adc:	adcmi	r6, fp, #3342336	; 0x330000
     ae0:	stmdbmi	lr!, {r2, r4, r5, r9, fp, ip, lr, pc}
     ae4:	andcs	sl, r3, r2, lsl #20
     ae8:			; <UNDEFINED> instruction: 0xf7ff4479
     aec:	andcc	lr, r1, ip, asr pc
     af0:	andcs	sp, r2, sl, lsl r0
     af4:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
     af8:	ldmdavs	r6!, {r0, r3, r5, r8, r9, fp, lr}
     afc:	adcsmi	r4, r5, #2063597568	; 0x7b000000
     b00:	ldflee	f6, [ip, #352]	; 0x160
     b04:	streq	lr, [r6], r4, lsl #22
     b08:	streq	lr, [r5], #2820	; 0xb04
     b0c:	bleq	13ec6c <_IO_stdin_used@@Base+0x13d520>
     b10:	tstcs	r0, sl, lsl #4
     b14:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b18:			; <UNDEFINED> instruction: 0xf0004639
     b1c:	adcmi	pc, r6, #901120	; 0xdc000
     b20:			; <UNDEFINED> instruction: 0xe7ccd1f4
     b24:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b28:	andcs	r4, r5, #21504	; 0x5400
     b2c:	andcs	r4, r0, sp, lsl r9
     b30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     b34:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
     b38:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     b3c:	strmi	r2, [r2], -r1, lsl #2
     b40:			; <UNDEFINED> instruction: 0xf7ff4620
     b44:	andcs	lr, r1, r2, lsl pc
     b48:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     b4c:	andcs	r4, r5, #360448	; 0x58000
     b50:	ldrbtmi	r2, [r9], #-0
     b54:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     b58:			; <UNDEFINED> instruction: 0xf8b0f000
     b5c:	andeq	r2, r1, sl, lsr #12
     b60:	andeq	r2, r1, r6, ror r5
     b64:	andeq	r0, r0, ip, lsl #1
     b68:	ldrdeq	r1, [r0], -r0
     b6c:	andeq	r2, r1, sl, asr #10
     b70:	andeq	r0, r0, r8, ror lr
     b74:	muleq	r0, r6, r5
     b78:	ldrdeq	r1, [r0], -lr
     b7c:	andeq	r1, r0, r2, lsr #13
     b80:	muleq	r0, r4, r0
     b84:	andeq	r1, r0, r0, ror #10
     b88:	andeq	r1, r0, ip, ror #10
     b8c:	andeq	r1, r0, r4, ror #10
     b90:	andeq	r1, r0, r4, ror r5
     b94:	muleq	r1, r2, r4
     b98:	muleq	r0, r0, r0
     b9c:	andeq	r1, r0, r4, asr r6
     ba0:	andeq	r2, r1, ip, lsr r5
     ba4:	andeq	r1, r0, r8, lsl r6
     ba8:	andeq	r1, r0, r6, asr #11
     bac:	bleq	3ccf0 <_IO_stdin_used@@Base+0x3b5a4>
     bb0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     bb4:	strbtmi	fp, [sl], -r2, lsl #24
     bb8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     bbc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     bc0:	ldrmi	sl, [sl], #776	; 0x308
     bc4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     bc8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     bcc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     bd0:			; <UNDEFINED> instruction: 0xf85a4b06
     bd4:	stmdami	r6, {r0, r1, ip, sp}
     bd8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     bdc:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     be0:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     be4:	andeq	r2, r1, r4, ror r3
     be8:	andeq	r0, r0, r0, lsl #1
     bec:	muleq	r0, ip, r0
     bf0:	andeq	r0, r0, r0, lsr #1
     bf4:	ldr	r3, [pc, #20]	; c10 <__assert_fail@plt+0x254>
     bf8:	ldr	r2, [pc, #20]	; c14 <__assert_fail@plt+0x258>
     bfc:	add	r3, pc, r3
     c00:	ldr	r2, [r3, r2]
     c04:	cmp	r2, #0
     c08:	bxeq	lr
     c0c:	b	908 <__gmon_start__@plt>
     c10:	andeq	r2, r1, r4, asr r3
     c14:	muleq	r0, r8, r0
     c18:	blmi	1d2c38 <_IO_stdin_used@@Base+0x1d14ec>
     c1c:	bmi	1d1e04 <_IO_stdin_used@@Base+0x1d06b8>
     c20:	addmi	r4, r3, #2063597568	; 0x7b000000
     c24:	andle	r4, r3, sl, ror r4
     c28:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     c2c:	ldrmi	fp, [r8, -r3, lsl #2]
     c30:	svclt	0x00004770
     c34:	andeq	r2, r1, r8, lsl r4
     c38:	andeq	r2, r1, r4, lsl r4
     c3c:	andeq	r2, r1, r0, lsr r3
     c40:	andeq	r0, r0, r8, lsl #1
     c44:	stmdbmi	r9, {r3, fp, lr}
     c48:	bmi	251e30 <_IO_stdin_used@@Base+0x2506e4>
     c4c:	bne	251e38 <_IO_stdin_used@@Base+0x2506ec>
     c50:	svceq	0x00cb447a
     c54:			; <UNDEFINED> instruction: 0x01a1eb03
     c58:	andle	r1, r3, r9, asr #32
     c5c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     c60:	ldrmi	fp, [r8, -r3, lsl #2]
     c64:	svclt	0x00004770
     c68:	andeq	r2, r1, ip, ror #7
     c6c:	andeq	r2, r1, r8, ror #7
     c70:	andeq	r2, r1, r4, lsl #6
     c74:	andeq	r0, r0, r4, lsr #1
     c78:	blmi	2ae0a0 <_IO_stdin_used@@Base+0x2ac954>
     c7c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     c80:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     c84:	blmi	26f238 <_IO_stdin_used@@Base+0x26daec>
     c88:	ldrdlt	r5, [r3, -r3]!
     c8c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     c90:			; <UNDEFINED> instruction: 0xf7ff6818
     c94:			; <UNDEFINED> instruction: 0xf7ffedea
     c98:	blmi	1c0b9c <_IO_stdin_used@@Base+0x1bf450>
     c9c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     ca0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     ca4:			; <UNDEFINED> instruction: 0x000123b6
     ca8:	ldrdeq	r2, [r1], -r4
     cac:	andeq	r0, r0, r4, lsl #1
     cb0:	andeq	r2, r1, r2, ror r3
     cb4:	muleq	r1, r6, r3
     cb8:	svclt	0x0000e7c4
     cbc:	strlt	r4, [r8, #-3087]	; 0xfffff3f1
     cc0:			; <UNDEFINED> instruction: 0xb1b8447c
     cc4:	strmi	r4, [r3], -lr, lsl #26
     cc8:	tstcs	r1, lr, lsl #20
     ccc:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
     cd0:			; <UNDEFINED> instruction: 0xf7ff6820
     cd4:	stmdbmi	ip, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
     cd8:	andcs	r2, r0, r5, lsl #4
     cdc:	ldrbtmi	r6, [r9], #-2084	; 0xfffff7dc
     ce0:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     ce4:	strmi	r2, [r2], -r1, lsl #2
     ce8:			; <UNDEFINED> instruction: 0xf7ff4620
     cec:	andcs	lr, r1, lr, lsr lr
     cf0:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
     cf4:	stmiapl	r4!, {r1, r8, r9, fp, lr}^
     cf8:	svclt	0x0000e7ed
     cfc:	muleq	r1, r4, r2
     d00:	muleq	r0, r4, r0
     d04:	andeq	r0, r0, r6, ror #25
     d08:	andeq	r0, r0, sl, ror sl
     d0c:	orrvs	pc, r0, #-1879048188	; 0x90000004
     d10:	orrseq	pc, r8, #192, 4
     d14:	addsmi	fp, r9, #16, 10	; 0x4000000
     d18:	smlabbls	r3, r4, r0, fp
     d1c:	vtst.8	d29, d2, d14
     d20:	addsmi	r7, r9, #16, 6	; 0x40000000
     d24:	blmi	5b6d50 <_IO_stdin_used@@Base+0x5b5604>
     d28:	rscscc	pc, pc, #79	; 0x4f
     d2c:	mrscs	r9, (UNDEF: 17)
     d30:			; <UNDEFINED> instruction: 0xf7ff447b
     d34:	andlt	lr, r4, r8, lsl #28
     d38:			; <UNDEFINED> instruction: 0xf644bd10
     d3c:			; <UNDEFINED> instruction: 0xf2c154d3
     d40:	blmi	401ed0 <_IO_stdin_used@@Base+0x400784>
     d44:	rscscc	pc, pc, #79	; 0x4f
     d48:	strne	pc, [r1], #-2980	; 0xfffff45c
     d4c:	tstcs	r1, fp, ror r4
     d50:	strls	r0, [r0], #-2468	; 0xfffff65c
     d54:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
     d58:	ldclt	0, cr11, [r0, #-16]
     d5c:	strvs	pc, [r3], #1613	; 0x64d
     d60:	ldrcc	pc, [fp], #-708	; 0xfffffd3c
     d64:			; <UNDEFINED> instruction: 0xf04f4b08
     d68:	blx	fe90d96e <_IO_stdin_used@@Base+0xfe90c222>
     d6c:	ldrbtmi	r1, [fp], #-1025	; 0xfffffbff
     d70:	stfeqs	f2, [r4], #4
     d74:			; <UNDEFINED> instruction: 0xf7ff9400
     d78:	andlt	lr, r4, r6, ror #27
     d7c:	svclt	0x0000bd10
     d80:	strdeq	r0, [r0], -r4
     d84:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d88:	andeq	r0, r0, r6, lsr #21
     d8c:	svcmi	0x00f0e92d
     d90:	cfstr32pl	mvfx15, [r7, #-692]	; 0xfffffd4c
     d94:	ubfx	pc, pc, #17, #29
     d98:			; <UNDEFINED> instruction: 0xf8dfb089
     d9c:	mrcge	7, 1, ip, cr8, cr12, {7}
     da0:			; <UNDEFINED> instruction: 0xf8df44fe
     da4:			; <UNDEFINED> instruction: 0xf1a627f8
     da8:			; <UNDEFINED> instruction: 0xf50d0934
     dac:			; <UNDEFINED> instruction: 0xf85e5407
     db0:	strmi	ip, [r3], -ip
     db4:			; <UNDEFINED> instruction: 0x4605447a
     db8:	strbmi	r4, [r8], -pc, lsl #12
     dbc:			; <UNDEFINED> instruction: 0xf8dc2101
     dc0:			; <UNDEFINED> instruction: 0xf8c4c000
     dc4:			; <UNDEFINED> instruction: 0xf04fc01c
     dc8:			; <UNDEFINED> instruction: 0xf7ff0c00
     dcc:			; <UNDEFINED> instruction: 0xf8dfed86
     dd0:	ldrcc	r8, [ip], #-2000	; 0xfffff830
     dd4:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
     dd8:			; <UNDEFINED> instruction: 0x83aff2c0
     ddc:			; <UNDEFINED> instruction: 0x17c4f8df
     de0:	ldceq	8, cr15, [r4], #-344	; 0xfffffea8
     de4:			; <UNDEFINED> instruction: 0xf7ff4479
     de8:			; <UNDEFINED> instruction: 0x4604edd2
     dec:			; <UNDEFINED> instruction: 0xf0002800
     df0:			; <UNDEFINED> instruction: 0xf50d81f9
     df4:			; <UNDEFINED> instruction: 0xf8d97aee
     df8:			; <UNDEFINED> instruction: 0xf7ff0000
     dfc:	strtmi	lr, [r2], -r4, asr #26
     e00:	vst1.16	{d20-d22}, [pc :64], r0
     e04:			; <UNDEFINED> instruction: 0xf7ff5100
     e08:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
     e0c:	eorshi	pc, r1, #0
     e10:			; <UNDEFINED> instruction: 0xf7ff4620
     e14:			; <UNDEFINED> instruction: 0x4650edb0
     e18:			; <UNDEFINED> instruction: 0xf7ff2128
     e1c:	strmi	lr, [r3], -r8, lsl #27
     e20:			; <UNDEFINED> instruction: 0xf0002800
     e24:	adccs	r8, r8, r2, lsl #4
     e28:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
     e2c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     e30:	stmdacs	r0, {r2, r9, sl, lr}
     e34:	orrhi	pc, ip, #0
     e38:			; <UNDEFINED> instruction: 0xf1044603
     e3c:			; <UNDEFINED> instruction: 0xf1040290
     e40:			; <UNDEFINED> instruction: 0x46480170
     e44:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e48:	blls	13ef5c <_IO_stdin_used@@Base+0x13d810>
     e4c:	eorne	lr, r3, #3358720	; 0x334000
     e50:	lsleq	pc, r4, #2	; <UNPREDICTABLE>
     e54:	eoreq	pc, ip, #4, 2
     e58:	smlawtcs	r1, sp, r9, lr
     e5c:	msreq	CPSR_f, r4, lsl #2
     e60:	eoreq	pc, r0, #4, 2
     e64:	tstcs	pc, sp, asr #19
     e68:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
     e6c:	rsbeq	pc, ip, #4, 2
     e70:	tstcs	sp, sp, asr #19
     e74:	msreq	SPSR_f, r4, lsl #2
     e78:	rsbeq	pc, r4, #4, 2
     e7c:	tstcs	fp, sp, asr #19
     e80:	msreq	SPSR_, r4, lsl #2
     e84:	subseq	pc, ip, #4, 2
     e88:	tstcs	r9, sp, asr #19
     e8c:	cmpeq	r8, r4, lsl #2	; <UNPREDICTABLE>
     e90:	subseq	pc, r4, #4, 2
     e94:	tstcs	r7, sp, asr #19
     e98:	cmpeq	r0, r4, lsl #2	; <UNPREDICTABLE>
     e9c:	subeq	pc, ip, #4, 2
     ea0:	tstcs	r5, sp, asr #19
     ea4:	orreq	pc, ip, r4, lsl #2
     ea8:	subeq	pc, r8, #4, 2
     eac:	tstcs	r3, sp, asr #19
     eb0:	orrseq	pc, r8, r4, lsl #2
     eb4:	addeq	pc, r8, #4, 2
     eb8:	tstcs	r1, sp, asr #19
     ebc:	orreq	pc, r4, r4, lsl #2
     ec0:	addeq	pc, r0, #4, 2
     ec4:	smlabtcs	pc, sp, r9, lr	; <UNPREDICTABLE>
     ec8:	cmneq	ip, r4, lsl #2	; <UNPREDICTABLE>
     ecc:	rsbseq	pc, r8, #4, 2
     ed0:	smlabtcs	sp, sp, r9, lr
     ed4:	cmneq	r4, r4, lsl #2	; <UNPREDICTABLE>
     ed8:	subeq	pc, r4, #4, 2
     edc:	smlabtcs	fp, sp, r9, lr
     ee0:	cmpeq	r0, r4, lsl #2	; <UNPREDICTABLE>
     ee4:	eorseq	pc, ip, #4, 2
     ee8:	smlabtcs	r9, sp, r9, lr
     eec:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
     ef0:	eorseq	pc, r4, #4, 2
     ef4:	smlabtcs	r7, sp, r9, lr
     ef8:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
     efc:	eoreq	pc, r4, #4, 2
     f00:	andls	r9, r5, #-2147483647	; 0x80000001
     f04:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
     f08:	andseq	pc, r4, #4, 2
     f0c:	smlabtcs	r3, sp, r9, lr
     f10:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
     f14:	andeq	pc, ip, #4, 2
     f18:	smlabtcs	r1, sp, r9, lr
     f1c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
     f20:	strtmi	r9, [r2], -r0, lsl #2
     f24:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
     f28:			; <UNDEFINED> instruction: 0xf7ff4479
     f2c:	stmdacs	r7!, {r1, r4, r8, sl, fp, sp, lr, pc}
     f30:	orrhi	pc, sp, r0, asr #32
     f34:			; <UNDEFINED> instruction: 0xf0002f00
     f38:	stmdavs	r6!, {r2, r3, r5, r7, r8, pc}
     f3c:			; <UNDEFINED> instruction: 0xf8df462b
     f40:	andcs	r1, r1, ip, ror #12
     f44:			; <UNDEFINED> instruction: 0x2668f8df
     f48:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
     f4c:			; <UNDEFINED> instruction: 0xf8df1600
     f50:	ldrbtmi	r1, [sl], #-1636	; 0xfffff99c
     f54:			; <UNDEFINED> instruction: 0x8660f8df
     f58:			; <UNDEFINED> instruction: 0xf7ff4479
     f5c:	stmiavs	r1!, {r8, sl, fp, sp, lr, pc}
     f60:			; <UNDEFINED> instruction: 0x3658f8df
     f64:			; <UNDEFINED> instruction: 0xf8df2001
     f68:	ldrbtmi	r2, [r8], #1624	; 0x658
     f6c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     f70:			; <UNDEFINED> instruction: 0xf8df3100
     f74:	ldrbtmi	r1, [sl], #-1616	; 0xfffff9b0
     f78:	ldrbtmi	r7, [r9], #-2339	; 0xfffff6dd
     f7c:	stcl	7, cr15, [lr], #1020	; 0x3fc
     f80:			; <UNDEFINED> instruction: 0xf8df6925
     f84:	andcs	r1, r1, r4, asr #12
     f88:			; <UNDEFINED> instruction: 0x3640f8df
     f8c:			; <UNDEFINED> instruction: 0x2640f8df
     f90:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
     f94:	strcc	lr, [r0, #-2509]	; 0xfffff633
     f98:	stmiavs	r3!, {r1, r3, r4, r5, r6, sl, lr}^
     f9c:			; <UNDEFINED> instruction: 0xf7ff9127
     fa0:	stmibvs	r5!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
     fa4:			; <UNDEFINED> instruction: 0xf8df2001
     fa8:			; <UNDEFINED> instruction: 0xf8df362c
     fac:	stmdbls	r7!, {r2, r3, r5, r9, sl, sp}
     fb0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     fb4:	strcc	lr, [r0, #-2509]	; 0xfffff633
     fb8:			; <UNDEFINED> instruction: 0xf7ff6963
     fbc:	blvs	87c304 <_IO_stdin_used@@Base+0x87abb8>
     fc0:			; <UNDEFINED> instruction: 0x3618f8df
     fc4:			; <UNDEFINED> instruction: 0xf8df2001
     fc8:	ldrbtmi	r2, [fp], #-1560	; 0xfffff9e8
     fcc:	smlabtcc	r0, sp, r9, lr
     fd0:			; <UNDEFINED> instruction: 0x1610f8df
     fd4:	bvs	18d21c4 <_IO_stdin_used@@Base+0x18d0a78>
     fd8:			; <UNDEFINED> instruction: 0xf8df4479
     fdc:			; <UNDEFINED> instruction: 0xf7ff560c
     fe0:	blvs	fe9bc2e0 <_IO_stdin_used@@Base+0xfe9bab94>
     fe4:			; <UNDEFINED> instruction: 0xf8df447d
     fe8:			; <UNDEFINED> instruction: 0xf8df3604
     fec:	andcs	r2, r1, r4, lsl #12
     ff0:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
     ff4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
     ff8:	blvs	18ce800 <_IO_stdin_used@@Base+0x18cd0b4>
     ffc:	stc	7, cr15, [lr], #1020	; 0x3fc
    1000:			; <UNDEFINED> instruction: 0xf8df6c26
    1004:			; <UNDEFINED> instruction: 0x462935f0
    1008:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    100c:	ldrbtmi	r2, [fp], #-1
    1010:	strcc	lr, [r0], -sp, asr #19
    1014:	blvs	ff8d2204 <_IO_stdin_used@@Base+0xff8d0ab8>
    1018:	stc	7, cr15, [r0], #1020	; 0x3fc
    101c:			; <UNDEFINED> instruction: 0xf8df6f66
    1020:			; <UNDEFINED> instruction: 0x464135dc
    1024:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    1028:	ldrbtmi	r2, [fp], #-1
    102c:	strcc	lr, [r0], -sp, asr #19
    1030:	cfstrdvs	mvd4, [r3], #-488	; 0xfffffe18
    1034:	ldc	7, cr15, [r2], {255}	; 0xff
    1038:			; <UNDEFINED> instruction: 0xf8df6fe3
    103c:	andcs	r1, r1, r8, asr #11
    1040:	strbvs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1044:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1048:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
    104c:	movwvs	lr, #2509	; 0x9cd
    1050:	svcvs	0x00a3447a
    1054:			; <UNDEFINED> instruction: 0xf7ff9127
    1058:			; <UNDEFINED> instruction: 0xf8d4ec82
    105c:	andcs	r3, r1, r4, lsl #1
    1060:	strvs	pc, [ip, #2271]!	; 0x8df
    1064:	strcs	pc, [ip, #2271]!	; 0x8df
    1068:	ldrbtmi	r9, [lr], #-2343	; 0xfffff6d9
    106c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1070:			; <UNDEFINED> instruction: 0xf8d46300
    1074:			; <UNDEFINED> instruction: 0xf7ff3080
    1078:	ldmib	r4, {r1, r4, r5, r6, sl, fp, sp, lr, pc}^
    107c:			; <UNDEFINED> instruction: 0xf8df6726
    1080:	mulcs	r1, r8, r5
    1084:	ldrcs	pc, [r4, #2271]	; 0x8df
    1088:	ldrne	pc, [r4, #2271]	; 0x8df
    108c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1090:	ldrbtmi	r6, [sl], #-1794	; 0xfffff8fe
    1094:	movwls	r4, #1145	; 0x479
    1098:	ldrdcc	pc, [r8], r4
    109c:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    10a0:	ldrdvs	pc, [ip], r4
    10a4:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    10a8:			; <UNDEFINED> instruction: 0xf8df4641
    10ac:	andcs	r2, r1, ip, ror r5
    10b0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    10b4:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    10b8:			; <UNDEFINED> instruction: 0xf7ff6ca3
    10bc:	stcvs	12, cr14, [r6, #-320]!	; 0xfffffec0
    10c0:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    10c4:			; <UNDEFINED> instruction: 0xf8df4629
    10c8:	andcs	r2, r1, r8, ror #10
    10cc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    10d0:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    10d4:			; <UNDEFINED> instruction: 0xf7ff6ce3
    10d8:	stcvs	12, cr14, [r6, #264]!	; 0x108
    10dc:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    10e0:			; <UNDEFINED> instruction: 0xf8df4629
    10e4:	andcs	r2, r1, r4, asr r5
    10e8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    10ec:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    10f0:			; <UNDEFINED> instruction: 0xf7ff6d63
    10f4:	mcrvs	12, 1, lr, cr1, cr4, {1}
    10f8:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    10fc:			; <UNDEFINED> instruction: 0xf8df2001
    1100:	ldrbtmi	r2, [fp], #-1344	; 0xfffffac0
    1104:	smlabtcc	r0, sp, r9, lr
    1108:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    110c:	cfstrdvs	mvd4, [r3, #488]!	; 0x1e8
    1110:			; <UNDEFINED> instruction: 0xf7ff4479
    1114:	cdpvs	12, 10, cr14, cr6, cr4, {1}
    1118:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    111c:			; <UNDEFINED> instruction: 0xf8df4629
    1120:	andcs	r2, r1, ip, lsr #10
    1124:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1128:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    112c:			; <UNDEFINED> instruction: 0xf7ff6e63
    1130:	stmibvs	r1!, {r1, r2, r4, sl, fp, sp, lr, pc}^
    1134:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    1138:			; <UNDEFINED> instruction: 0xf8df2001
    113c:	ldrbtmi	r2, [fp], #-1304	; 0xfffffae8
    1140:	smlabtcc	r0, sp, r9, lr
    1144:	ldrne	pc, [r0, #-2271]	; 0xfffff721
    1148:	mcrvs	4, 3, r4, cr3, cr10, {3}
    114c:			; <UNDEFINED> instruction: 0xf7ff4479
    1150:	bvs	fe87c170 <_IO_stdin_used@@Base+0xfe87aa24>
    1154:	strcc	pc, [r4, #-2271]	; 0xfffff721
    1158:			; <UNDEFINED> instruction: 0xf8df2001
    115c:	ldrbtmi	r2, [fp], #-1284	; 0xfffffafc
    1160:	smlabtcc	r0, sp, r9, lr
    1164:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1168:	bvs	8d2358 <_IO_stdin_used@@Base+0x8d0c0c>
    116c:			; <UNDEFINED> instruction: 0xf7ff4479
    1170:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    1174:			; <UNDEFINED> instruction: 0xf8df6728
    1178:	strdcs	r3, [r1], -r0
    117c:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1180:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1184:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1188:	strvs	lr, [r2, -sp, asr #19]
    118c:	movwls	r4, #1145	; 0x479
    1190:			; <UNDEFINED> instruction: 0xf7ff6ae3
    1194:			; <UNDEFINED> instruction: 0xf8d4ebe4
    1198:			; <UNDEFINED> instruction: 0xf8df5090
    119c:			; <UNDEFINED> instruction: 0x464134d8
    11a0:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    11a4:	ldrbtmi	r2, [fp], #-1
    11a8:	strcc	lr, [r0, #-2509]	; 0xfffff633
    11ac:	svcvs	0x0023447a
    11b0:	bl	ff53f1b4 <_IO_stdin_used@@Base+0xff53da68>
    11b4:			; <UNDEFINED> instruction: 0xf7ff6820
    11b8:			; <UNDEFINED> instruction: 0xf8dfeb66
    11bc:	bmi	ffd864c4 <_IO_stdin_used@@Base+0xffd84d78>
    11c0:	movwpl	pc, #29965	; 0x750d	; <UNPREDICTABLE>
    11c4:	tstcc	ip, #2030043136	; 0x79000000
    11c8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    11cc:	subsmi	r6, r1, sl, lsl r8
    11d0:			; <UNDEFINED> instruction: 0x81b1f040
    11d4:			; <UNDEFINED> instruction: 0xf50d4620
    11d8:	andlt	r5, r9, r7, lsl #26
    11dc:	svcmi	0x00f0e8bd
    11e0:	bllt	13bf1e4 <_IO_stdin_used@@Base+0x13bda98>
    11e4:	bl	fea3f1e8 <_IO_stdin_used@@Base+0xfea3da9c>
    11e8:	ldrcc	pc, [r4], #2271	; 0x8df
    11ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    11f0:	ldrdhi	pc, [r0], -r3
    11f4:	strmi	r6, [r7], -r2, lsl #16
    11f8:	bcs	92a80 <_IO_stdin_used@@Base+0x91334>
    11fc:	andeq	pc, r5, #79	; 0x4f
    1200:			; <UNDEFINED> instruction: 0xf8dfd03b
    1204:	ldrbtmi	r1, [r9], #-1152	; 0xfffffb80
    1208:	bl	123f20c <_IO_stdin_used@@Base+0x123dac0>
    120c:	ldmdavs	r8!, {r0, r1, r2, r5, ip, pc}
    1210:	bl	1d3f214 <_IO_stdin_used@@Base+0x1d3dac8>
    1214:	strtmi	r9, [fp], -r7, lsr #20
    1218:	andls	r2, r0, r1, lsl #2
    121c:			; <UNDEFINED> instruction: 0xf7ff4640
    1220:			; <UNDEFINED> instruction: 0xf856eba4
    1224:			; <UNDEFINED> instruction: 0xf7ff0c34
    1228:			; <UNDEFINED> instruction: 0xf8dfeb2e
    122c:			; <UNDEFINED> instruction: 0xf50d145c
    1230:	bmi	ff655e54 <_IO_stdin_used@@Base+0xff654708>
    1234:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    1238:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    123c:	subsmi	r6, r1, sl, lsl r8
    1240:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    1244:	cfstr32pl	mvfx15, [r7, #-52]	; 0xffffffcc
    1248:	pop	{r0, r3, ip, sp, pc}
    124c:			; <UNDEFINED> instruction: 0xf8df8ff0
    1250:			; <UNDEFINED> instruction: 0x46483430
    1254:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1258:			; <UNDEFINED> instruction: 0xf8582205
    125c:	ldrbtmi	r3, [r9], #-3
    1260:			; <UNDEFINED> instruction: 0xf7ff681d
    1264:	tstcs	r1, ip, lsl fp
    1268:	strtmi	r4, [r8], -r2, lsl #12
    126c:	bl	1f3f270 <_IO_stdin_used@@Base+0x1f3db24>
    1270:	strtmi	lr, [r0], -r0, lsr #15
    1274:	bl	1fbf278 <_IO_stdin_used@@Base+0x1fbdb2c>
    1278:			; <UNDEFINED> instruction: 0xf8dfe7d7
    127c:	ldrbtmi	r1, [r9], #-1044	; 0xfffffbec
    1280:	bl	33f284 <_IO_stdin_used@@Base+0x33db38>
    1284:	tstcs	r1, fp, lsr #12
    1288:	strbmi	r4, [r0], -r2, lsl #12
    128c:	bl	1b3f290 <_IO_stdin_used@@Base+0x1b3db44>
    1290:	andscs	lr, lr, r7, asr #15
    1294:	bl	3bf298 <_IO_stdin_used@@Base+0x3bdb4c>
    1298:	strmi	r2, [r0], r1, lsl #16
    129c:	cmnhi	r1, r0, asr #6	; <UNPREDICTABLE>
    12a0:			; <UNDEFINED> instruction: 0x463849fc
    12a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    12a8:	b	ffe3f2ac <_IO_stdin_used@@Base+0xffe3db60>
    12ac:	mulge	r4, r4, r8
    12b0:	ldrdlt	pc, [r0], -r4
    12b4:	movteq	pc, #16810	; 0x41aa	; <UNPREDICTABLE>
    12b8:	blcs	592cc4 <_IO_stdin_used@@Base+0x591578>
    12bc:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    12c0:	msreq	CPSR_, r3, lsl r0
    12c4:	andseq	r0, r7, r7, lsl r0
    12c8:	andseq	r0, r7, r7, lsl r0
    12cc:	andseq	r0, r7, r7, lsl r0
    12d0:	andseq	r0, r7, r7, lsl r0
    12d4:	andseq	r0, r7, r7, lsl r0
    12d8:	andseq	r0, r7, r7, lsl r0
    12dc:	tsteq	r8, r7, lsl r0
    12e0:	tsteq	r8, r0, lsl r1
    12e4:	andseq	r0, r7, r7, lsl r0
    12e8:	andseq	r0, r7, r8, lsr #2
    12ec:	tsteq	r0, r7, lsl r0
    12f0:	andcs	r4, r5, #3817472	; 0x3a4000
    12f4:	ldrbtmi	r2, [r9], #-0
    12f8:	b	ff43f2fc <_IO_stdin_used@@Base+0xff43dbb0>
    12fc:	stmdbvs	r0!, {r0, r3, r5, ip, pc}^
    1300:	bvs	8c9b58 <_IO_stdin_used@@Base+0x8c840c>
    1304:	svcmi	0x00e52101
    1308:	stccs	3, cr15, [r7], {192}	; 0xc0
    130c:	andgt	pc, r0, sp, asr #17
    1310:	sbclt	r9, r3, #40, 6	; 0xa0000000
    1314:	b	10d2518 <_IO_stdin_used@@Base+0x10d0dcc>
    1318:	movwls	r5, #4880	; 0x1310
    131c:	ldrtmi	r4, [r8], -r0, ror #23
    1320:	ldrbtmi	r9, [fp], #-1831	; 0xfffff8d9
    1324:	bl	3bf328 <_IO_stdin_used@@Base+0x3bdbdc>
    1328:	ldrdvc	pc, [r4], r4
    132c:	ldrbmi	r9, [r3], -r8, lsr #16
    1330:			; <UNDEFINED> instruction: 0x4649465a
    1334:	svcls	0x00279703
    1338:	andcs	r9, r1, r1
    133c:	svcls	0x00299702
    1340:			; <UNDEFINED> instruction: 0xf7ff9700
    1344:	ldmibmi	r7, {r2, r3, r8, r9, fp, sp, lr, pc}^
    1348:	andcs	r2, r0, r5, lsl #4
    134c:			; <UNDEFINED> instruction: 0xf7ff4479
    1350:	stmibvs	r3!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    1354:	movwls	r4, #9770	; 0x262a
    1358:	movwls	r6, #6435	; 0x1923
    135c:	movwls	r6, #2275	; 0x8e3
    1360:	strmi	r6, [r1], -r3, lsr #17
    1364:			; <UNDEFINED> instruction: 0xf7ff2001
    1368:	stmibmi	pc, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    136c:	andcs	r2, r0, r5, lsl #4
    1370:			; <UNDEFINED> instruction: 0xf7ff4479
    1374:	blvs	ff8fbdcc <_IO_stdin_used@@Base+0xff8fa680>
    1378:	blvs	18e5f84 <_IO_stdin_used@@Base+0x18e4838>
    137c:	blvs	fe8e5f84 <_IO_stdin_used@@Base+0xfe8e4838>
    1380:	strmi	r6, [r1], -r2, lsr #22
    1384:			; <UNDEFINED> instruction: 0xf7ff2001
    1388:	stmibmi	r8, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    138c:	andcs	r2, r0, r5, lsl #4
    1390:			; <UNDEFINED> instruction: 0xf7ff4479
    1394:	blls	9fbdac <_IO_stdin_used@@Base+0x9fa660>
    1398:	bvc	43c9f0 <_IO_stdin_used@@Base+0x43b2a4>
    139c:	blcs	1b910 <_IO_stdin_used@@Base+0x1a1c4>
    13a0:	vmax.u8	d20, d0, d1
    13a4:	ldcl	0, cr8, [r4, #912]	; 0x390
    13a8:	vaddcc.f32	s12, s0, s9
    13ac:	ldclge	0, cr2, [lr, #-4]
    13b0:	bcc	fe43cbd4 <_IO_stdin_used@@Base+0xfe43b488>
    13b4:	bvs	19bcf9c <_IO_stdin_used@@Base+0x19bb850>
    13b8:	bvc	ff9fcfa0 <_IO_stdin_used@@Base+0xff9fb854>
    13bc:	bvs	fe9fcddc <_IO_stdin_used@@Base+0xfe9fb690>
    13c0:	bvc	11fcea8 <_IO_stdin_used@@Base+0x11fb75c>
    13c4:	bpl	9fcee8 <_IO_stdin_used@@Base+0x9fb79c>
    13c8:	bvs	ff1bceac <_IO_stdin_used@@Base+0xff1bb760>
    13cc:	blvs	2bca08 <_IO_stdin_used@@Base+0x2bb2bc>
    13d0:	bvc	7bca28 <_IO_stdin_used@@Base+0x7bb2dc>
    13d4:	bvc	11fcebc <_IO_stdin_used@@Base+0x11fb770>
    13d8:	bvs	9fcdfc <_IO_stdin_used@@Base+0x9fb6b0>
    13dc:	bpl	ff97cec0 <_IO_stdin_used@@Base+0xff97b774>
    13e0:	blcs	57c534 <_IO_stdin_used@@Base+0x57ade8>
    13e4:	bvs	ff1bcec8 <_IO_stdin_used@@Base+0xff1bb77c>
    13e8:	blvs	23ca24 <_IO_stdin_used@@Base+0x23b2d8>
    13ec:	bvc	77ca44 <_IO_stdin_used@@Base+0x77b2f8>
    13f0:	bvc	11fced8 <_IO_stdin_used@@Base+0x11fb78c>
    13f4:	bvs	9fce18 <_IO_stdin_used@@Base+0x9fb6cc>
    13f8:	bvs	ff1bcedc <_IO_stdin_used@@Base+0xff1bb790>
    13fc:	blvs	1bca38 <_IO_stdin_used@@Base+0x1bb2ec>
    1400:	bvc	a3ca58 <_IO_stdin_used@@Base+0xa3b30c>
    1404:	bvc	11fceec <_IO_stdin_used@@Base+0x11fb7a0>
    1408:	bvs	9fce2c <_IO_stdin_used@@Base+0x9fb6e0>
    140c:	bvs	ff1bcef0 <_IO_stdin_used@@Base+0xff1bb7a4>
    1410:	blvs	13ca4c <_IO_stdin_used@@Base+0x13b300>
    1414:	bvc	73ca6c <_IO_stdin_used@@Base+0x73b320>
    1418:	bvc	11fcf00 <_IO_stdin_used@@Base+0x11fb7b4>
    141c:	bvs	9fce40 <_IO_stdin_used@@Base+0x9fb6f4>
    1420:	bvs	ff1bcf04 <_IO_stdin_used@@Base+0xff1bb7b8>
    1424:	blvs	bca60 <_IO_stdin_used@@Base+0xbb314>
    1428:	bvc	47ca80 <_IO_stdin_used@@Base+0x47b334>
    142c:	bvs	11fd014 <_IO_stdin_used@@Base+0x11fb8c8>
    1430:	bvc	fe9fce50 <_IO_stdin_used@@Base+0xfe9fb704>
    1434:	bvc	ff1fcf18 <_IO_stdin_used@@Base+0xff1fb7cc>
    1438:	blvc	3ca74 <_IO_stdin_used@@Base+0x3b328>
    143c:	b	fe3bf440 <_IO_stdin_used@@Base+0xfe3bdcf4>
    1440:	stcvs	6, cr4, [r1], #192	; 0xc0
    1444:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    1448:	ldrdne	pc, [ip], r4
    144c:			; <UNDEFINED> instruction: 0x9327ab45
    1450:	blx	52cba <_IO_stdin_used@@Base+0x5156e>
    1454:			; <UNDEFINED> instruction: 0xf7fff108
    1458:	stclvs	12, cr15, [r1], #356	; 0x164
    145c:			; <UNDEFINED> instruction: 0xf7ff4628
    1460:	ldmibmi	r3, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    1464:	andcs	r2, r0, r5, lsl #4
    1468:			; <UNDEFINED> instruction: 0xf7ff4479
    146c:			; <UNDEFINED> instruction: 0x6e27ea18
    1470:	blls	9d2d40 <_IO_stdin_used@@Base+0x9d15f4>
    1474:	stclvs	7, cr9, [r6, #20]!
    1478:	stcvs	6, cr9, [r6, #16]!
    147c:	stclvs	6, cr9, [r6, #-12]!
    1480:	stcvs	6, cr9, [r6, #-8]!
    1484:	strpl	lr, [r0], -sp, asr #19
    1488:	andcs	r4, r1, r1, lsl #12
    148c:	b	19bf490 <_IO_stdin_used@@Base+0x19bdd44>
    1490:	andcs	r4, r5, #136, 18	; 0x220000
    1494:	ldrbtmi	r2, [r9], #-0
    1498:	b	3f49c <_IO_stdin_used@@Base+0x3dd50>
    149c:	blcs	15c030 <_IO_stdin_used@@Base+0x15a8e4>
    14a0:	stmdble	r3, {r0, r9, sl, lr}^
    14a4:	ldrbtmi	r4, [sl], #-2692	; 0xfffff57c
    14a8:	tstpl	pc, #212, 18	; 0x350000
    14ac:	ldcle	13, cr2, [r8, #-0]
    14b0:	ldccc	8, cr4, [r4, #-520]	; 0xfffffdf8
    14b4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    14b8:	andcs	r5, r1, r0
    14bc:	b	13bf4c0 <_IO_stdin_used@@Base+0x13bdd74>
    14c0:	ldmdbmi	pc!, {r3, r4, r5, r6, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    14c4:	andcs	r2, r0, r5, lsl #4
    14c8:			; <UNDEFINED> instruction: 0xf7ff4479
    14cc:	eorls	lr, r9, r8, ror #19
    14d0:	ldmdbmi	ip!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
    14d4:	andcs	r2, r0, r5, lsl #4
    14d8:			; <UNDEFINED> instruction: 0xf7ff4479
    14dc:	eorls	lr, r9, r0, ror #19
    14e0:	ldmdbmi	r9!, {r0, r2, r3, r8, r9, sl, sp, lr, pc}^
    14e4:	andcs	r2, r0, r5, lsl #4
    14e8:			; <UNDEFINED> instruction: 0xf7ff4479
    14ec:	ldrdls	lr, [r9], -r8	; <UNPREDICTABLE>
    14f0:	ldmdbmi	r6!, {r0, r2, r8, r9, sl, sp, lr, pc}^
    14f4:	andcs	r2, r0, r5, lsl #4
    14f8:			; <UNDEFINED> instruction: 0xf7ff4479
    14fc:	ldrdls	lr, [r9], -r0	; <UNPREDICTABLE>
    1500:	ldmdbmi	r3!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1504:	andcs	r2, r0, r5, lsl #4
    1508:			; <UNDEFINED> instruction: 0xf7ff4479
    150c:	eorls	lr, r9, r8, asr #19
    1510:	ldmdbmi	r0!, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1514:	andcs	r2, r0, r5, lsl #4
    1518:			; <UNDEFINED> instruction: 0xf7ff4479
    151c:	eorls	lr, r9, r0, asr #19
    1520:	stmdami	sp!, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1524:	streq	pc, [r1, #-453]	; 0xfffffe3b
    1528:			; <UNDEFINED> instruction: 0xe7c44478
    152c:	ldrbtmi	r4, [sl], #-2667	; 0xfffff595
    1530:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    1534:			; <UNDEFINED> instruction: 0xf7ffe7b8
    1538:	stmdbmi	r9!, {r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    153c:	andcs	r2, r0, r5, lsl #4
    1540:			; <UNDEFINED> instruction: 0xf7ff4479
    1544:			; <UNDEFINED> instruction: 0xf7ffe9ac
    1548:	andcs	lr, r1, r2, asr #19
    154c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1550:	andcs	r4, r5, #76800	; 0x12c00
    1554:			; <UNDEFINED> instruction: 0xf8584963
    1558:	ldrbtmi	r3, [r9], #-3
    155c:			; <UNDEFINED> instruction: 0xf7ff681c
    1560:			; <UNDEFINED> instruction: 0x2101e99e
    1564:	strtmi	r4, [r0], -r2, lsl #12
    1568:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    156c:	blmi	17baee8 <_IO_stdin_used@@Base+0x17b979c>
    1570:	ldmdbmi	lr, {r1, r5, r6, r9, sp}^
    1574:	ldrbtmi	r4, [fp], #-2142	; 0xfffff7a2
    1578:	tstcc	r4, #2030043136	; 0x79000000
    157c:			; <UNDEFINED> instruction: 0xf7ff4478
    1580:	blmi	173be00 <_IO_stdin_used@@Base+0x173a6b4>
    1584:	ldmdbmi	ip, {r0, r5, r7, r9, sp}^
    1588:	ldrbtmi	r4, [fp], #-2140	; 0xfffff7a4
    158c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1590:	b	53f594 <_IO_stdin_used@@Base+0x53de48>
    1594:			; <UNDEFINED> instruction: 0x000121b4
    1598:	andeq	r0, r0, ip, lsl #1
    159c:	andeq	r0, r0, ip, lsl #21
    15a0:	andeq	r2, r1, r0, lsl #3
    15a4:	andeq	r0, r0, r4, lsl lr
    15a8:	andeq	r0, r0, r8, asr #19
    15ac:	andeq	r0, r0, r0, ror sl
    15b0:	andeq	r0, r0, r6, asr #20
    15b4:	andeq	r0, r0, r4, asr #20
    15b8:	andeq	r0, r0, r6, lsr fp
    15bc:	andeq	r0, r0, r8, ror sl
    15c0:	andeq	r0, r0, sl, asr #20
    15c4:	andeq	r0, r0, lr, asr #20
    15c8:	andeq	r0, r0, r4, ror #20
    15cc:	andeq	r0, r0, lr, ror sl
    15d0:	andeq	r0, r0, r4, asr sl
    15d4:	andeq	r0, r0, r0, ror sl
    15d8:	andeq	r0, r0, r6, ror #20
    15dc:	andeq	r0, r0, r6, lsl #21
    15e0:	andeq	r0, r0, r4, asr sl
    15e4:	andeq	r0, r0, r8, asr sl
    15e8:	andeq	r0, r0, ip, ror sl
    15ec:	andeq	r0, r0, lr, lsl #21
    15f0:	andeq	r0, r0, r4, ror #20
    15f4:	andeq	r0, r0, r2, lsl #21
    15f8:	andeq	r0, r0, r4, ror sl
    15fc:	muleq	r0, r6, sl
    1600:	andeq	r0, r0, r8, ror #20
    1604:	andeq	r0, r0, r8, lsl #21
    1608:	andeq	r0, r0, r6, lsr #21
    160c:	andeq	r0, r0, r8, ror sl
    1610:	muleq	r0, sl, sl
    1614:	muleq	r0, r0, sl
    1618:			; <UNDEFINED> instruction: 0x00000ab0
    161c:	andeq	r0, r0, lr, ror sl
    1620:	andeq	r0, r0, r8, lsl #21
    1624:	andeq	r0, r0, r0, lsr #21
    1628:	muleq	r0, r2, sl
    162c:	muleq	r0, r0, sl
    1630:	andeq	r0, r0, r2, lsl #21
    1634:	andeq	r0, r0, r8, lsl #21
    1638:	andeq	r0, r0, sl, ror sl
    163c:	andeq	r0, r0, r2, lsr #21
    1640:	andeq	r0, r0, r0, ror sl
    1644:	andeq	r0, r0, r4, ror sl
    1648:	muleq	r0, r0, sl
    164c:	andeq	r0, r0, r2, lsl #21
    1650:	andeq	r0, r0, r6, lsr #21
    1654:	andeq	r0, r0, r4, ror sl
    1658:	andeq	r0, r0, r8, ror sl
    165c:			; <UNDEFINED> instruction: 0x00000aba
    1660:	andeq	r0, r0, r8, lsl #21
    1664:	muleq	r0, r0, sl
    1668:	andeq	r0, r0, r8, asr #21
    166c:	muleq	r0, lr, sl
    1670:	andeq	r0, r0, r0, lsr #21
    1674:	andeq	r0, r0, sl, asr #21
    1678:			; <UNDEFINED> instruction: 0x00000ab8
    167c:	muleq	r1, r0, sp
    1680:	muleq	r0, r4, r0
    1684:	muleq	r0, r2, r6
    1688:	andeq	r1, r1, lr, lsl sp
    168c:	andeq	r0, r0, r2, asr #26
    1690:	strdeq	r0, [r0], -r2
    1694:	strdeq	r0, [r0], -r2
    1698:	andeq	r0, r0, r6, lsr r5
    169c:	andeq	r1, r1, r4, lsr #26
    16a0:	strdeq	r0, [r0], -r2
    16a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16a8:	andeq	r0, r0, r4, lsr #20
    16ac:	andeq	r0, r0, ip, ror #20
    16b0:	andeq	r0, r0, r4, lsr sl
    16b4:	andeq	r0, r0, sl, asr #21
    16b8:	andeq	r0, r0, r6, lsl #7
    16bc:	andeq	r0, r0, r0, lsl #7
    16c0:	andeq	r0, r0, r4, lsr r8
    16c4:	andeq	r0, r0, ip, lsr #16
    16c8:	strdeq	r0, [r0], -ip
    16cc:	andeq	r0, r0, r4, ror #15
    16d0:	andeq	r0, r0, r8, ror #15
    16d4:	strdeq	r0, [r0], -r4
    16d8:	andeq	r0, r0, ip, ror #6
    16dc:	andeq	r1, r1, lr, lsl #18
    16e0:	andeq	r0, r0, r0, lsl r3
    16e4:	andeq	r0, r0, sl, ror #6
    16e8:	andeq	r0, r0, r2, lsr ip
    16ec:	andeq	r0, r0, r4, lsl #14
    16f0:	andeq	r0, r0, r0, lsl r9
    16f4:	andeq	r0, r0, lr, lsl ip
    16f8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16fc:	strdeq	r0, [r0], -lr
    1700:	mvnsmi	lr, #737280	; 0xb4000
    1704:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1708:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    170c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1710:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1714:	blne	1d92910 <_IO_stdin_used@@Base+0x1d911c4>
    1718:	strhle	r1, [sl], -r6
    171c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1720:	svccc	0x0004f855
    1724:	strbmi	r3, [sl], -r1, lsl #8
    1728:	ldrtmi	r4, [r8], -r1, asr #12
    172c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1730:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1734:	svclt	0x000083f8
    1738:	andeq	r1, r1, sl, lsr #14
    173c:	andeq	r1, r1, r0, lsr #14
    1740:	svclt	0x00004770

Disassembly of section .fini:

00001744 <.fini>:
    1744:	push	{r3, lr}
    1748:	pop	{r3, pc}
