// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Wed Aug 29 02:17:14 2018
// Host        : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_image_core_0_0_sim_netlist.v
// Design      : design_1_image_core_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
   (src_axis_TREADY,
    real_start_status_reg,
    start_control_reg,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    Q,
    AXIvideo2Mat_U0_img_rows_V_read,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    src_axis_TVALID,
    p_src_data_stream_2_s_full_n,
    p_src_data_stream_1_s_full_n,
    p_src_data_stream_0_s_full_n,
    ap_condition_564,
    p_src_cols_V_channel3_full_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_1,
    p_src_cols_V_channel_empty_n,
    p_src_rows_V_channel3_full_n,
    p_src_rows_V_channel_empty_n,
    start_for_Duplicate_U0_full_n,
    src_axis_TLAST,
    src_axis_TUSER,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_start,
    shiftReg_ce,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    src_axis_TDATA);
  output src_axis_TREADY;
  output real_start_status_reg;
  output start_control_reg;
  output AXIvideo2Mat_U0_img_data_stream_0_V_write;
  output [0:0]Q;
  output AXIvideo2Mat_U0_img_rows_V_read;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output internal_empty_n_reg_3;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input src_axis_TVALID;
  input p_src_data_stream_2_s_full_n;
  input p_src_data_stream_1_s_full_n;
  input p_src_data_stream_0_s_full_n;
  input ap_condition_564;
  input p_src_cols_V_channel3_full_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_1;
  input p_src_cols_V_channel_empty_n;
  input p_src_rows_V_channel3_full_n;
  input p_src_rows_V_channel_empty_n;
  input start_for_Duplicate_U0_full_n;
  input [0:0]src_axis_TLAST;
  input [0:0]src_axis_TUSER;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_start;
  input shiftReg_ce;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  input [9:0]\SRL_SIG_reg[1][9] ;
  input [8:0]\SRL_SIG_reg[1][8] ;
  input [23:0]src_axis_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire AXI_video_strm_V_data_V_0_ack_out;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel3;
  wire AXI_video_strm_V_data_V_0_sel344_out;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire \ap_CS_fsm[4]_i_3_n_0 ;
  wire \ap_CS_fsm[4]_i_4_n_0 ;
  wire \ap_CS_fsm[4]_i_5_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg[4]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_3 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_564;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_1;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire [23:0]axi_data_V1_i_reg_185;
  wire \axi_data_V1_i_reg_185[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_185[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_240;
  wire \axi_data_V_1_i_reg_240[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_240[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_3_i_reg_299;
  wire axi_last_V1_i_reg_175;
  wire \axi_last_V1_i_reg_175[0]_i_1_n_0 ;
  wire axi_last_V_2_i_phi_fu_256_p4;
  wire axi_last_V_3_i_reg_287;
  wire \axi_last_V_3_i_reg_287[0]_i_1_n_0 ;
  wire brmerge_i_fu_371_p2;
  wire \brmerge_i_reg_457[0]_i_1_n_0 ;
  wire \brmerge_i_reg_457_reg_n_0_[0] ;
  wire \eol_2_i_reg_276[0]_i_1_n_0 ;
  wire \eol_2_i_reg_276[0]_i_2_n_0 ;
  wire \eol_2_i_reg_276_reg_n_0_[0] ;
  wire eol_i_reg_217;
  wire \eol_i_reg_217_reg_n_0_[0] ;
  wire eol_reg_229;
  wire \eol_reg_229[0]_i_2_n_0 ;
  wire \eol_reg_229_reg_n_0_[0] ;
  wire \exitcond_i_reg_448[0]_i_1_n_0 ;
  wire \exitcond_i_reg_448_reg_n_0_[0] ;
  wire [7:0]i_V_fu_347_p2;
  wire [7:0]i_V_reg_443;
  wire \i_V_reg_443[7]_i_2_n_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_empty_n_reg_3;
  wire [8:0]j_V_fu_362_p2;
  wire p_10_in;
  wire p_12_in;
  wire [23:0]p_1_in;
  wire p_54_in;
  wire p_7_i_reg_206;
  wire p_7_i_reg_2060;
  wire \p_7_i_reg_206[8]_i_10_n_0 ;
  wire \p_7_i_reg_206[8]_i_6_n_0 ;
  wire \p_7_i_reg_206[8]_i_7_n_0 ;
  wire \p_7_i_reg_206[8]_i_8_n_0 ;
  wire \p_7_i_reg_206[8]_i_9_n_0 ;
  wire \p_7_i_reg_206_reg[8]_i_4_n_0 ;
  wire \p_7_i_reg_206_reg[8]_i_4_n_1 ;
  wire \p_7_i_reg_206_reg[8]_i_4_n_2 ;
  wire \p_7_i_reg_206_reg[8]_i_4_n_3 ;
  wire [8:0]p_7_i_reg_206_reg__0;
  wire [7:0]p_i_reg_195;
  wire p_src_cols_V_channel3_full_n;
  wire p_src_cols_V_channel_empty_n;
  wire p_src_data_stream_0_s_full_n;
  wire p_src_data_stream_1_s_full_n;
  wire p_src_data_stream_2_s_full_n;
  wire p_src_rows_V_channel3_full_n;
  wire p_src_rows_V_channel_empty_n;
  wire real_start_status_reg;
  wire real_start_status_reg_i_1_n_0;
  wire shiftReg_ce;
  wire sof_1_i_fu_104;
  wire \sof_1_i_fu_104[0]_i_1_n_0 ;
  wire [23:0]src_axis_TDATA;
  wire [0:0]src_axis_TLAST;
  wire src_axis_TREADY;
  wire [0:0]src_axis_TUSER;
  wire src_axis_TVALID;
  wire start_control_reg;
  wire start_control_reg_i_1_n_0;
  wire start_for_Duplicate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire [9:0]tmp_95_reg_414;
  wire [23:0]tmp_data_V_reg_419;
  wire tmp_last_V_reg_427;
  wire [8:0]tmp_reg_409;
  wire [3:3]\NLW_ap_CS_fsm_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_7_i_reg_206_reg[8]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(src_axis_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(src_axis_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(src_axis_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(src_axis_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(src_axis_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(src_axis_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(src_axis_TVALID),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF3FB)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(src_axis_TREADY),
        .I1(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_out),
        .I3(src_axis_TVALID),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT6 #(
    .INIT(64'hF8F8F8F8FFF8F8F8)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I3(AXI_video_strm_V_data_V_0_sel3),
        .I4(p_54_in),
        .I5(\brmerge_i_reg_457_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\eol_2_i_reg_276_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_5 
       (.I0(\exitcond_i_reg_448_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(p_54_in));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(src_axis_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(src_axis_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(src_axis_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(src_axis_TVALID),
        .I1(AXI_video_strm_V_last_V_0_ack_in),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_last_V_0_ack_in),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(src_axis_TVALID),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_out),
        .I3(src_axis_TVALID),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(src_axis_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(src_axis_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(src_axis_TVALID),
        .I1(AXI_video_strm_V_user_V_0_ack_in),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_user_V_0_ack_in),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(src_axis_TVALID),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_out),
        .I3(src_axis_TVALID),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_240[16]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[8]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(\SRL_SIG_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[0]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_240[17]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[9]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[1]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_240[18]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[10]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(\SRL_SIG_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[2]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_240[19]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[11]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(\SRL_SIG_reg[0][7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[3]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_240[20]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[12]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[4]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_240[21]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[13]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(\SRL_SIG_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[5]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_240[22]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_240[14]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(\SRL_SIG_reg[0][7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_240[6]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_240[23]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(axi_data_V_1_i_reg_240[15]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(\SRL_SIG_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(axi_data_V_1_i_reg_240[7]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I1(ap_CS_fsm_state4),
        .I2(ap_condition_564),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02A2AAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(AXI_video_strm_V_user_V_0_payload_A),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .I3(AXI_video_strm_V_user_V_0_payload_B),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I5(AXIvideo2Mat_U0_img_rows_V_read),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_B),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hB0F0FFFFB0F0B0F0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(AXI_video_strm_V_data_V_0_sel3),
        .I4(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(tmp_reg_409[8]),
        .I1(p_i_reg_195[6]),
        .I2(tmp_reg_409[6]),
        .I3(tmp_reg_409[7]),
        .I4(p_i_reg_195[7]),
        .O(\ap_CS_fsm[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(p_i_reg_195[4]),
        .I1(tmp_reg_409[4]),
        .I2(p_i_reg_195[3]),
        .I3(tmp_reg_409[3]),
        .I4(tmp_reg_409[5]),
        .I5(p_i_reg_195[5]),
        .O(\ap_CS_fsm[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(p_i_reg_195[1]),
        .I1(tmp_reg_409[1]),
        .I2(p_i_reg_195[0]),
        .I3(tmp_reg_409[0]),
        .I4(tmp_reg_409[2]),
        .I5(p_i_reg_195[2]),
        .O(\ap_CS_fsm[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel3),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(\exitcond_i_reg_448_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(AXI_video_strm_V_data_V_0_sel3));
  LUT5 #(
    .INIT(32'h80808000)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(p_src_data_stream_2_s_full_n),
        .I1(p_src_data_stream_1_s_full_n),
        .I2(p_src_data_stream_0_s_full_n),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\brmerge_i_reg_457_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8C8C8CCC)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\eol_2_i_reg_276_reg_n_0_[0] ),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\eol_2_i_reg_276_reg_n_0_[0] ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2_CO_UNCONNECTED [3],\ap_CS_fsm_reg[4]_i_2_n_1 ,\ap_CS_fsm_reg[4]_i_2_n_2 ,\ap_CS_fsm_reg[4]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[4]_i_3_n_0 ,\ap_CS_fsm[4]_i_4_n_0 ,\ap_CS_fsm[4]_i_5_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I3(ap_rst_n),
        .I4(p_12_in),
        .I5(\p_7_i_reg_206_reg[8]_i_4_n_0 ),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0C0A000A0A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I4(ap_CS_fsm_state4),
        .I5(p_12_in),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'hDDDDD555DDDD5555)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\eol_2_i_reg_276_reg_n_0_[0] ),
        .I5(AXI_video_strm_V_last_V_0_data_out),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter1_reg_n_0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state7),
        .I4(p_10_in),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ap_enable_reg_pp2_iter1_i_2
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\eol_2_i_reg_276_reg_n_0_[0] ),
        .O(p_10_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_rst_n),
        .I4(ap_start),
        .I5(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[0]_i_1 
       (.I0(tmp_data_V_reg_419[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[0]),
        .O(\axi_data_V1_i_reg_185[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[10]_i_1 
       (.I0(tmp_data_V_reg_419[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[10]),
        .O(\axi_data_V1_i_reg_185[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[11]_i_1 
       (.I0(tmp_data_V_reg_419[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[11]),
        .O(\axi_data_V1_i_reg_185[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[12]_i_1 
       (.I0(tmp_data_V_reg_419[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[12]),
        .O(\axi_data_V1_i_reg_185[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[13]_i_1 
       (.I0(tmp_data_V_reg_419[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[13]),
        .O(\axi_data_V1_i_reg_185[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[14]_i_1 
       (.I0(tmp_data_V_reg_419[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[14]),
        .O(\axi_data_V1_i_reg_185[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[15]_i_1 
       (.I0(tmp_data_V_reg_419[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[15]),
        .O(\axi_data_V1_i_reg_185[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[16]_i_1 
       (.I0(tmp_data_V_reg_419[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[16]),
        .O(\axi_data_V1_i_reg_185[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[17]_i_1 
       (.I0(tmp_data_V_reg_419[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[17]),
        .O(\axi_data_V1_i_reg_185[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[18]_i_1 
       (.I0(tmp_data_V_reg_419[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[18]),
        .O(\axi_data_V1_i_reg_185[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[19]_i_1 
       (.I0(tmp_data_V_reg_419[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[19]),
        .O(\axi_data_V1_i_reg_185[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[1]_i_1 
       (.I0(tmp_data_V_reg_419[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[1]),
        .O(\axi_data_V1_i_reg_185[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[20]_i_1 
       (.I0(tmp_data_V_reg_419[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[20]),
        .O(\axi_data_V1_i_reg_185[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[21]_i_1 
       (.I0(tmp_data_V_reg_419[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[21]),
        .O(\axi_data_V1_i_reg_185[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[22]_i_1 
       (.I0(tmp_data_V_reg_419[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[22]),
        .O(\axi_data_V1_i_reg_185[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[23]_i_1 
       (.I0(tmp_data_V_reg_419[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[23]),
        .O(\axi_data_V1_i_reg_185[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[2]_i_1 
       (.I0(tmp_data_V_reg_419[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[2]),
        .O(\axi_data_V1_i_reg_185[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[3]_i_1 
       (.I0(tmp_data_V_reg_419[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[3]),
        .O(\axi_data_V1_i_reg_185[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[4]_i_1 
       (.I0(tmp_data_V_reg_419[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[4]),
        .O(\axi_data_V1_i_reg_185[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[5]_i_1 
       (.I0(tmp_data_V_reg_419[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[5]),
        .O(\axi_data_V1_i_reg_185[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[6]_i_1 
       (.I0(tmp_data_V_reg_419[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[6]),
        .O(\axi_data_V1_i_reg_185[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[7]_i_1 
       (.I0(tmp_data_V_reg_419[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[7]),
        .O(\axi_data_V1_i_reg_185[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[8]_i_1 
       (.I0(tmp_data_V_reg_419[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[8]),
        .O(\axi_data_V1_i_reg_185[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_185[9]_i_1 
       (.I0(tmp_data_V_reg_419[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_299[9]),
        .O(\axi_data_V1_i_reg_185[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_185[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_185[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[0]_i_1 
       (.I0(axi_data_V_1_i_reg_240[0]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[0]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[0]),
        .O(\axi_data_V_1_i_reg_240[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[10]_i_1 
       (.I0(axi_data_V_1_i_reg_240[10]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[10]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[10]),
        .O(\axi_data_V_1_i_reg_240[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[11]_i_1 
       (.I0(axi_data_V_1_i_reg_240[11]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[11]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[11]),
        .O(\axi_data_V_1_i_reg_240[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[12]_i_1 
       (.I0(axi_data_V_1_i_reg_240[12]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[12]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[12]),
        .O(\axi_data_V_1_i_reg_240[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[13]_i_1 
       (.I0(axi_data_V_1_i_reg_240[13]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[13]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[13]),
        .O(\axi_data_V_1_i_reg_240[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[14]_i_1 
       (.I0(axi_data_V_1_i_reg_240[14]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[14]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[14]),
        .O(\axi_data_V_1_i_reg_240[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[15]_i_1 
       (.I0(axi_data_V_1_i_reg_240[15]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[15]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[15]),
        .O(\axi_data_V_1_i_reg_240[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[16]_i_1 
       (.I0(axi_data_V_1_i_reg_240[16]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[16]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[16]),
        .O(\axi_data_V_1_i_reg_240[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[17]_i_1 
       (.I0(axi_data_V_1_i_reg_240[17]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[17]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[17]),
        .O(\axi_data_V_1_i_reg_240[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[18]_i_1 
       (.I0(axi_data_V_1_i_reg_240[18]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[18]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[18]),
        .O(\axi_data_V_1_i_reg_240[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[19]_i_1 
       (.I0(axi_data_V_1_i_reg_240[19]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[19]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[19]),
        .O(\axi_data_V_1_i_reg_240[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[1]_i_1 
       (.I0(axi_data_V_1_i_reg_240[1]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[1]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[1]),
        .O(\axi_data_V_1_i_reg_240[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[20]_i_1 
       (.I0(axi_data_V_1_i_reg_240[20]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[20]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[20]),
        .O(\axi_data_V_1_i_reg_240[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[21]_i_1 
       (.I0(axi_data_V_1_i_reg_240[21]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[21]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[21]),
        .O(\axi_data_V_1_i_reg_240[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[22]_i_1 
       (.I0(axi_data_V_1_i_reg_240[22]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[22]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[22]),
        .O(\axi_data_V_1_i_reg_240[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[23]_i_1 
       (.I0(axi_data_V_1_i_reg_240[23]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[23]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[23]),
        .O(\axi_data_V_1_i_reg_240[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[2]_i_1 
       (.I0(axi_data_V_1_i_reg_240[2]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[2]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[2]),
        .O(\axi_data_V_1_i_reg_240[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[3]_i_1 
       (.I0(axi_data_V_1_i_reg_240[3]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[3]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[3]),
        .O(\axi_data_V_1_i_reg_240[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[4]_i_1 
       (.I0(axi_data_V_1_i_reg_240[4]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[4]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[4]),
        .O(\axi_data_V_1_i_reg_240[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[5]_i_1 
       (.I0(axi_data_V_1_i_reg_240[5]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[5]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[5]),
        .O(\axi_data_V_1_i_reg_240[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[6]_i_1 
       (.I0(axi_data_V_1_i_reg_240[6]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[6]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[6]),
        .O(\axi_data_V_1_i_reg_240[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[7]_i_1 
       (.I0(axi_data_V_1_i_reg_240[7]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[7]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[7]),
        .O(\axi_data_V_1_i_reg_240[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[8]_i_1 
       (.I0(axi_data_V_1_i_reg_240[8]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[8]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[8]),
        .O(\axi_data_V_1_i_reg_240[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_240[9]_i_1 
       (.I0(axi_data_V_1_i_reg_240[9]),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_data_out[9]),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_data_V1_i_reg_185[9]),
        .O(\axi_data_V_1_i_reg_240[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\axi_data_V_1_i_reg_240[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_240[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[0]_i_1 
       (.I0(axi_data_V_1_i_reg_240[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[10]_i_1 
       (.I0(axi_data_V_1_i_reg_240[10]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[11]_i_1 
       (.I0(axi_data_V_1_i_reg_240[11]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[12]_i_1 
       (.I0(axi_data_V_1_i_reg_240[12]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[13]_i_1 
       (.I0(axi_data_V_1_i_reg_240[13]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[14]_i_1 
       (.I0(axi_data_V_1_i_reg_240[14]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[15]_i_1 
       (.I0(axi_data_V_1_i_reg_240[15]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[16]_i_1 
       (.I0(axi_data_V_1_i_reg_240[16]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[17]_i_1 
       (.I0(axi_data_V_1_i_reg_240[17]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[18]_i_1 
       (.I0(axi_data_V_1_i_reg_240[18]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[19]_i_1 
       (.I0(axi_data_V_1_i_reg_240[19]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[1]_i_1 
       (.I0(axi_data_V_1_i_reg_240[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[20]_i_1 
       (.I0(axi_data_V_1_i_reg_240[20]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[21]_i_1 
       (.I0(axi_data_V_1_i_reg_240[21]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[22]_i_1 
       (.I0(axi_data_V_1_i_reg_240[22]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(p_1_in[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[23]_i_1 
       (.I0(axi_data_V_1_i_reg_240[23]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[2]_i_1 
       (.I0(axi_data_V_1_i_reg_240[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[3]_i_1 
       (.I0(axi_data_V_1_i_reg_240[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[4]_i_1 
       (.I0(axi_data_V_1_i_reg_240[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[5]_i_1 
       (.I0(axi_data_V_1_i_reg_240[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[6]_i_1 
       (.I0(axi_data_V_1_i_reg_240[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[7]_i_1 
       (.I0(axi_data_V_1_i_reg_240[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[8]_i_1 
       (.I0(axi_data_V_1_i_reg_240[8]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_299[9]_i_1 
       (.I0(axi_data_V_1_i_reg_240[9]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_3_i_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_3_i_reg_299[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(axi_data_V_3_i_reg_299[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(axi_data_V_3_i_reg_299[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(axi_data_V_3_i_reg_299[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(axi_data_V_3_i_reg_299[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[14] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(axi_data_V_3_i_reg_299[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[15] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(axi_data_V_3_i_reg_299[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[16] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(axi_data_V_3_i_reg_299[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[17] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(axi_data_V_3_i_reg_299[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[18] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(axi_data_V_3_i_reg_299[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[19] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(axi_data_V_3_i_reg_299[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_3_i_reg_299[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[20] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(axi_data_V_3_i_reg_299[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[21] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(axi_data_V_3_i_reg_299[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[22] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(axi_data_V_3_i_reg_299[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[23] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(axi_data_V_3_i_reg_299[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_3_i_reg_299[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_3_i_reg_299[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_3_i_reg_299[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_3_i_reg_299[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_3_i_reg_299[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_3_i_reg_299[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(axi_data_V_3_i_reg_299[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(axi_data_V_3_i_reg_299[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_175[0]_i_1 
       (.I0(tmp_last_V_reg_427),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_287),
        .O(\axi_last_V1_i_reg_175[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_175[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_175),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_287[0]_i_1 
       (.I0(\eol_reg_229_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_287[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_287[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_287),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \brmerge_i_reg_457[0]_i_1 
       (.I0(brmerge_i_fu_371_p2),
        .I1(p_12_in),
        .I2(\p_7_i_reg_206_reg[8]_i_4_n_0 ),
        .I3(\brmerge_i_reg_457_reg_n_0_[0] ),
        .O(\brmerge_i_reg_457[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \brmerge_i_reg_457[0]_i_2 
       (.I0(sof_1_i_fu_104),
        .I1(\eol_i_reg_217_reg_n_0_[0] ),
        .I2(\exitcond_i_reg_448_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(axi_last_V_2_i_phi_fu_256_p4),
        .O(brmerge_i_fu_371_p2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_457[0]_i_3 
       (.I0(\eol_reg_229_reg_n_0_[0] ),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(axi_last_V_2_i_phi_fu_256_p4));
  FDRE \brmerge_i_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_457[0]_i_1_n_0 ),
        .Q(\brmerge_i_reg_457_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \eol_2_i_reg_276[0]_i_1 
       (.I0(\eol_2_i_reg_276_reg_n_0_[0] ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_CS_fsm_state7),
        .O(\eol_2_i_reg_276[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_276[0]_i_2 
       (.I0(\eol_i_reg_217_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_276[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_276[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_276[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_276_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \eol_i_reg_217[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I4(\eol_reg_229_reg_n_0_[0] ),
        .I5(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .O(eol_i_reg_217));
  FDRE \eol_i_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(eol_i_reg_217),
        .Q(\eol_i_reg_217_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \eol_reg_229[0]_i_1 
       (.I0(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I1(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I2(ap_CS_fsm_state4),
        .O(eol_reg_229));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_229[0]_i_2 
       (.I0(\eol_reg_229_reg_n_0_[0] ),
        .I1(\brmerge_i_reg_457_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(axi_last_V1_i_reg_175),
        .O(\eol_reg_229[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \eol_reg_229[0]_i_3 
       (.I0(AXI_video_strm_V_data_V_0_sel3),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond_i_reg_448_reg_n_0_[0] ),
        .O(AXIvideo2Mat_U0_img_data_stream_0_V_write));
  FDRE \eol_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_229),
        .D(\eol_reg_229[0]_i_2_n_0 ),
        .Q(\eol_reg_229_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_448[0]_i_1 
       (.I0(\p_7_i_reg_206_reg[8]_i_4_n_0 ),
        .I1(p_12_in),
        .I2(\exitcond_i_reg_448_reg_n_0_[0] ),
        .O(\exitcond_i_reg_448[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_448[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_448_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_443[0]_i_1 
       (.I0(p_i_reg_195[0]),
        .O(i_V_fu_347_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_443[1]_i_1 
       (.I0(p_i_reg_195[0]),
        .I1(p_i_reg_195[1]),
        .O(i_V_fu_347_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_443[2]_i_1 
       (.I0(p_i_reg_195[0]),
        .I1(p_i_reg_195[1]),
        .I2(p_i_reg_195[2]),
        .O(i_V_fu_347_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_443[3]_i_1 
       (.I0(p_i_reg_195[1]),
        .I1(p_i_reg_195[0]),
        .I2(p_i_reg_195[2]),
        .I3(p_i_reg_195[3]),
        .O(i_V_fu_347_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_443[4]_i_1 
       (.I0(p_i_reg_195[2]),
        .I1(p_i_reg_195[0]),
        .I2(p_i_reg_195[1]),
        .I3(p_i_reg_195[3]),
        .I4(p_i_reg_195[4]),
        .O(i_V_fu_347_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_443[5]_i_1 
       (.I0(p_i_reg_195[3]),
        .I1(p_i_reg_195[1]),
        .I2(p_i_reg_195[0]),
        .I3(p_i_reg_195[2]),
        .I4(p_i_reg_195[4]),
        .I5(p_i_reg_195[5]),
        .O(i_V_fu_347_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_443[6]_i_1 
       (.I0(\i_V_reg_443[7]_i_2_n_0 ),
        .I1(p_i_reg_195[6]),
        .O(i_V_fu_347_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_443[7]_i_1 
       (.I0(\i_V_reg_443[7]_i_2_n_0 ),
        .I1(p_i_reg_195[6]),
        .I2(p_i_reg_195[7]),
        .O(i_V_fu_347_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_443[7]_i_2 
       (.I0(p_i_reg_195[5]),
        .I1(p_i_reg_195[3]),
        .I2(p_i_reg_195[1]),
        .I3(p_i_reg_195[0]),
        .I4(p_i_reg_195[2]),
        .I5(p_i_reg_195[4]),
        .O(\i_V_reg_443[7]_i_2_n_0 ));
  FDRE \i_V_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[0]),
        .Q(i_V_reg_443[0]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[1]),
        .Q(i_V_reg_443[1]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[2]),
        .Q(i_V_reg_443[2]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[3]),
        .Q(i_V_reg_443[3]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[4]),
        .Q(i_V_reg_443[4]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[5]),
        .Q(i_V_reg_443[5]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[6]),
        .Q(i_V_reg_443[6]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_347_p2[7]),
        .Q(i_V_reg_443[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I1(p_src_data_stream_0_s_full_n),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I1(p_src_data_stream_1_s_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__12
       (.I0(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I1(p_src_data_stream_2_s_full_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__13
       (.I0(AXIvideo2Mat_U0_img_rows_V_read),
        .I1(p_src_rows_V_channel3_full_n),
        .O(internal_empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__14
       (.I0(AXIvideo2Mat_U0_img_rows_V_read),
        .I1(p_src_cols_V_channel3_full_n),
        .O(internal_empty_n_reg_3));
  LUT1 #(
    .INIT(2'h1)) 
    \p_7_i_reg_206[0]_i_1 
       (.I0(p_7_i_reg_206_reg__0[0]),
        .O(j_V_fu_362_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_7_i_reg_206[1]_i_1 
       (.I0(p_7_i_reg_206_reg__0[0]),
        .I1(p_7_i_reg_206_reg__0[1]),
        .O(j_V_fu_362_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_7_i_reg_206[2]_i_1 
       (.I0(p_7_i_reg_206_reg__0[0]),
        .I1(p_7_i_reg_206_reg__0[1]),
        .I2(p_7_i_reg_206_reg__0[2]),
        .O(j_V_fu_362_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_7_i_reg_206[3]_i_1 
       (.I0(p_7_i_reg_206_reg__0[1]),
        .I1(p_7_i_reg_206_reg__0[0]),
        .I2(p_7_i_reg_206_reg__0[2]),
        .I3(p_7_i_reg_206_reg__0[3]),
        .O(j_V_fu_362_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_7_i_reg_206[4]_i_1 
       (.I0(p_7_i_reg_206_reg__0[2]),
        .I1(p_7_i_reg_206_reg__0[0]),
        .I2(p_7_i_reg_206_reg__0[1]),
        .I3(p_7_i_reg_206_reg__0[3]),
        .I4(p_7_i_reg_206_reg__0[4]),
        .O(j_V_fu_362_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_7_i_reg_206[5]_i_1 
       (.I0(p_7_i_reg_206_reg__0[3]),
        .I1(p_7_i_reg_206_reg__0[1]),
        .I2(p_7_i_reg_206_reg__0[0]),
        .I3(p_7_i_reg_206_reg__0[2]),
        .I4(p_7_i_reg_206_reg__0[4]),
        .I5(p_7_i_reg_206_reg__0[5]),
        .O(j_V_fu_362_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_7_i_reg_206[6]_i_1 
       (.I0(\p_7_i_reg_206[8]_i_6_n_0 ),
        .I1(p_7_i_reg_206_reg__0[6]),
        .O(j_V_fu_362_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_7_i_reg_206[7]_i_1 
       (.I0(\p_7_i_reg_206[8]_i_6_n_0 ),
        .I1(p_7_i_reg_206_reg__0[6]),
        .I2(p_7_i_reg_206_reg__0[7]),
        .O(j_V_fu_362_p2[7]));
  LUT5 #(
    .INIT(32'h00BF0000)) 
    \p_7_i_reg_206[8]_i_1 
       (.I0(\p_7_i_reg_206_reg[8]_i_4_n_0 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_12_in),
        .I3(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I4(ap_CS_fsm_state4),
        .O(p_7_i_reg_206));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_7_i_reg_206[8]_i_10 
       (.I0(p_7_i_reg_206_reg__0[1]),
        .I1(tmp_95_reg_414[1]),
        .I2(p_7_i_reg_206_reg__0[0]),
        .I3(tmp_95_reg_414[0]),
        .I4(p_7_i_reg_206_reg__0[2]),
        .I5(tmp_95_reg_414[2]),
        .O(\p_7_i_reg_206[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \p_7_i_reg_206[8]_i_2 
       (.I0(\p_7_i_reg_206_reg[8]_i_4_n_0 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_12_in),
        .O(p_7_i_reg_2060));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_7_i_reg_206[8]_i_3 
       (.I0(p_7_i_reg_206_reg__0[6]),
        .I1(\p_7_i_reg_206[8]_i_6_n_0 ),
        .I2(p_7_i_reg_206_reg__0[7]),
        .I3(p_7_i_reg_206_reg__0[8]),
        .O(j_V_fu_362_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_7_i_reg_206[8]_i_5 
       (.I0(AXI_video_strm_V_data_V_0_sel3),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_7_i_reg_206[8]_i_6 
       (.I0(p_7_i_reg_206_reg__0[5]),
        .I1(p_7_i_reg_206_reg__0[3]),
        .I2(p_7_i_reg_206_reg__0[1]),
        .I3(p_7_i_reg_206_reg__0[0]),
        .I4(p_7_i_reg_206_reg__0[2]),
        .I5(p_7_i_reg_206_reg__0[4]),
        .O(\p_7_i_reg_206[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_7_i_reg_206[8]_i_7 
       (.I0(tmp_95_reg_414[9]),
        .O(\p_7_i_reg_206[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_7_i_reg_206[8]_i_8 
       (.I0(p_7_i_reg_206_reg__0[7]),
        .I1(tmp_95_reg_414[7]),
        .I2(p_7_i_reg_206_reg__0[6]),
        .I3(tmp_95_reg_414[6]),
        .I4(p_7_i_reg_206_reg__0[8]),
        .I5(tmp_95_reg_414[8]),
        .O(\p_7_i_reg_206[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_7_i_reg_206[8]_i_9 
       (.I0(p_7_i_reg_206_reg__0[4]),
        .I1(tmp_95_reg_414[4]),
        .I2(p_7_i_reg_206_reg__0[3]),
        .I3(tmp_95_reg_414[3]),
        .I4(p_7_i_reg_206_reg__0[5]),
        .I5(tmp_95_reg_414[5]),
        .O(\p_7_i_reg_206[8]_i_9_n_0 ));
  FDRE \p_7_i_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[0]),
        .Q(p_7_i_reg_206_reg__0[0]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[1]),
        .Q(p_7_i_reg_206_reg__0[1]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[2]),
        .Q(p_7_i_reg_206_reg__0[2]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[3]),
        .Q(p_7_i_reg_206_reg__0[3]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[4]),
        .Q(p_7_i_reg_206_reg__0[4]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[5]),
        .Q(p_7_i_reg_206_reg__0[5]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[6]),
        .Q(p_7_i_reg_206_reg__0[6]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[7]),
        .Q(p_7_i_reg_206_reg__0[7]),
        .R(p_7_i_reg_206));
  FDRE \p_7_i_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(p_7_i_reg_2060),
        .D(j_V_fu_362_p2[8]),
        .Q(p_7_i_reg_206_reg__0[8]),
        .R(p_7_i_reg_206));
  CARRY4 \p_7_i_reg_206_reg[8]_i_4 
       (.CI(1'b0),
        .CO({\p_7_i_reg_206_reg[8]_i_4_n_0 ,\p_7_i_reg_206_reg[8]_i_4_n_1 ,\p_7_i_reg_206_reg[8]_i_4_n_2 ,\p_7_i_reg_206_reg[8]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_7_i_reg_206_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_7_i_reg_206[8]_i_7_n_0 ,\p_7_i_reg_206[8]_i_8_n_0 ,\p_7_i_reg_206[8]_i_9_n_0 ,\p_7_i_reg_206[8]_i_10_n_0 }));
  FDRE \p_i_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[0]),
        .Q(p_i_reg_195[0]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[1]),
        .Q(p_i_reg_195[1]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[2]),
        .Q(p_i_reg_195[2]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[3]),
        .Q(p_i_reg_195[3]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[4]),
        .Q(p_i_reg_195[4]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[5]),
        .Q(p_i_reg_195[5]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[6]),
        .Q(p_i_reg_195[6]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[7]),
        .Q(p_i_reg_195[7]),
        .R(ap_CS_fsm_state3));
  LUT5 #(
    .INIT(32'h070707FF)) 
    \rdata[3]_i_3 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(shiftReg_ce),
        .I4(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h44404040)) 
    real_start_status_reg_i_1
       (.I0(start_for_Duplicate_U0_full_n),
        .I1(ap_rst_n),
        .I2(real_start_status_reg),
        .I3(ap_CS_fsm_state4),
        .I4(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .O(real_start_status_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    real_start_status_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(real_start_status_reg_i_1_n_0),
        .Q(real_start_status_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \sof_1_i_fu_104[0]_i_1 
       (.I0(\p_7_i_reg_206_reg[8]_i_4_n_0 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_12_in),
        .I3(sof_1_i_fu_104),
        .I4(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_104[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_104[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_104),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2F222F222F222F2)) 
    start_control_reg_i_1
       (.I0(start_control_reg),
        .I1(start_for_Duplicate_U0_full_n),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_1),
        .I3(start_once_reg),
        .I4(ap_CS_fsm_state4),
        .I5(\ap_CS_fsm_reg[4]_i_2_n_1 ),
        .O(start_control_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_control_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_control_reg_i_1_n_0),
        .Q(start_control_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h3010)) 
    start_once_reg_i_1
       (.I0(real_start_status_reg),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_once_reg),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_95_reg_414[9]_i_1 
       (.I0(Q),
        .I1(p_src_cols_V_channel3_full_n),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_1),
        .I3(p_src_cols_V_channel_empty_n),
        .I4(p_src_rows_V_channel3_full_n),
        .I5(p_src_rows_V_channel_empty_n),
        .O(AXIvideo2Mat_U0_img_rows_V_read));
  FDRE \tmp_95_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [0]),
        .Q(tmp_95_reg_414[0]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [1]),
        .Q(tmp_95_reg_414[1]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [2]),
        .Q(tmp_95_reg_414[2]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [3]),
        .Q(tmp_95_reg_414[3]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [4]),
        .Q(tmp_95_reg_414[4]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [5]),
        .Q(tmp_95_reg_414[5]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [6]),
        .Q(tmp_95_reg_414[6]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [7]),
        .Q(tmp_95_reg_414[7]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [8]),
        .Q(tmp_95_reg_414[8]),
        .R(1'b0));
  FDRE \tmp_95_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][9] [9]),
        .Q(tmp_95_reg_414[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_419[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_419[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_419[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_419[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_419[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_419[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_419[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_419[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_419[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_419[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_419[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_419[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_419[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_419[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_419[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_419[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_419[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_419[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_419[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_419[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_419[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_419[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_419[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_419[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_427[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel344_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_427[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel344_out),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_427),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [0]),
        .Q(tmp_reg_409[0]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [1]),
        .Q(tmp_reg_409[1]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [2]),
        .Q(tmp_reg_409[2]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [3]),
        .Q(tmp_reg_409[3]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [4]),
        .Q(tmp_reg_409[4]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [5]),
        .Q(tmp_reg_409[5]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [6]),
        .Q(tmp_reg_409[6]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [7]),
        .Q(tmp_reg_409[7]),
        .R(1'b0));
  FDRE \tmp_reg_409_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [8]),
        .Q(tmp_reg_409[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit1217_p
   (start_once_reg,
    ap_rst_n_inv,
    ap_clk,
    start_for_Mat2AXIvideo_U0_full_n,
    ap_start,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg);
  output start_once_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input start_for_Mat2AXIvideo_U0_full_n;
  input ap_start;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;

  LUT4 #(
    .INIT(16'hAAEA)) 
    start_once_reg_i_1__0
       (.I0(start_once_reg),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
   (CO,
    Q,
    CvtColor_U0_p_src_data_stream_0_V_read,
    CvtColor_U0_p_src_rows_V_read,
    E,
    mOutPtr110_out,
    \mOutPtr_reg[0] ,
    internal_full_n_reg,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    B,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    ap_rst_n_inv,
    ap_rst_n,
    gray_data_stream_0_s_full_n,
    internal_empty_n_reg,
    src0_data_stream_1_s_empty_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_0_s_empty_n,
    CvtColor_U0_ap_start,
    src0_rows_V_channel_empty_n,
    src0_cols_V_channel_empty_n,
    FAST_t_opr_U0_p_src_data_stream_V_read,
    gray_data_stream_0_s_empty_n,
    out,
    \int_rows_reg[8] );
  output [0:0]CO;
  output [1:0]Q;
  output CvtColor_U0_p_src_data_stream_0_V_read;
  output CvtColor_U0_p_src_rows_V_read;
  output [0:0]E;
  output mOutPtr110_out;
  output \mOutPtr_reg[0] ;
  output internal_full_n_reg;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input gray_data_stream_0_s_full_n;
  input internal_empty_n_reg;
  input src0_data_stream_1_s_empty_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_0_s_empty_n;
  input CvtColor_U0_ap_start;
  input src0_rows_V_channel_empty_n;
  input src0_cols_V_channel_empty_n;
  input FAST_t_opr_U0_p_src_data_stream_V_read;
  input gray_data_stream_0_s_empty_n;
  input [9:0]out;
  input [8:0]\int_rows_reg[8] ;

  wire [7:0]B;
  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_data_stream_0_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [0:0]E;
  wire FAST_t_opr_U0_p_src_data_stream_V_read;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[0]_i_4_n_0 ;
  wire \ap_CS_fsm[0]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_3__0_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308[0]_i_1_n_0 ;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308;
  wire \ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308[0]_i_1_n_0 ;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308[0]_i_1_n_0 ;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_i_reg_308[0]_i_1_n_0 ;
  wire \exitcond_i_reg_308_reg_n_0_[0] ;
  wire gray_data_stream_0_s_empty_n;
  wire gray_data_stream_0_s_full_n;
  wire [7:0]i_fu_170_p2;
  wire i_i_reg_131;
  wire \i_i_reg_131_reg_n_0_[0] ;
  wire \i_i_reg_131_reg_n_0_[1] ;
  wire \i_i_reg_131_reg_n_0_[2] ;
  wire \i_i_reg_131_reg_n_0_[3] ;
  wire \i_i_reg_131_reg_n_0_[4] ;
  wire \i_i_reg_131_reg_n_0_[5] ;
  wire \i_i_reg_131_reg_n_0_[6] ;
  wire \i_i_reg_131_reg_n_0_[7] ;
  wire [7:0]i_reg_303;
  wire \i_reg_303[7]_i_2_n_0 ;
  wire image_core_mac_mubkb_U42_n_0;
  wire image_core_mac_mubkb_U42_n_1;
  wire image_core_mac_mubkb_U42_n_10;
  wire image_core_mac_mubkb_U42_n_11;
  wire image_core_mac_mubkb_U42_n_12;
  wire image_core_mac_mubkb_U42_n_13;
  wire image_core_mac_mubkb_U42_n_14;
  wire image_core_mac_mubkb_U42_n_15;
  wire image_core_mac_mubkb_U42_n_16;
  wire image_core_mac_mubkb_U42_n_17;
  wire image_core_mac_mubkb_U42_n_18;
  wire image_core_mac_mubkb_U42_n_19;
  wire image_core_mac_mubkb_U42_n_2;
  wire image_core_mac_mubkb_U42_n_20;
  wire image_core_mac_mubkb_U42_n_21;
  wire image_core_mac_mubkb_U42_n_22;
  wire image_core_mac_mubkb_U42_n_23;
  wire image_core_mac_mubkb_U42_n_24;
  wire image_core_mac_mubkb_U42_n_25;
  wire image_core_mac_mubkb_U42_n_26;
  wire image_core_mac_mubkb_U42_n_27;
  wire image_core_mac_mubkb_U42_n_28;
  wire image_core_mac_mubkb_U42_n_29;
  wire image_core_mac_mubkb_U42_n_3;
  wire image_core_mac_mubkb_U42_n_30;
  wire image_core_mac_mubkb_U42_n_31;
  wire image_core_mac_mubkb_U42_n_32;
  wire image_core_mac_mubkb_U42_n_33;
  wire image_core_mac_mubkb_U42_n_34;
  wire image_core_mac_mubkb_U42_n_35;
  wire image_core_mac_mubkb_U42_n_36;
  wire image_core_mac_mubkb_U42_n_37;
  wire image_core_mac_mubkb_U42_n_38;
  wire image_core_mac_mubkb_U42_n_39;
  wire image_core_mac_mubkb_U42_n_4;
  wire image_core_mac_mubkb_U42_n_40;
  wire image_core_mac_mubkb_U42_n_41;
  wire image_core_mac_mubkb_U42_n_42;
  wire image_core_mac_mubkb_U42_n_43;
  wire image_core_mac_mubkb_U42_n_44;
  wire image_core_mac_mubkb_U42_n_45;
  wire image_core_mac_mubkb_U42_n_46;
  wire image_core_mac_mubkb_U42_n_47;
  wire image_core_mac_mubkb_U42_n_5;
  wire image_core_mac_mubkb_U42_n_6;
  wire image_core_mac_mubkb_U42_n_7;
  wire image_core_mac_mubkb_U42_n_8;
  wire image_core_mac_mubkb_U42_n_9;
  wire image_core_mac_mudEe_U44_n_11;
  wire [8:0]\int_rows_reg[8] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire [8:0]j_fu_185_p2;
  wire j_i_reg_142;
  wire j_i_reg_1420;
  wire \j_i_reg_142[8]_i_4_n_0 ;
  wire [8:0]j_i_reg_142_reg__0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire [9:0]out;
  wire p_Val2_1_reg_3320;
  wire p_Val2_1_reg_332_reg_i_10_n_0;
  wire p_Val2_1_reg_332_reg_n_100;
  wire p_Val2_1_reg_332_reg_n_101;
  wire p_Val2_1_reg_332_reg_n_102;
  wire p_Val2_1_reg_332_reg_n_103;
  wire p_Val2_1_reg_332_reg_n_104;
  wire p_Val2_1_reg_332_reg_n_105;
  wire p_Val2_1_reg_332_reg_n_77;
  wire p_Val2_1_reg_332_reg_n_78;
  wire p_Val2_1_reg_332_reg_n_79;
  wire p_Val2_1_reg_332_reg_n_80;
  wire p_Val2_1_reg_332_reg_n_81;
  wire p_Val2_1_reg_332_reg_n_82;
  wire p_Val2_1_reg_332_reg_n_83;
  wire p_Val2_1_reg_332_reg_n_84;
  wire p_Val2_1_reg_332_reg_n_85;
  wire p_Val2_1_reg_332_reg_n_86;
  wire p_Val2_1_reg_332_reg_n_87;
  wire p_Val2_1_reg_332_reg_n_88;
  wire p_Val2_1_reg_332_reg_n_89;
  wire p_Val2_1_reg_332_reg_n_90;
  wire p_Val2_1_reg_332_reg_n_91;
  wire p_Val2_1_reg_332_reg_n_92;
  wire p_Val2_1_reg_332_reg_n_93;
  wire p_Val2_1_reg_332_reg_n_94;
  wire p_Val2_1_reg_332_reg_n_95;
  wire p_Val2_1_reg_332_reg_n_96;
  wire p_Val2_1_reg_332_reg_n_97;
  wire p_Val2_1_reg_332_reg_n_98;
  wire p_Val2_1_reg_332_reg_n_99;
  wire [7:7]p_Val2_4_fu_230_p2;
  wire [6:0]p_Val2_4_fu_230_p2__0;
  wire p_Val2_s_reg_337;
  wire p_Val2_s_reg_3370;
  wire src0_cols_V_channel_empty_n;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_2_s_empty_n;
  wire src0_rows_V_channel_empty_n;
  wire [8:0]tmp_84_reg_294;
  wire tmp_92_reg_3170;
  wire [9:0]tmp_reg_289;
  wire [3:3]\NLW_ap_CS_fsm_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire NLW_p_Val2_1_reg_332_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_1_reg_332_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_1_reg_332_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_1_reg_332_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_1_reg_332_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_1_reg_332_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_1_reg_332_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_1_reg_332_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_1_reg_332_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_Val2_1_reg_332_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_1_reg_332_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(gray_data_stream_0_s_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I3(p_Val2_1_reg_332_reg_i_10_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF2AAA2AAA2AAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(CvtColor_U0_ap_start),
        .I2(src0_rows_V_channel_empty_n),
        .I3(src0_cols_V_channel_empty_n),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(tmp_84_reg_294[8]),
        .I1(tmp_84_reg_294[7]),
        .I2(\i_i_reg_131_reg_n_0_[7] ),
        .I3(\i_i_reg_131_reg_n_0_[6] ),
        .I4(tmp_84_reg_294[6]),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(tmp_84_reg_294[5]),
        .I1(\i_i_reg_131_reg_n_0_[5] ),
        .I2(tmp_84_reg_294[4]),
        .I3(\i_i_reg_131_reg_n_0_[4] ),
        .I4(\i_i_reg_131_reg_n_0_[3] ),
        .I5(tmp_84_reg_294[3]),
        .O(\ap_CS_fsm[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(tmp_84_reg_294[2]),
        .I1(\i_i_reg_131_reg_n_0_[2] ),
        .I2(tmp_84_reg_294[1]),
        .I3(\i_i_reg_131_reg_n_0_[1] ),
        .I4(\i_i_reg_131_reg_n_0_[0] ),
        .I5(tmp_84_reg_294[0]),
        .O(\ap_CS_fsm[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(CvtColor_U0_ap_start),
        .I1(src0_rows_V_channel_empty_n),
        .I2(src0_cols_V_channel_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF00FF8CFF00FF)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I2(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I3(\ap_CS_fsm[2]_i_4__0_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_5__0_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(CO),
        .I1(Q[1]),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(src0_data_stream_1_s_empty_n),
        .I1(src0_data_stream_2_s_empty_n),
        .I2(src0_data_stream_0_s_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\exitcond_i_reg_308_reg_n_0_[0] ),
        .I5(image_core_mac_mudEe_U44_n_11),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(image_core_mac_mudEe_U44_n_11),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I5(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I3(gray_data_stream_0_s_full_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(p_Val2_1_reg_332_reg_i_10_n_0),
        .O(\ap_CS_fsm[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(tmp_reg_289[9]),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(tmp_reg_289[8]),
        .I1(j_i_reg_142_reg__0[8]),
        .I2(tmp_reg_289[7]),
        .I3(j_i_reg_142_reg__0[7]),
        .I4(j_i_reg_142_reg__0[6]),
        .I5(tmp_reg_289[6]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(tmp_reg_289[5]),
        .I1(j_i_reg_142_reg__0[5]),
        .I2(tmp_reg_289[4]),
        .I3(j_i_reg_142_reg__0[4]),
        .I4(j_i_reg_142_reg__0[3]),
        .I5(tmp_reg_289[3]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(tmp_reg_289[2]),
        .I1(j_i_reg_142_reg__0[2]),
        .I2(tmp_reg_289[1]),
        .I3(j_i_reg_142_reg__0[1]),
        .I4(j_i_reg_142_reg__0[0]),
        .I5(tmp_reg_289[0]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\NLW_ap_CS_fsm_reg[0]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[0]_i_2_n_2 ,\ap_CS_fsm_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[0]_i_3_n_0 ,\ap_CS_fsm[0]_i_4_n_0 ,\ap_CS_fsm[0]_i_5_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_2__0_n_0 ,\ap_CS_fsm_reg[3]_i_2__0_n_1 ,\ap_CS_fsm_reg[3]_i_2__0_n_2 ,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4__0_n_0 ,\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 }));
  LUT6 #(
    .INIT(64'h8A008A8A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_4__0_n_0 ),
        .I3(\ap_CS_fsm[2]_i_5__0_n_0 ),
        .I4(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF400040004000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I1(image_core_mac_mudEe_U44_n_11),
        .I2(p_Val2_1_reg_332_reg_i_10_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_4__0_n_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(gray_data_stream_0_s_full_n),
        .I3(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I4(p_Val2_1_reg_332_reg_i_10_n_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(gray_data_stream_0_s_full_n),
        .I3(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I4(p_Val2_1_reg_332_reg_i_10_n_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88888888A000A0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_NS_fsm5),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308[0]_i_1 
       (.I0(\exitcond_i_reg_308_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(p_Val2_1_reg_332_reg_i_10_n_0),
        .I3(image_core_mac_mudEe_U44_n_11),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308[0]_i_1_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308[0]_i_1_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    \ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308[0]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(gray_data_stream_0_s_full_n),
        .I3(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I4(p_Val2_1_reg_332_reg_i_10_n_0),
        .I5(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .O(\ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308[0]_i_1_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308[0]_i_1_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAAA2FF00)) 
    \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308[0]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(gray_data_stream_0_s_full_n),
        .I3(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I4(p_Val2_1_reg_332_reg_i_10_n_0),
        .O(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308[0]_i_1_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308[0]_i_1_n_0 ),
        .Q(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \exitcond_i_reg_308[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(p_Val2_1_reg_332_reg_i_10_n_0),
        .I3(image_core_mac_mudEe_U44_n_11),
        .I4(\exitcond_i_reg_308_reg_n_0_[0] ),
        .O(\exitcond_i_reg_308[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_308[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_308_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \i_i_reg_131[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(Q[0]),
        .I2(src0_cols_V_channel_empty_n),
        .I3(src0_rows_V_channel_empty_n),
        .I4(CvtColor_U0_ap_start),
        .O(i_i_reg_131));
  FDRE \i_i_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[0]),
        .Q(\i_i_reg_131_reg_n_0_[0] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[1]),
        .Q(\i_i_reg_131_reg_n_0_[1] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[2]),
        .Q(\i_i_reg_131_reg_n_0_[2] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[3]),
        .Q(\i_i_reg_131_reg_n_0_[3] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[4]),
        .Q(\i_i_reg_131_reg_n_0_[4] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[5]),
        .Q(\i_i_reg_131_reg_n_0_[5] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[6]),
        .Q(\i_i_reg_131_reg_n_0_[6] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_303[7]),
        .Q(\i_i_reg_131_reg_n_0_[7] ),
        .R(i_i_reg_131));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_303[0]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[0] ),
        .O(i_fu_170_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_303[1]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[0] ),
        .I1(\i_i_reg_131_reg_n_0_[1] ),
        .O(i_fu_170_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_303[2]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[1] ),
        .I1(\i_i_reg_131_reg_n_0_[0] ),
        .I2(\i_i_reg_131_reg_n_0_[2] ),
        .O(i_fu_170_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_303[3]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[2] ),
        .I1(\i_i_reg_131_reg_n_0_[0] ),
        .I2(\i_i_reg_131_reg_n_0_[1] ),
        .I3(\i_i_reg_131_reg_n_0_[3] ),
        .O(i_fu_170_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_303[4]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[3] ),
        .I1(\i_i_reg_131_reg_n_0_[1] ),
        .I2(\i_i_reg_131_reg_n_0_[0] ),
        .I3(\i_i_reg_131_reg_n_0_[2] ),
        .I4(\i_i_reg_131_reg_n_0_[4] ),
        .O(i_fu_170_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_303[5]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[4] ),
        .I1(\i_i_reg_131_reg_n_0_[2] ),
        .I2(\i_i_reg_131_reg_n_0_[0] ),
        .I3(\i_i_reg_131_reg_n_0_[1] ),
        .I4(\i_i_reg_131_reg_n_0_[3] ),
        .I5(\i_i_reg_131_reg_n_0_[5] ),
        .O(i_fu_170_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_303[6]_i_1 
       (.I0(\i_reg_303[7]_i_2_n_0 ),
        .I1(\i_i_reg_131_reg_n_0_[4] ),
        .I2(\i_i_reg_131_reg_n_0_[5] ),
        .I3(\i_i_reg_131_reg_n_0_[6] ),
        .O(i_fu_170_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_303[7]_i_1 
       (.I0(\i_reg_303[7]_i_2_n_0 ),
        .I1(\i_i_reg_131_reg_n_0_[6] ),
        .I2(\i_i_reg_131_reg_n_0_[5] ),
        .I3(\i_i_reg_131_reg_n_0_[4] ),
        .I4(\i_i_reg_131_reg_n_0_[7] ),
        .O(i_fu_170_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_303[7]_i_2 
       (.I0(\i_i_reg_131_reg_n_0_[2] ),
        .I1(\i_i_reg_131_reg_n_0_[0] ),
        .I2(\i_i_reg_131_reg_n_0_[1] ),
        .I3(\i_i_reg_131_reg_n_0_[3] ),
        .O(\i_reg_303[7]_i_2_n_0 ));
  FDRE \i_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[0]),
        .Q(i_reg_303[0]),
        .R(1'b0));
  FDRE \i_reg_303_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[1]),
        .Q(i_reg_303[1]),
        .R(1'b0));
  FDRE \i_reg_303_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[2]),
        .Q(i_reg_303[2]),
        .R(1'b0));
  FDRE \i_reg_303_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[3]),
        .Q(i_reg_303[3]),
        .R(1'b0));
  FDRE \i_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[4]),
        .Q(i_reg_303[4]),
        .R(1'b0));
  FDRE \i_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[5]),
        .Q(i_reg_303[5]),
        .R(1'b0));
  FDRE \i_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[6]),
        .Q(i_reg_303[6]),
        .R(1'b0));
  FDRE \i_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_170_p2[7]),
        .Q(i_reg_303[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mubkb image_core_mac_mubkb_U42
       (.B(B),
        .PCOUT({image_core_mac_mubkb_U42_n_0,image_core_mac_mubkb_U42_n_1,image_core_mac_mubkb_U42_n_2,image_core_mac_mubkb_U42_n_3,image_core_mac_mubkb_U42_n_4,image_core_mac_mubkb_U42_n_5,image_core_mac_mubkb_U42_n_6,image_core_mac_mubkb_U42_n_7,image_core_mac_mubkb_U42_n_8,image_core_mac_mubkb_U42_n_9,image_core_mac_mubkb_U42_n_10,image_core_mac_mubkb_U42_n_11,image_core_mac_mubkb_U42_n_12,image_core_mac_mubkb_U42_n_13,image_core_mac_mubkb_U42_n_14,image_core_mac_mubkb_U42_n_15,image_core_mac_mubkb_U42_n_16,image_core_mac_mubkb_U42_n_17,image_core_mac_mubkb_U42_n_18,image_core_mac_mubkb_U42_n_19,image_core_mac_mubkb_U42_n_20,image_core_mac_mubkb_U42_n_21,image_core_mac_mubkb_U42_n_22,image_core_mac_mubkb_U42_n_23,image_core_mac_mubkb_U42_n_24,image_core_mac_mubkb_U42_n_25,image_core_mac_mubkb_U42_n_26,image_core_mac_mubkb_U42_n_27,image_core_mac_mubkb_U42_n_28,image_core_mac_mubkb_U42_n_29,image_core_mac_mubkb_U42_n_30,image_core_mac_mubkb_U42_n_31,image_core_mac_mubkb_U42_n_32,image_core_mac_mubkb_U42_n_33,image_core_mac_mubkb_U42_n_34,image_core_mac_mubkb_U42_n_35,image_core_mac_mubkb_U42_n_36,image_core_mac_mubkb_U42_n_37,image_core_mac_mubkb_U42_n_38,image_core_mac_mubkb_U42_n_39,image_core_mac_mubkb_U42_n_40,image_core_mac_mubkb_U42_n_41,image_core_mac_mubkb_U42_n_42,image_core_mac_mubkb_U42_n_43,image_core_mac_mubkb_U42_n_44,image_core_mac_mubkb_U42_n_45,image_core_mac_mubkb_U42_n_46,image_core_mac_mubkb_U42_n_47}),
        .ap_clk(ap_clk),
        .tmp_92_reg_3170(tmp_92_reg_3170));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mudEe image_core_mac_mudEe_U44
       (.D({p_Val2_4_fu_230_p2,p_Val2_4_fu_230_p2__0}),
        .P({p_Val2_1_reg_332_reg_n_77,p_Val2_1_reg_332_reg_n_78,p_Val2_1_reg_332_reg_n_79,p_Val2_1_reg_332_reg_n_80,p_Val2_1_reg_332_reg_n_81,p_Val2_1_reg_332_reg_n_82,p_Val2_1_reg_332_reg_n_83,p_Val2_1_reg_332_reg_n_84,p_Val2_1_reg_332_reg_n_85,p_Val2_1_reg_332_reg_n_86,p_Val2_1_reg_332_reg_n_87,p_Val2_1_reg_332_reg_n_88,p_Val2_1_reg_332_reg_n_89,p_Val2_1_reg_332_reg_n_90,p_Val2_1_reg_332_reg_n_91,p_Val2_1_reg_332_reg_n_92,p_Val2_1_reg_332_reg_n_93,p_Val2_1_reg_332_reg_n_94,p_Val2_1_reg_332_reg_n_95,p_Val2_1_reg_332_reg_n_96,p_Val2_1_reg_332_reg_n_97,p_Val2_1_reg_332_reg_n_98,p_Val2_1_reg_332_reg_n_99,p_Val2_1_reg_332_reg_n_100,p_Val2_1_reg_332_reg_n_101,p_Val2_1_reg_332_reg_n_102,p_Val2_1_reg_332_reg_n_103,p_Val2_1_reg_332_reg_n_104,p_Val2_1_reg_332_reg_n_105}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_0 ),
        .SS(p_Val2_s_reg_337),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(p_Val2_1_reg_332_reg_i_10_n_0),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_0),
        .ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] (\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .\exitcond_i_reg_308_reg[0] (\exitcond_i_reg_308_reg_n_0_[0] ),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .p(image_core_mac_mudEe_U44_n_11),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .tmp_92_reg_3170(tmp_92_reg_3170));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    internal_full_n_i_2__28
       (.I0(gray_data_stream_0_s_empty_n),
        .I1(FAST_t_opr_U0_p_src_data_stream_V_read),
        .I2(gray_data_stream_0_s_full_n),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I5(p_Val2_1_reg_332_reg_i_10_n_0),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8808888888888888)) 
    internal_full_n_i_3__7
       (.I0(FAST_t_opr_U0_p_src_data_stream_V_read),
        .I1(gray_data_stream_0_s_empty_n),
        .I2(p_Val2_1_reg_332_reg_i_10_n_0),
        .I3(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(gray_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_142[0]_i_1 
       (.I0(j_i_reg_142_reg__0[0]),
        .O(j_fu_185_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_142[1]_i_1 
       (.I0(j_i_reg_142_reg__0[0]),
        .I1(j_i_reg_142_reg__0[1]),
        .O(j_fu_185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_142[2]_i_1 
       (.I0(j_i_reg_142_reg__0[1]),
        .I1(j_i_reg_142_reg__0[0]),
        .I2(j_i_reg_142_reg__0[2]),
        .O(j_fu_185_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_142[3]_i_1 
       (.I0(j_i_reg_142_reg__0[2]),
        .I1(j_i_reg_142_reg__0[0]),
        .I2(j_i_reg_142_reg__0[1]),
        .I3(j_i_reg_142_reg__0[3]),
        .O(j_fu_185_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_142[4]_i_1 
       (.I0(j_i_reg_142_reg__0[3]),
        .I1(j_i_reg_142_reg__0[1]),
        .I2(j_i_reg_142_reg__0[0]),
        .I3(j_i_reg_142_reg__0[2]),
        .I4(j_i_reg_142_reg__0[4]),
        .O(j_fu_185_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_142[5]_i_1 
       (.I0(j_i_reg_142_reg__0[4]),
        .I1(j_i_reg_142_reg__0[2]),
        .I2(j_i_reg_142_reg__0[0]),
        .I3(j_i_reg_142_reg__0[1]),
        .I4(j_i_reg_142_reg__0[3]),
        .I5(j_i_reg_142_reg__0[5]),
        .O(j_fu_185_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_142[6]_i_1 
       (.I0(j_i_reg_142_reg__0[5]),
        .I1(\j_i_reg_142[8]_i_4_n_0 ),
        .I2(j_i_reg_142_reg__0[6]),
        .O(j_fu_185_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_142[7]_i_1 
       (.I0(\j_i_reg_142[8]_i_4_n_0 ),
        .I1(j_i_reg_142_reg__0[5]),
        .I2(j_i_reg_142_reg__0[6]),
        .I3(j_i_reg_142_reg__0[7]),
        .O(j_fu_185_p2[7]));
  LUT6 #(
    .INIT(64'h00FF000000DF0000)) 
    \j_i_reg_142[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .I4(Q[1]),
        .I5(\ap_CS_fsm[2]_i_5__0_n_0 ),
        .O(j_i_reg_142));
  LUT4 #(
    .INIT(16'h0800)) 
    \j_i_reg_142[8]_i_2 
       (.I0(ap_NS_fsm5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(j_i_reg_1420));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_142[8]_i_3 
       (.I0(\j_i_reg_142[8]_i_4_n_0 ),
        .I1(j_i_reg_142_reg__0[7]),
        .I2(j_i_reg_142_reg__0[6]),
        .I3(j_i_reg_142_reg__0[5]),
        .I4(j_i_reg_142_reg__0[8]),
        .O(j_fu_185_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \j_i_reg_142[8]_i_4 
       (.I0(j_i_reg_142_reg__0[3]),
        .I1(j_i_reg_142_reg__0[1]),
        .I2(j_i_reg_142_reg__0[0]),
        .I3(j_i_reg_142_reg__0[2]),
        .I4(j_i_reg_142_reg__0[4]),
        .O(\j_i_reg_142[8]_i_4_n_0 ));
  FDRE \j_i_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[0]),
        .Q(j_i_reg_142_reg__0[0]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[1]),
        .Q(j_i_reg_142_reg__0[1]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[2]),
        .Q(j_i_reg_142_reg__0[2]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[3]),
        .Q(j_i_reg_142_reg__0[3]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[4]),
        .Q(j_i_reg_142_reg__0[4]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[5]),
        .Q(j_i_reg_142_reg__0[5]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[6]),
        .Q(j_i_reg_142_reg__0[6]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[7]),
        .Q(j_i_reg_142_reg__0[7]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_185_p2[8]),
        .Q(j_i_reg_142_reg__0[8]),
        .R(j_i_reg_142));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mOutPtr[1]_i_2 
       (.I0(image_core_mac_mudEe_U44_n_11),
        .I1(\exitcond_i_reg_308_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(internal_empty_n_reg),
        .O(CvtColor_U0_p_src_data_stream_0_V_read));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(p_Val2_1_reg_332_reg_i_10_n_0),
        .I1(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(gray_data_stream_0_s_full_n),
        .O(\mOutPtr_reg[0] ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_1_reg_332_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_1_reg_332_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_1_reg_332_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_1_reg_332_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_1_reg_332_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_92_reg_3170),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_1_reg_3320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_1_reg_332_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_1_reg_332_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_1_reg_332_reg_P_UNCONNECTED[47:29],p_Val2_1_reg_332_reg_n_77,p_Val2_1_reg_332_reg_n_78,p_Val2_1_reg_332_reg_n_79,p_Val2_1_reg_332_reg_n_80,p_Val2_1_reg_332_reg_n_81,p_Val2_1_reg_332_reg_n_82,p_Val2_1_reg_332_reg_n_83,p_Val2_1_reg_332_reg_n_84,p_Val2_1_reg_332_reg_n_85,p_Val2_1_reg_332_reg_n_86,p_Val2_1_reg_332_reg_n_87,p_Val2_1_reg_332_reg_n_88,p_Val2_1_reg_332_reg_n_89,p_Val2_1_reg_332_reg_n_90,p_Val2_1_reg_332_reg_n_91,p_Val2_1_reg_332_reg_n_92,p_Val2_1_reg_332_reg_n_93,p_Val2_1_reg_332_reg_n_94,p_Val2_1_reg_332_reg_n_95,p_Val2_1_reg_332_reg_n_96,p_Val2_1_reg_332_reg_n_97,p_Val2_1_reg_332_reg_n_98,p_Val2_1_reg_332_reg_n_99,p_Val2_1_reg_332_reg_n_100,p_Val2_1_reg_332_reg_n_101,p_Val2_1_reg_332_reg_n_102,p_Val2_1_reg_332_reg_n_103,p_Val2_1_reg_332_reg_n_104,p_Val2_1_reg_332_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_1_reg_332_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_1_reg_332_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({image_core_mac_mubkb_U42_n_0,image_core_mac_mubkb_U42_n_1,image_core_mac_mubkb_U42_n_2,image_core_mac_mubkb_U42_n_3,image_core_mac_mubkb_U42_n_4,image_core_mac_mubkb_U42_n_5,image_core_mac_mubkb_U42_n_6,image_core_mac_mubkb_U42_n_7,image_core_mac_mubkb_U42_n_8,image_core_mac_mubkb_U42_n_9,image_core_mac_mubkb_U42_n_10,image_core_mac_mubkb_U42_n_11,image_core_mac_mubkb_U42_n_12,image_core_mac_mubkb_U42_n_13,image_core_mac_mubkb_U42_n_14,image_core_mac_mubkb_U42_n_15,image_core_mac_mubkb_U42_n_16,image_core_mac_mubkb_U42_n_17,image_core_mac_mubkb_U42_n_18,image_core_mac_mubkb_U42_n_19,image_core_mac_mubkb_U42_n_20,image_core_mac_mubkb_U42_n_21,image_core_mac_mubkb_U42_n_22,image_core_mac_mubkb_U42_n_23,image_core_mac_mubkb_U42_n_24,image_core_mac_mubkb_U42_n_25,image_core_mac_mubkb_U42_n_26,image_core_mac_mubkb_U42_n_27,image_core_mac_mubkb_U42_n_28,image_core_mac_mubkb_U42_n_29,image_core_mac_mubkb_U42_n_30,image_core_mac_mubkb_U42_n_31,image_core_mac_mubkb_U42_n_32,image_core_mac_mubkb_U42_n_33,image_core_mac_mubkb_U42_n_34,image_core_mac_mubkb_U42_n_35,image_core_mac_mubkb_U42_n_36,image_core_mac_mubkb_U42_n_37,image_core_mac_mubkb_U42_n_38,image_core_mac_mubkb_U42_n_39,image_core_mac_mubkb_U42_n_40,image_core_mac_mubkb_U42_n_41,image_core_mac_mubkb_U42_n_42,image_core_mac_mubkb_U42_n_43,image_core_mac_mubkb_U42_n_44,image_core_mac_mubkb_U42_n_45,image_core_mac_mubkb_U42_n_46,image_core_mac_mubkb_U42_n_47}),
        .PCOUT(NLW_p_Val2_1_reg_332_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_1_reg_332_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0808080808080008)) 
    p_Val2_1_reg_332_reg_i_1
       (.I0(p_Val2_1_reg_332_reg_i_10_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_pipeline_reg_pp0_iter1_exitcond_i_reg_308),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(gray_data_stream_0_s_full_n),
        .I5(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .O(p_Val2_1_reg_3320));
  LUT5 #(
    .INIT(32'hFFFFD555)) 
    p_Val2_1_reg_332_reg_i_10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(src0_data_stream_0_s_empty_n),
        .I2(src0_data_stream_2_s_empty_n),
        .I3(src0_data_stream_1_s_empty_n),
        .I4(\exitcond_i_reg_308_reg_n_0_[0] ),
        .O(p_Val2_1_reg_332_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'h44444404)) 
    \p_Val2_s_reg_337[7]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .I1(p_Val2_1_reg_332_reg_i_10_n_0),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(gray_data_stream_0_s_full_n),
        .I4(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg_n_0_[0] ),
        .O(p_Val2_s_reg_3370));
  FDSE \p_Val2_s_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2__0[6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .S(p_Val2_s_reg_337));
  FDSE \p_Val2_s_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3370),
        .D(p_Val2_4_fu_230_p2),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .S(p_Val2_s_reg_337));
  FDRE \tmp_84_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [0]),
        .Q(tmp_84_reg_294[0]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [1]),
        .Q(tmp_84_reg_294[1]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [2]),
        .Q(tmp_84_reg_294[2]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [3]),
        .Q(tmp_84_reg_294[3]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [4]),
        .Q(tmp_84_reg_294[4]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [5]),
        .Q(tmp_84_reg_294[5]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [6]),
        .Q(tmp_84_reg_294[6]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [7]),
        .Q(tmp_84_reg_294[7]),
        .R(1'b0));
  FDRE \tmp_84_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [8]),
        .Q(tmp_84_reg_294[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_reg_289[9]_i_1 
       (.I0(Q[0]),
        .I1(src0_cols_V_channel_empty_n),
        .I2(src0_rows_V_channel_empty_n),
        .I3(CvtColor_U0_ap_start),
        .O(CvtColor_U0_p_src_rows_V_read));
  FDRE \tmp_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[0]),
        .Q(tmp_reg_289[0]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[1]),
        .Q(tmp_reg_289[1]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[2]),
        .Q(tmp_reg_289[2]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[3]),
        .Q(tmp_reg_289[3]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[4]),
        .Q(tmp_reg_289[4]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[5]),
        .Q(tmp_reg_289[5]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[6]),
        .Q(tmp_reg_289[6]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[7]),
        .Q(tmp_reg_289[7]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[8]),
        .Q(tmp_reg_289[8]),
        .R(1'b0));
  FDRE \tmp_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(out[9]),
        .Q(tmp_reg_289[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Dilate
   (DOBDO,
    \right_border_buf_0_2_fu_140_reg[7]_0 ,
    Dilate_U0_p_src_rows_V_read,
    Q,
    Dilate_U0_p_src_data_stream_V_read,
    k_buf_0_val_4_d11,
    \mOutPtr_reg[0] ,
    E,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr110_out_0,
    \mOutPtr_reg[3] ,
    internal_full_n_reg_1,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    if_dout,
    tmp_i_fu_270_p2,
    \int_cols_reg[9] ,
    \int_cols_reg[0] ,
    ap_rst_n_inv,
    Dilate_U0_ap_start,
    mask_cols_V_channel_empty_n,
    mask_rows_V_channel_empty_n,
    dmask_data_stream_0_full_n,
    mask_data_stream_0_s_empty_n,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ,
    \mOutPtr_reg[0]_1 ,
    PaintMask_U0_p_src_data_stream_1_V_read,
    dmask_data_stream_0_empty_n,
    internal_full_n,
    internal_full_n_reg_2,
    ap_rst_n,
    internal_full_n_reg_3,
    D,
    \int_rows_reg[6] ,
    \int_rows_reg[0] ,
    \int_cols_reg[7] );
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_2_fu_140_reg[7]_0 ;
  output Dilate_U0_p_src_rows_V_read;
  output [0:0]Q;
  output Dilate_U0_p_src_data_stream_V_read;
  output k_buf_0_val_4_d11;
  output \mOutPtr_reg[0] ;
  output [0:0]E;
  output mOutPtr110_out;
  output \mOutPtr_reg[0]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output mOutPtr110_out_0;
  output [0:0]\mOutPtr_reg[3] ;
  output internal_full_n_reg_1;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [0:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [8:0]if_dout;
  input [0:0]tmp_i_fu_270_p2;
  input [9:0]\int_cols_reg[9] ;
  input \int_cols_reg[0] ;
  input ap_rst_n_inv;
  input Dilate_U0_ap_start;
  input mask_cols_V_channel_empty_n;
  input mask_rows_V_channel_empty_n;
  input dmask_data_stream_0_full_n;
  input mask_data_stream_0_s_empty_n;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  input \mOutPtr_reg[0]_1 ;
  input PaintMask_U0_p_src_data_stream_1_V_read;
  input dmask_data_stream_0_empty_n;
  input internal_full_n;
  input internal_full_n_reg_2;
  input ap_rst_n;
  input internal_full_n_reg_3;
  input [7:0]D;
  input [6:0]\int_rows_reg[6] ;
  input [1:0]\int_rows_reg[0] ;
  input [6:0]\int_cols_reg[7] ;

  wire [7:0]D;
  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire Dilate_U0_p_src_rows_V_read;
  wire [0:0]E;
  wire [0:0]ImagLoc_x_fu_497_p2;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire [0:0]Q;
  wire \SRL_SIG[0][7]_i_10_n_0 ;
  wire \SRL_SIG[0][7]_i_11_n_0 ;
  wire \SRL_SIG[0][7]_i_4__0_n_0 ;
  wire \SRL_SIG[0][7]_i_5__0_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \SRL_SIG[0][7]_i_7_n_0 ;
  wire \SRL_SIG[0][7]_i_8_n_0 ;
  wire \SRL_SIG[0][7]_i_9_n_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_i_3_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire \ap_CS_fsm[2]_i_3__1_n_0 ;
  wire \ap_CS_fsm[2]_i_5__1_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm5;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire ap_pipeline_reg_pp0_iter1_exitcond_reg_1037;
  wire ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1082;
  wire ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082;
  wire [7:0]ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_i_fu_561_p2;
  wire brmerge_i_reg_1050;
  wire ce1121_out;
  wire [1:0]col_assign_1_t_i_fu_573_p23_out;
  wire [1:0]col_assign_1_t_i_reg_1063;
  wire [7:0]col_buf_0_val_0_0_fu_603_p3;
  wire [7:0]col_buf_0_val_1_0_fu_621_p3;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire dmask_data_stream_0_empty_n;
  wire dmask_data_stream_0_full_n;
  wire exitcond_reg_1037;
  wire \exitcond_reg_1037[0]_i_2_n_0 ;
  wire \exitcond_reg_1037[0]_i_3_n_0 ;
  wire \exitcond_reg_1037[0]_i_4_n_0 ;
  wire \exitcond_reg_1037_reg[0]_i_1_n_1 ;
  wire \exitcond_reg_1037_reg[0]_i_1_n_2 ;
  wire \exitcond_reg_1037_reg[0]_i_1_n_3 ;
  wire [7:0]i_V_fu_315_p2;
  wire [7:0]i_V_reg_988;
  wire \i_V_reg_988[6]_i_2_n_0 ;
  wire \i_V_reg_988[7]_i_2_n_0 ;
  wire icmp_fu_342_p2;
  wire icmp_reg_1002;
  wire \icmp_reg_1002[0]_i_3_n_0 ;
  wire [8:0]if_dout;
  wire \int_cols_reg[0] ;
  wire [6:0]\int_cols_reg[7] ;
  wire [9:0]\int_cols_reg[9] ;
  wire [1:0]\int_rows_reg[0] ;
  wire [6:0]\int_rows_reg[6] ;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire [8:2]j_V_fu_475_p2;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_4_d11;
  wire k_buf_0_val_5_U_n_10;
  wire k_buf_0_val_5_U_n_12;
  wire k_buf_0_val_5_U_n_13;
  wire k_buf_0_val_5_U_n_14;
  wire k_buf_0_val_5_U_n_15;
  wire k_buf_0_val_5_U_n_16;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_3;
  wire k_buf_0_val_5_U_n_4;
  wire k_buf_0_val_5_U_n_5;
  wire k_buf_0_val_5_U_n_6;
  wire k_buf_0_val_5_U_n_7;
  wire k_buf_0_val_5_U_n_8;
  wire k_buf_0_val_5_U_n_9;
  wire [8:0]k_buf_0_val_5_addr_reg_1076;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[3] ;
  wire mask_cols_V_channel_empty_n;
  wire mask_data_stream_0_s_empty_n;
  wire mask_rows_V_channel_empty_n;
  wire or_cond_i_i_i_fu_578_p2;
  wire or_cond_i_i_i_i_reg_1046;
  wire or_cond_i_i_i_reg_1082;
  wire \or_cond_i_i_i_reg_1082[0]_i_3_n_0 ;
  wire p_014_0_i_i_i_reg_228;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[0] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[1] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[2] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[3] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[4] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[5] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[6] ;
  wire \p_014_0_i_i_i_reg_228_reg_n_0_[7] ;
  wire p_027_0_i_i_i_reg_239;
  wire p_027_0_i_i_i_reg_2390;
  wire \p_027_0_i_i_i_reg_239[1]_i_1_n_0 ;
  wire \p_027_0_i_i_i_reg_239[8]_i_4_n_0 ;
  wire [8:1]p_027_0_i_i_i_reg_239_reg__0;
  wire [0:0]p_027_0_i_i_i_reg_239_reg__0__0;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_11_in;
  wire p_14_in;
  wire p_1_in9_out;
  wire [1:0]p_assign_2_reg_955;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_i_20_n_0;
  wire ram_reg_i_20_n_1;
  wire ram_reg_i_20_n_2;
  wire ram_reg_i_20_n_3;
  wire ram_reg_i_21_n_0;
  wire ram_reg_i_22_n_0;
  wire ram_reg_i_23_n_0;
  wire ram_reg_i_24_n_0;
  wire ram_reg_i_25_n_0;
  wire ram_reg_i_26_n_0;
  wire ram_reg_i_27_n_0;
  wire ram_reg_i_28_n_0;
  wire ram_reg_i_29_n_0;
  wire ram_reg_i_30_n_0;
  wire [7:0]right_border_buf_0_1_fu_136;
  wire [7:0]right_border_buf_0_2_fu_140;
  wire [7:0]\right_border_buf_0_2_fu_140_reg[7]_0 ;
  wire [7:0]right_border_buf_0_s_fu_132;
  wire [1:0]row_assign_7_1_t_i_fu_428_p22_out;
  wire [1:0]row_assign_7_1_t_i_reg_1027;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_10_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_11_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_12_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_4_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_5_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_6_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_7_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_8_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027[1]_i_9_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027_reg[1]_i_2_n_3 ;
  wire \row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_0 ;
  wire \row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_1 ;
  wire \row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_2 ;
  wire \row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_3 ;
  wire [1:0]row_assign_7_2_t_i_fu_461_p21_out;
  wire [1:0]row_assign_7_2_t_i_reg_1032;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_10_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_11_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_12_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_13_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_14_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_4_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_5_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_6_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_7_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_8_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032[1]_i_9_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032_reg[1]_i_2_n_3 ;
  wire \row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_0 ;
  wire \row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_1 ;
  wire \row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_2 ;
  wire \row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_3 ;
  wire [1:0]row_assign_7_i_fu_387_p20_out;
  wire [7:0]src_kernel_win_0_va_1_fu_112;
  wire src_kernel_win_0_va_1_fu_1120;
  wire [7:0]src_kernel_win_0_va_2_fu_116;
  wire [7:0]src_kernel_win_0_va_3_fu_120;
  wire [7:0]src_kernel_win_0_va_4_fu_124;
  wire src_kernel_win_0_va_4_fu_1240;
  wire [7:0]src_kernel_win_0_va_5_fu_128;
  wire [7:0]src_kernel_win_0_va_6_fu_672_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1086;
  wire [7:0]src_kernel_win_0_va_7_fu_690_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_1093;
  wire [7:0]src_kernel_win_0_va_8_fu_708_p3;
  wire [7:0]src_kernel_win_0_va_fu_108;
  wire [7:0]temp_0_i_i_i_059_i_1_fu_741_p3;
  wire [7:0]temp_0_i_i_i_059_i_1_reg_1100;
  wire temp_0_i_i_i_059_i_1_reg_11000;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_14_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_15_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_16_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_17_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_18_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_19_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_20_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_21_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_n_1 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_n_2 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_n_3 ;
  wire [7:0]temp_0_i_i_i_059_i_2_fu_779_p3;
  wire [7:0]temp_0_i_i_i_059_i_4_fu_805_p3;
  wire [7:0]temp_0_i_i_i_059_i_6_fu_832_p3;
  wire [7:0]temp_0_i_i_i_059_i_6_reg_1106;
  wire temp_0_i_i_i_059_i_6_reg_11060;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_12_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_13_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_14_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_19_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_20_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_21_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_22_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_23_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_24_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_25_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_26_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_27_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_28_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_29_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_30_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_31_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_32_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_33_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_34_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_35_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_36_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_37_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_38_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_39_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_40_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_41_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_42_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_44_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_45_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_46_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_47_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_48_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_49_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_50_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_51_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_52_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_53_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_54_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_55_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_56_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_57_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_58_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_59_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_60_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_61_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_62_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_63_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_64_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_65_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_66_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_67_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106[7]_i_9_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_3 ;
  wire tmp_166_not_i_fu_326_p2;
  wire tmp_166_not_i_reg_997;
  wire \tmp_201_2_i_reg_1011[0]_i_1_n_0 ;
  wire \tmp_201_2_i_reg_1011_reg_n_0_[0] ;
  wire \tmp_201_i_reg_1007[0]_i_1_n_0 ;
  wire \tmp_201_i_reg_1007_reg_n_0_[0] ;
  wire tmp_223_i_fu_360_p2;
  wire tmp_223_i_reg_1015;
  wire \tmp_223_i_reg_1015[0]_i_2_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_3_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_4_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_5_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_6_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_7_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_8_n_0 ;
  wire \tmp_223_i_reg_1015[0]_i_9_n_0 ;
  wire \tmp_223_i_reg_1015_reg[0]_i_1_n_1 ;
  wire \tmp_223_i_reg_1015_reg[0]_i_1_n_2 ;
  wire \tmp_223_i_reg_1015_reg[0]_i_1_n_3 ;
  wire [7:0]tmp_2_reg_966;
  wire tmp_32_i_fu_321_p2;
  wire tmp_32_i_reg_993;
  wire \tmp_32_i_reg_993[0]_i_2_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_3_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_4_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_5_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_6_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_7_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_8_n_0 ;
  wire \tmp_32_i_reg_993[0]_i_9_n_0 ;
  wire \tmp_32_i_reg_993_reg[0]_i_1_n_1 ;
  wire \tmp_32_i_reg_993_reg[0]_i_1_n_2 ;
  wire \tmp_32_i_reg_993_reg[0]_i_1_n_3 ;
  wire tmp_37_i_fu_523_p2;
  wire [8:8]tmp_69_reg_938;
  wire [9:0]tmp_71_reg_945;
  wire [1:0]tmp_75_reg_1022;
  wire \tmp_75_reg_1022[1]_i_10_n_0 ;
  wire \tmp_75_reg_1022[1]_i_11_n_0 ;
  wire \tmp_75_reg_1022[1]_i_12_n_0 ;
  wire \tmp_75_reg_1022[1]_i_13_n_0 ;
  wire \tmp_75_reg_1022[1]_i_14_n_0 ;
  wire \tmp_75_reg_1022[1]_i_4_n_0 ;
  wire \tmp_75_reg_1022[1]_i_5_n_0 ;
  wire \tmp_75_reg_1022[1]_i_6_n_0 ;
  wire \tmp_75_reg_1022[1]_i_7_n_0 ;
  wire \tmp_75_reg_1022[1]_i_8_n_0 ;
  wire \tmp_75_reg_1022[1]_i_9_n_0 ;
  wire \tmp_75_reg_1022_reg[1]_i_2_n_3 ;
  wire \tmp_75_reg_1022_reg[1]_i_3_n_0 ;
  wire \tmp_75_reg_1022_reg[1]_i_3_n_1 ;
  wire \tmp_75_reg_1022_reg[1]_i_3_n_2 ;
  wire \tmp_75_reg_1022_reg[1]_i_3_n_3 ;
  wire [0:0]tmp_i_fu_270_p2;
  wire [8:0]tmp_i_reg_950;
  wire [7:1]tmp_reg_932;
  wire [8:1]tmp_s_reg_961;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond_reg_1037_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_1037_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_i_14_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_14_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_20_O_UNCONNECTED;
  wire [3:1]\NLW_row_assign_7_1_t_i_reg_1027_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_7_1_t_i_reg_1027_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_7_1_t_i_reg_1027_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_7_2_t_i_reg_1032_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_7_2_t_i_reg_1032_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_7_2_t_i_reg_1032_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_166_not_i_reg_997_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_166_not_i_reg_997_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_223_i_reg_1015_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_i_reg_993_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_75_reg_1022_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_75_reg_1022_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_75_reg_1022_reg[1]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[0]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[0]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[1]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[1]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[2]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[2]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[3]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[3]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[4]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[4]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[5]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[5]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[6]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[6]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[2]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[2]),
        .I2(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[3]),
        .I3(temp_0_i_i_i_059_i_6_reg_1106[3]),
        .O(\SRL_SIG[0][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[0]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[0]),
        .I2(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[1]),
        .I3(temp_0_i_i_i_059_i_6_reg_1106[1]),
        .O(\SRL_SIG[0][7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(dmask_data_stream_0_full_n),
        .I1(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_NS_fsm6),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[7]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[7]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_4__0 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[6]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[6]),
        .I2(temp_0_i_i_i_059_i_6_reg_1106[7]),
        .I3(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[7]),
        .O(\SRL_SIG[0][7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_5__0 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[4]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[4]),
        .I2(temp_0_i_i_i_059_i_6_reg_1106[5]),
        .I3(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[5]),
        .O(\SRL_SIG[0][7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[2]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[2]),
        .I2(temp_0_i_i_i_059_i_6_reg_1106[3]),
        .I3(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[3]),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[0]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[0]),
        .I2(temp_0_i_i_i_059_i_6_reg_1106[1]),
        .I3(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[1]),
        .O(\SRL_SIG[0][7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[6]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[6]),
        .I2(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[7]),
        .I3(temp_0_i_i_i_059_i_6_reg_1106[7]),
        .O(\SRL_SIG[0][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[4]),
        .I1(temp_0_i_i_i_059_i_6_reg_1106[4]),
        .I2(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[5]),
        .I3(temp_0_i_i_i_059_i_6_reg_1106[5]),
        .O(\SRL_SIG[0][7]_i_9_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_3 
       (.CI(1'b0),
        .CO({p_0_in,\SRL_SIG_reg[0][7]_i_3_n_1 ,\SRL_SIG_reg[0][7]_i_3_n_2 ,\SRL_SIG_reg[0][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_4__0_n_0 ,\SRL_SIG[0][7]_i_5__0_n_0 ,\SRL_SIG[0][7]_i_6_n_0 ,\SRL_SIG[0][7]_i_7_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_8_n_0 ,\SRL_SIG[0][7]_i_9_n_0 ,\SRL_SIG[0][7]_i_10_n_0 ,\SRL_SIG[0][7]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h22F2F2F2F2F2F2F2)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I2(Q),
        .I3(Dilate_U0_ap_start),
        .I4(mask_cols_V_channel_empty_n),
        .I5(mask_rows_V_channel_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Dilate_U0_ap_start),
        .I1(mask_cols_V_channel_empty_n),
        .I2(mask_rows_V_channel_empty_n),
        .I3(Q),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[2]_i_3__1_n_0 ),
        .I3(ap_NS_fsm6),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(tmp_2_reg_966[6]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I2(tmp_2_reg_966[7]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I4(\ap_CS_fsm[2]_i_5__1_n_0 ),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\ap_CS_fsm[2]_i_7_n_0 ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_2_reg_966[1]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I4(tmp_2_reg_966[4]),
        .I5(\ap_CS_fsm[2]_i_8_n_0 ),
        .O(\ap_CS_fsm[2]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I1(tmp_2_reg_966[3]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I3(tmp_2_reg_966[0]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I1(tmp_2_reg_966[5]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(tmp_2_reg_966[2]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h002000FF00200020)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .I3(k_buf_0_val_5_U_n_16),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter3_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF080F0800000F080)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .I5(k_buf_0_val_5_U_n_16),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h770F000F)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .I3(k_buf_0_val_5_U_n_16),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_NS_fsm6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70007000F0F00000)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_NS_fsm6),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(exitcond_reg_1037),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_reg_1037),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1082[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .O(p_14_in));
  FDRE \ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(or_cond_i_i_i_reg_1082),
        .Q(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1082),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082[0]_i_1 
       (.I0(ap_NS_fsm6),
        .O(ap_NS_fsm5));
  FDRE \ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1082),
        .Q(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[0]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[1]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[2]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[3]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[4]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[5]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[6]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm5),
        .D(src_kernel_win_0_va_6_reg_1086[7]),
        .Q(ap_pipeline_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1086[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_i_reg_1050[0]_i_1 
       (.I0(tmp_37_i_fu_523_p2),
        .I1(tmp_166_not_i_reg_997),
        .O(brmerge_i_fu_561_p2));
  FDRE \brmerge_i_reg_1050_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(brmerge_i_fu_561_p2),
        .Q(brmerge_i_reg_1050),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04B4)) 
    \col_assign_1_t_i_reg_1063[0]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0__0),
        .I1(p_1_in9_out),
        .I2(tmp_i_reg_950[0]),
        .I3(k_buf_0_val_5_U_n_12),
        .O(col_assign_1_t_i_fu_573_p23_out[0]));
  LUT6 #(
    .INIT(64'h41004E0069AA66AA)) 
    \col_assign_1_t_i_reg_1063[1]_i_1 
       (.I0(tmp_i_reg_950[1]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I2(p_027_0_i_i_i_reg_239_reg__0__0),
        .I3(p_1_in9_out),
        .I4(tmp_i_reg_950[0]),
        .I5(k_buf_0_val_5_U_n_12),
        .O(col_assign_1_t_i_fu_573_p23_out[1]));
  FDRE \col_assign_1_t_i_reg_1063_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(col_assign_1_t_i_fu_573_p23_out[0]),
        .Q(col_assign_1_t_i_reg_1063[0]),
        .R(1'b0));
  FDRE \col_assign_1_t_i_reg_1063_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(col_assign_1_t_i_fu_573_p23_out[1]),
        .Q(col_assign_1_t_i_reg_1063[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_1037[0]_i_2 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I1(tmp_s_reg_961[6]),
        .I2(tmp_s_reg_961[7]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[7]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[8]),
        .I5(tmp_s_reg_961[8]),
        .O(\exitcond_reg_1037[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_1037[0]_i_3 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I1(tmp_s_reg_961[3]),
        .I2(tmp_s_reg_961[4]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[4]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[5]),
        .I5(tmp_s_reg_961[5]),
        .O(\exitcond_reg_1037[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_1037[0]_i_4 
       (.I0(tmp_71_reg_945[0]),
        .I1(p_027_0_i_i_i_reg_239_reg__0__0),
        .I2(tmp_s_reg_961[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I5(tmp_s_reg_961[2]),
        .O(\exitcond_reg_1037[0]_i_4_n_0 ));
  FDRE \exitcond_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .Q(exitcond_reg_1037),
        .R(1'b0));
  CARRY4 \exitcond_reg_1037_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_exitcond_reg_1037_reg[0]_i_1_CO_UNCONNECTED [3],\exitcond_reg_1037_reg[0]_i_1_n_1 ,\exitcond_reg_1037_reg[0]_i_1_n_2 ,\exitcond_reg_1037_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_1037_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond_reg_1037[0]_i_2_n_0 ,\exitcond_reg_1037[0]_i_3_n_0 ,\exitcond_reg_1037[0]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_988[0]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(i_V_fu_315_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_988[1]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .O(i_V_fu_315_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_988[2]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .O(i_V_fu_315_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_988[3]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .O(i_V_fu_315_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_988[4]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .O(i_V_fu_315_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_988[5]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I5(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .O(i_V_fu_315_p2[5]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \i_V_reg_988[6]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I1(\i_V_reg_988[6]_i_2_n_0 ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I5(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .O(i_V_fu_315_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_V_reg_988[6]_i_2 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(\i_V_reg_988[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_V_reg_988[7]_i_1 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I1(\i_V_reg_988[7]_i_2_n_0 ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .O(i_V_fu_315_p2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_988[7]_i_2 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I5(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .O(\i_V_reg_988[7]_i_2_n_0 ));
  FDRE \i_V_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[0]),
        .Q(i_V_reg_988[0]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[1]),
        .Q(i_V_reg_988[1]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[2]),
        .Q(i_V_reg_988[2]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[3]),
        .Q(i_V_reg_988[3]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[4]),
        .Q(i_V_reg_988[4]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[5]),
        .Q(i_V_reg_988[5]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[6]),
        .Q(i_V_reg_988[6]),
        .R(1'b0));
  FDRE \i_V_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_315_p2[7]),
        .Q(i_V_reg_988[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_reg_1002[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1002[0]_i_2 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I4(\icmp_reg_1002[0]_i_3_n_0 ),
        .O(icmp_fu_342_p2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_reg_1002[0]_i_3 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .O(\icmp_reg_1002[0]_i_3_n_0 ));
  FDRE \icmp_reg_1002_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(icmp_fu_342_p2),
        .Q(icmp_reg_1002),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n),
        .I2(internal_full_n_reg_2),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out_0),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__29
       (.I0(dmask_data_stream_0_empty_n),
        .I1(PaintMask_U0_p_src_data_stream_1_V_read),
        .I2(dmask_data_stream_0_full_n),
        .I3(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_NS_fsm6),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    internal_full_n_i_3__8
       (.I0(PaintMask_U0_p_src_data_stream_1_V_read),
        .I1(dmask_data_stream_0_empty_n),
        .I2(ap_NS_fsm6),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .I5(dmask_data_stream_0_full_n),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_59 k_buf_0_val_3_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1076),
        .\ap_CS_fsm_reg[2] (k_buf_0_val_5_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_i_reg_1050(brmerge_i_reg_1050),
        .\col_assign_1_t_i_reg_1063_reg[1] (col_assign_1_t_i_reg_1063),
        .col_buf_0_val_0_0_fu_603_p3(col_buf_0_val_0_0_fu_603_p3),
        .col_buf_0_val_1_0_fu_621_p3(col_buf_0_val_1_0_fu_621_p3),
        .col_buf_0_val_2_0_fu_639_p3(col_buf_0_val_2_0_fu_639_p3),
        .icmp_reg_1002(icmp_reg_1002),
        .or_cond_i_i_i_i_reg_1046(or_cond_i_i_i_i_reg_1046),
        .p_11_in(p_11_in),
        .\right_border_buf_0_s_fu_132_reg[7] (right_border_buf_0_s_fu_132),
        .\src_kernel_win_0_va_6_reg_1086_reg[7] (src_kernel_win_0_va_6_fu_672_p3),
        .\tmp_201_2_i_reg_1011_reg[0] (\tmp_201_2_i_reg_1011_reg_n_0_[0] ),
        .tmp_223_i_reg_1015(tmp_223_i_reg_1015),
        .tmp_32_i_reg_993(tmp_32_i_reg_993),
        .\tmp_75_reg_1022_reg[1] (tmp_75_reg_1022));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_10),
        .Q(k_buf_0_val_5_addr_reg_1076[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_9),
        .Q(k_buf_0_val_5_addr_reg_1076[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_8),
        .Q(k_buf_0_val_5_addr_reg_1076[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_7),
        .Q(k_buf_0_val_5_addr_reg_1076[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_6),
        .Q(k_buf_0_val_5_addr_reg_1076[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_5),
        .Q(k_buf_0_val_5_addr_reg_1076[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_4),
        .Q(k_buf_0_val_5_addr_reg_1076[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_3),
        .Q(k_buf_0_val_5_addr_reg_1076[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1057_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(k_buf_0_val_5_U_n_2),
        .Q(k_buf_0_val_5_addr_reg_1076[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_60 k_buf_0_val_4_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10}),
        .Q(k_buf_0_val_5_addr_reg_1076),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1050(brmerge_i_reg_1050),
        .\col_assign_1_t_i_reg_1063_reg[1] (col_assign_1_t_i_reg_1063),
        .col_buf_0_val_1_0_fu_621_p3(col_buf_0_val_1_0_fu_621_p3),
        .col_buf_0_val_2_0_fu_639_p3(col_buf_0_val_2_0_fu_639_p3),
        .p_11_in(p_11_in),
        .ram_reg(ram_reg),
        .ram_reg_0(col_buf_0_val_0_0_fu_603_p3),
        .\right_border_buf_0_2_fu_140_reg[7] (\right_border_buf_0_2_fu_140_reg[7]_0 ),
        .\right_border_buf_0_2_fu_140_reg[7]_0 (right_border_buf_0_2_fu_140),
        .\row_assign_7_1_t_i_reg_1027_reg[1] (row_assign_7_1_t_i_reg_1027),
        .\src_kernel_win_0_va_7_reg_1093_reg[7] (src_kernel_win_0_va_7_fu_690_p3),
        .tmp_223_i_reg_1015(tmp_223_i_reg_1015));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_61 k_buf_0_val_5_U
       (.CO(tmp_37_i_fu_523_p2),
        .D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10}),
        .Q(k_buf_0_val_5_addr_reg_1076),
        .WEA(k_buf_0_val_4_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_0),
        .ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .brmerge_i_reg_1050(brmerge_i_reg_1050),
        .\col_assign_1_t_i_reg_1063_reg[1] (col_assign_1_t_i_reg_1063),
        .col_buf_0_val_2_0_fu_639_p3(col_buf_0_val_2_0_fu_639_p3),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .icmp_reg_1002(icmp_reg_1002),
        .k_buf_0_val_4_d11(k_buf_0_val_4_d11),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .or_cond_i_i_i_i_reg_1046(or_cond_i_i_i_i_reg_1046),
        .\or_cond_i_i_i_i_reg_1046_reg[0] (k_buf_0_val_5_U_n_15),
        .\p_027_0_i_i_i_reg_239_reg[8] ({p_027_0_i_i_i_reg_239_reg__0,p_027_0_i_i_i_reg_239_reg__0__0}),
        .p_11_in(p_11_in),
        .p_1_in9_out(p_1_in9_out),
        .ram_reg(k_buf_0_val_5_U_n_12),
        .ram_reg_0(k_buf_0_val_5_U_n_13),
        .ram_reg_1(k_buf_0_val_5_U_n_14),
        .ram_reg_2(k_buf_0_val_5_U_n_16),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(col_buf_0_val_0_0_fu_603_p3),
        .ram_reg_5(col_buf_0_val_1_0_fu_621_p3),
        .\right_border_buf_0_1_fu_136_reg[7] (right_border_buf_0_1_fu_136),
        .\row_assign_7_2_t_i_reg_1032_reg[1] (row_assign_7_2_t_i_reg_1032),
        .\src_kernel_win_0_va_4_fu_124_reg[7] (src_kernel_win_0_va_4_fu_124),
        .\src_kernel_win_0_va_4_fu_124_reg[7]_0 (p_0_in2_in),
        .\src_kernel_win_0_va_5_fu_128_reg[7] (src_kernel_win_0_va_5_fu_128),
        .src_kernel_win_0_va_8_fu_708_p3(src_kernel_win_0_va_8_fu_708_p3),
        .\temp_0_i_i_i_059_i_1_reg_1100_reg[7] (temp_0_i_i_i_059_i_1_fu_741_p3),
        .\tmp_201_i_reg_1007_reg[0] (\tmp_201_i_reg_1007_reg_n_0_[0] ),
        .tmp_223_i_reg_1015(tmp_223_i_reg_1015),
        .tmp_32_i_reg_993(tmp_32_i_reg_993),
        .tmp_i_reg_950(tmp_i_reg_950));
  LUT6 #(
    .INIT(64'h5DFFA200A2005DFF)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mask_data_stream_0_s_empty_n),
        .I1(icmp_reg_1002),
        .I2(tmp_32_i_reg_993),
        .I3(\mOutPtr[0]_i_2_n_0 ),
        .I4(\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[0]_i_2 
       (.I0(or_cond_i_i_i_i_reg_1046),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(k_buf_0_val_5_U_n_16),
        .O(\mOutPtr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_NS_fsm6),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .I3(dmask_data_stream_0_full_n),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \mOutPtr[1]_i_4 
       (.I0(icmp_reg_1002),
        .I1(tmp_32_i_reg_993),
        .I2(k_buf_0_val_5_U_n_16),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(or_cond_i_i_i_i_reg_1046),
        .O(Dilate_U0_p_src_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__9 
       (.I0(mOutPtr110_out_0),
        .I1(internal_full_n_reg_0),
        .O(\mOutPtr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h20002020)) 
    \mOutPtr[3]_i_3__11 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I2(Dilate_U0_ap_start),
        .I3(internal_full_n_reg_3),
        .I4(internal_full_n_reg_2),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h0000DF00)) 
    \mOutPtr[3]_i_4__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I2(Dilate_U0_ap_start),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .O(internal_full_n_reg_0));
  FDRE \or_cond_i_i_i_i_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_1_in9_out),
        .Q(or_cond_i_i_i_i_reg_1046),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_i_reg_1082[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .I1(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .O(ap_enable_reg_pp0_iter10));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \or_cond_i_i_i_reg_1082[0]_i_2 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[4]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I2(icmp_reg_1002),
        .I3(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I5(\or_cond_i_i_i_reg_1082[0]_i_3_n_0 ),
        .O(or_cond_i_i_i_fu_578_p2));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \or_cond_i_i_i_reg_1082[0]_i_3 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[5]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I2(icmp_reg_1002),
        .I3(p_027_0_i_i_i_reg_239_reg__0[8]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[7]),
        .O(\or_cond_i_i_i_reg_1082[0]_i_3_n_0 ));
  FDRE \or_cond_i_i_i_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(or_cond_i_i_i_fu_578_p2),
        .Q(or_cond_i_i_i_reg_1082),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \p_014_0_i_i_i_reg_228[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(Q),
        .I2(mask_rows_V_channel_empty_n),
        .I3(mask_cols_V_channel_empty_n),
        .I4(Dilate_U0_ap_start),
        .O(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[0]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[1]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[2]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[3]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[4]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[5]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[6]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .R(p_014_0_i_i_i_reg_228));
  FDRE \p_014_0_i_i_i_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_988[7]),
        .Q(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .R(p_014_0_i_i_i_reg_228));
  LUT1 #(
    .INIT(2'h1)) 
    \p_027_0_i_i_i_reg_239[0]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0__0),
        .O(ImagLoc_x_fu_497_p2));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_027_0_i_i_i_reg_239[1]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0__0),
        .I1(p_027_0_i_i_i_reg_239_reg__0[1]),
        .O(\p_027_0_i_i_i_reg_239[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_027_0_i_i_i_reg_239[2]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I1(p_027_0_i_i_i_reg_239_reg__0__0),
        .I2(p_027_0_i_i_i_reg_239_reg__0[2]),
        .O(j_V_fu_475_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_027_0_i_i_i_reg_239[3]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I1(p_027_0_i_i_i_reg_239_reg__0__0),
        .I2(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[3]),
        .O(j_V_fu_475_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_027_0_i_i_i_reg_239[4]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I2(p_027_0_i_i_i_reg_239_reg__0__0),
        .I3(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[4]),
        .O(j_V_fu_475_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_027_0_i_i_i_reg_239[5]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I1(p_027_0_i_i_i_reg_239_reg__0__0),
        .I2(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[4]),
        .I5(p_027_0_i_i_i_reg_239_reg__0[5]),
        .O(j_V_fu_475_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_027_0_i_i_i_reg_239[6]_i_1 
       (.I0(\p_027_0_i_i_i_reg_239[8]_i_4_n_0 ),
        .I1(p_027_0_i_i_i_reg_239_reg__0[6]),
        .O(j_V_fu_475_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \p_027_0_i_i_i_reg_239[7]_i_1 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I1(\p_027_0_i_i_i_reg_239[8]_i_4_n_0 ),
        .I2(p_027_0_i_i_i_reg_239_reg__0[7]),
        .O(j_V_fu_475_p2[7]));
  LUT5 #(
    .INIT(32'h88808888)) 
    \p_027_0_i_i_i_reg_239[8]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .I3(k_buf_0_val_5_U_n_16),
        .I4(ap_enable_reg_pp0_iter0),
        .O(p_027_0_i_i_i_reg_239));
  LUT3 #(
    .INIT(8'h10)) 
    \p_027_0_i_i_i_reg_239[8]_i_2 
       (.I0(\exitcond_reg_1037_reg[0]_i_1_n_1 ),
        .I1(k_buf_0_val_5_U_n_16),
        .I2(ap_enable_reg_pp0_iter0),
        .O(p_027_0_i_i_i_reg_2390));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \p_027_0_i_i_i_reg_239[8]_i_3 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[7]),
        .I1(\p_027_0_i_i_i_reg_239[8]_i_4_n_0 ),
        .I2(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[8]),
        .O(j_V_fu_475_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \p_027_0_i_i_i_reg_239[8]_i_4 
       (.I0(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I1(p_027_0_i_i_i_reg_239_reg__0__0),
        .I2(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I4(p_027_0_i_i_i_reg_239_reg__0[4]),
        .I5(p_027_0_i_i_i_reg_239_reg__0[5]),
        .O(\p_027_0_i_i_i_reg_239[8]_i_4_n_0 ));
  FDRE \p_027_0_i_i_i_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(ImagLoc_x_fu_497_p2),
        .Q(p_027_0_i_i_i_reg_239_reg__0__0),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(\p_027_0_i_i_i_reg_239[1]_i_1_n_0 ),
        .Q(p_027_0_i_i_i_reg_239_reg__0[1]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[2]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[2]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[3]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[3]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[4]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[4]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[5]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[5]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[6]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[6]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[7]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[7]),
        .R(p_027_0_i_i_i_reg_239));
  FDRE \p_027_0_i_i_i_reg_239_reg[8] 
       (.C(ap_clk),
        .CE(p_027_0_i_i_i_reg_2390),
        .D(j_V_fu_475_p2[8]),
        .Q(p_027_0_i_i_i_reg_239_reg__0[8]),
        .R(p_027_0_i_i_i_reg_239));
  CARRY4 ram_reg_i_14
       (.CI(ram_reg_i_20_n_0),
        .CO({NLW_ram_reg_i_14_CO_UNCONNECTED[3:1],tmp_37_i_fu_523_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_21_n_0}),
        .O(NLW_ram_reg_i_14_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_i_22_n_0}));
  CARRY4 ram_reg_i_20
       (.CI(1'b0),
        .CO({ram_reg_i_20_n_0,ram_reg_i_20_n_1,ram_reg_i_20_n_2,ram_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_23_n_0,ram_reg_i_24_n_0,ram_reg_i_25_n_0,ram_reg_i_26_n_0}),
        .O(NLW_ram_reg_i_20_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_27_n_0,ram_reg_i_28_n_0,ram_reg_i_29_n_0,ram_reg_i_30_n_0}));
  LUT6 #(
    .INIT(64'h0000555700000001)) 
    ram_reg_i_21
       (.I0(p_027_0_i_i_i_reg_239_reg__0[8]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I2(k_buf_0_val_5_U_n_15),
        .I3(p_027_0_i_i_i_reg_239_reg__0[7]),
        .I4(tmp_71_reg_945[9]),
        .I5(tmp_71_reg_945[8]),
        .O(ram_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h4444444211111114)) 
    ram_reg_i_22
       (.I0(tmp_71_reg_945[9]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[8]),
        .I2(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I3(k_buf_0_val_5_U_n_15),
        .I4(p_027_0_i_i_i_reg_239_reg__0[7]),
        .I5(tmp_71_reg_945[8]),
        .O(ram_reg_i_22_n_0));
  LUT5 #(
    .INIT(32'h2BB82228)) 
    ram_reg_i_23
       (.I0(tmp_71_reg_945[7]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[7]),
        .I2(k_buf_0_val_5_U_n_15),
        .I3(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I4(tmp_71_reg_945[6]),
        .O(ram_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    ram_reg_i_24
       (.I0(tmp_71_reg_945[5]),
        .I1(k_buf_0_val_5_U_n_14),
        .I2(k_buf_0_val_5_U_n_13),
        .I3(tmp_71_reg_945[4]),
        .O(ram_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h222BBBB822222228)) 
    ram_reg_i_25
       (.I0(tmp_71_reg_945[3]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I2(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0__0),
        .I4(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I5(tmp_71_reg_945[2]),
        .O(ram_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'hB828)) 
    ram_reg_i_26
       (.I0(tmp_71_reg_945[1]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I2(p_027_0_i_i_i_reg_239_reg__0__0),
        .I3(tmp_71_reg_945[0]),
        .O(ram_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    ram_reg_i_27
       (.I0(tmp_71_reg_945[7]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[7]),
        .I2(k_buf_0_val_5_U_n_15),
        .I3(p_027_0_i_i_i_reg_239_reg__0[6]),
        .I4(tmp_71_reg_945[6]),
        .O(ram_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    ram_reg_i_28
       (.I0(tmp_71_reg_945[5]),
        .I1(k_buf_0_val_5_U_n_14),
        .I2(tmp_71_reg_945[4]),
        .I3(k_buf_0_val_5_U_n_13),
        .O(ram_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h9990000600099990)) 
    ram_reg_i_29
       (.I0(tmp_71_reg_945[3]),
        .I1(p_027_0_i_i_i_reg_239_reg__0[3]),
        .I2(p_027_0_i_i_i_reg_239_reg__0[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0__0),
        .I4(p_027_0_i_i_i_reg_239_reg__0[2]),
        .I5(tmp_71_reg_945[2]),
        .O(ram_reg_i_29_n_0));
  LUT4 #(
    .INIT(16'h4224)) 
    ram_reg_i_30
       (.I0(tmp_71_reg_945[0]),
        .I1(p_027_0_i_i_i_reg_239_reg__0__0),
        .I2(tmp_71_reg_945[1]),
        .I3(p_027_0_i_i_i_reg_239_reg__0[1]),
        .O(ram_reg_i_30_n_0));
  FDRE \right_border_buf_0_1_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[0]),
        .Q(right_border_buf_0_1_fu_136[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[1]),
        .Q(right_border_buf_0_1_fu_136[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[2]),
        .Q(right_border_buf_0_1_fu_136[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[3]),
        .Q(right_border_buf_0_1_fu_136[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[4]),
        .Q(right_border_buf_0_1_fu_136[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[5]),
        .Q(right_border_buf_0_1_fu_136[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[6]),
        .Q(right_border_buf_0_1_fu_136[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_639_p3[7]),
        .Q(right_border_buf_0_1_fu_136[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \right_border_buf_0_2_fu_140[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(or_cond_i_i_i_i_reg_1046),
        .I3(icmp_reg_1002),
        .I4(tmp_32_i_reg_993),
        .O(ce1121_out));
  FDRE \right_border_buf_0_2_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[0]),
        .Q(right_border_buf_0_2_fu_140[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[1]),
        .Q(right_border_buf_0_2_fu_140[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[2]),
        .Q(right_border_buf_0_2_fu_140[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[3]),
        .Q(right_border_buf_0_2_fu_140[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[4]),
        .Q(right_border_buf_0_2_fu_140[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[5]),
        .Q(right_border_buf_0_2_fu_140[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[6]),
        .Q(right_border_buf_0_2_fu_140[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_621_p3[7]),
        .Q(right_border_buf_0_2_fu_140[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[0]),
        .Q(right_border_buf_0_s_fu_132[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[1]),
        .Q(right_border_buf_0_s_fu_132[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[2]),
        .Q(right_border_buf_0_s_fu_132[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[3]),
        .Q(right_border_buf_0_s_fu_132[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[4]),
        .Q(right_border_buf_0_s_fu_132[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[5]),
        .Q(right_border_buf_0_s_fu_132[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[6]),
        .Q(right_border_buf_0_s_fu_132[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_603_p3[7]),
        .Q(right_border_buf_0_s_fu_132[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \row_assign_7_1_t_i_reg_1027[0]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1]_i_2_n_3 ),
        .I1(p_assign_2_reg_955[0]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(row_assign_7_1_t_i_fu_428_p22_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB04040B0)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_1 
       (.I0(p_assign_2_reg_955[0]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I2(\row_assign_7_1_t_i_reg_1027_reg[1]_i_2_n_3 ),
        .I3(p_assign_2_reg_955[1]),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .O(row_assign_7_1_t_i_fu_428_p22_out[1]));
  LUT5 #(
    .INIT(32'h90060990)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_10 
       (.I0(tmp_reg_932[5]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I2(\icmp_reg_1002[0]_i_3_n_0 ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I4(tmp_reg_932[4]),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h81186006)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_11 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_reg_932[3]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I4(tmp_reg_932[2]),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_12 
       (.I0(tmp_2_reg_966[0]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I2(tmp_reg_932[1]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_4 
       (.I0(tmp_69_reg_938),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h777E111455560000)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_5 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I2(\row_assign_7_2_t_i_reg_1032[1]_i_13_n_0 ),
        .I3(\icmp_reg_1002[0]_i_3_n_0 ),
        .I4(tmp_reg_932[7]),
        .I5(tmp_reg_932[6]),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2BB82228)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_6 
       (.I0(tmp_reg_932[5]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I2(\icmp_reg_1002[0]_i_3_n_0 ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I4(tmp_reg_932[4]),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h70E610E0)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_7 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_reg_932[3]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I4(tmp_reg_932[2]),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_8 
       (.I0(tmp_reg_932[1]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_2_reg_966[0]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8881444222281114)) 
    \row_assign_7_1_t_i_reg_1027[1]_i_9 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I2(\row_assign_7_2_t_i_reg_1032[1]_i_13_n_0 ),
        .I3(\icmp_reg_1002[0]_i_3_n_0 ),
        .I4(tmp_reg_932[7]),
        .I5(tmp_reg_932[6]),
        .O(\row_assign_7_1_t_i_reg_1027[1]_i_9_n_0 ));
  FDRE \row_assign_7_1_t_i_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(row_assign_7_1_t_i_fu_428_p22_out[0]),
        .Q(row_assign_7_1_t_i_reg_1027[0]),
        .R(1'b0));
  FDRE \row_assign_7_1_t_i_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(row_assign_7_1_t_i_fu_428_p22_out[1]),
        .Q(row_assign_7_1_t_i_reg_1027[1]),
        .R(1'b0));
  CARRY4 \row_assign_7_1_t_i_reg_1027_reg[1]_i_2 
       (.CI(\row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_0 ),
        .CO({\NLW_row_assign_7_1_t_i_reg_1027_reg[1]_i_2_CO_UNCONNECTED [3:1],\row_assign_7_1_t_i_reg_1027_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_7_1_t_i_reg_1027_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_7_1_t_i_reg_1027[1]_i_4_n_0 }));
  CARRY4 \row_assign_7_1_t_i_reg_1027_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_0 ,\row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_1 ,\row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_2 ,\row_assign_7_1_t_i_reg_1027_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_7_1_t_i_reg_1027[1]_i_5_n_0 ,\row_assign_7_1_t_i_reg_1027[1]_i_6_n_0 ,\row_assign_7_1_t_i_reg_1027[1]_i_7_n_0 ,\row_assign_7_1_t_i_reg_1027[1]_i_8_n_0 }),
        .O(\NLW_row_assign_7_1_t_i_reg_1027_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\row_assign_7_1_t_i_reg_1027[1]_i_9_n_0 ,\row_assign_7_1_t_i_reg_1027[1]_i_10_n_0 ,\row_assign_7_1_t_i_reg_1027[1]_i_11_n_0 ,\row_assign_7_1_t_i_reg_1027[1]_i_12_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \row_assign_7_2_t_i_reg_1032[0]_i_1 
       (.I0(p_assign_2_reg_955[0]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I2(\row_assign_7_2_t_i_reg_1032_reg[1]_i_2_n_3 ),
        .O(row_assign_7_2_t_i_fu_461_p21_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hC0480C84)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_1 
       (.I0(p_assign_2_reg_955[0]),
        .I1(\row_assign_7_2_t_i_reg_1032_reg[1]_i_2_n_3 ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(p_assign_2_reg_955[1]),
        .O(row_assign_7_2_t_i_fu_461_p21_out[1]));
  LUT5 #(
    .INIT(32'h90060990)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_10 
       (.I0(tmp_reg_932[5]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I2(\row_assign_7_2_t_i_reg_1032[1]_i_14_n_0 ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I4(tmp_reg_932[4]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8105420A28A01450)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_11 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(tmp_reg_932[3]),
        .I5(tmp_reg_932[2]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4218)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_12 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_2_reg_966[0]),
        .I3(tmp_reg_932[1]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_13 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_14 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_4 
       (.I0(tmp_69_reg_938),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h777E111455560000)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_5 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I2(\row_assign_7_2_t_i_reg_1032[1]_i_13_n_0 ),
        .I3(\row_assign_7_2_t_i_reg_1032[1]_i_14_n_0 ),
        .I4(tmp_reg_932[7]),
        .I5(tmp_reg_932[6]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2BB82228)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_6 
       (.I0(tmp_reg_932[5]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I2(\row_assign_7_2_t_i_reg_1032[1]_i_14_n_0 ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I4(tmp_reg_932[4]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7EFA1450565A0000)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_7 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(tmp_reg_932[3]),
        .I5(tmp_reg_932[2]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB980)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_8 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_2_reg_966[0]),
        .I3(tmp_reg_932[1]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8881444222281114)) 
    \row_assign_7_2_t_i_reg_1032[1]_i_9 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I2(\row_assign_7_2_t_i_reg_1032[1]_i_13_n_0 ),
        .I3(\row_assign_7_2_t_i_reg_1032[1]_i_14_n_0 ),
        .I4(tmp_reg_932[7]),
        .I5(tmp_reg_932[6]),
        .O(\row_assign_7_2_t_i_reg_1032[1]_i_9_n_0 ));
  FDRE \row_assign_7_2_t_i_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(row_assign_7_2_t_i_fu_461_p21_out[0]),
        .Q(row_assign_7_2_t_i_reg_1032[0]),
        .R(1'b0));
  FDRE \row_assign_7_2_t_i_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(row_assign_7_2_t_i_fu_461_p21_out[1]),
        .Q(row_assign_7_2_t_i_reg_1032[1]),
        .R(1'b0));
  CARRY4 \row_assign_7_2_t_i_reg_1032_reg[1]_i_2 
       (.CI(\row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_0 ),
        .CO({\NLW_row_assign_7_2_t_i_reg_1032_reg[1]_i_2_CO_UNCONNECTED [3:1],\row_assign_7_2_t_i_reg_1032_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_7_2_t_i_reg_1032_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_7_2_t_i_reg_1032[1]_i_4_n_0 }));
  CARRY4 \row_assign_7_2_t_i_reg_1032_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_0 ,\row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_1 ,\row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_2 ,\row_assign_7_2_t_i_reg_1032_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_7_2_t_i_reg_1032[1]_i_5_n_0 ,\row_assign_7_2_t_i_reg_1032[1]_i_6_n_0 ,\row_assign_7_2_t_i_reg_1032[1]_i_7_n_0 ,\row_assign_7_2_t_i_reg_1032[1]_i_8_n_0 }),
        .O(\NLW_row_assign_7_2_t_i_reg_1032_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\row_assign_7_2_t_i_reg_1032[1]_i_9_n_0 ,\row_assign_7_2_t_i_reg_1032[1]_i_10_n_0 ,\row_assign_7_2_t_i_reg_1032[1]_i_11_n_0 ,\row_assign_7_2_t_i_reg_1032[1]_i_12_n_0 }));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[0]),
        .Q(src_kernel_win_0_va_1_fu_112[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[1]),
        .Q(src_kernel_win_0_va_1_fu_112[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[2]),
        .Q(src_kernel_win_0_va_1_fu_112[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[3]),
        .Q(src_kernel_win_0_va_1_fu_112[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[4]),
        .Q(src_kernel_win_0_va_1_fu_112[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[5]),
        .Q(src_kernel_win_0_va_1_fu_112[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[6]),
        .Q(src_kernel_win_0_va_1_fu_112[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_fu_108[7]),
        .Q(src_kernel_win_0_va_1_fu_112[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_2_fu_116[7]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_reg_1037),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_NS_fsm6),
        .O(src_kernel_win_0_va_1_fu_1120));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[0]),
        .Q(src_kernel_win_0_va_2_fu_116[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[1]),
        .Q(src_kernel_win_0_va_2_fu_116[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[2]),
        .Q(src_kernel_win_0_va_2_fu_116[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[3]),
        .Q(src_kernel_win_0_va_2_fu_116[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[4]),
        .Q(src_kernel_win_0_va_2_fu_116[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[5]),
        .Q(src_kernel_win_0_va_2_fu_116[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[6]),
        .Q(src_kernel_win_0_va_2_fu_116[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_7_reg_1093[7]),
        .Q(src_kernel_win_0_va_2_fu_116[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[0]),
        .Q(src_kernel_win_0_va_3_fu_120[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[1]),
        .Q(src_kernel_win_0_va_3_fu_120[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[2]),
        .Q(src_kernel_win_0_va_3_fu_120[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[3]),
        .Q(src_kernel_win_0_va_3_fu_120[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[4]),
        .Q(src_kernel_win_0_va_3_fu_120[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[5]),
        .Q(src_kernel_win_0_va_3_fu_120[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[6]),
        .Q(src_kernel_win_0_va_3_fu_120[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_2_fu_116[7]),
        .Q(src_kernel_win_0_va_3_fu_120[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_4_fu_124[7]_i_1 
       (.I0(exitcond_reg_1037),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(k_buf_0_val_5_U_n_16),
        .O(src_kernel_win_0_va_4_fu_1240));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_124[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_124[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_124[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_124[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_124[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_124[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_124[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_8_fu_708_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_124[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[0]),
        .Q(src_kernel_win_0_va_5_fu_128[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[1]),
        .Q(src_kernel_win_0_va_5_fu_128[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[2]),
        .Q(src_kernel_win_0_va_5_fu_128[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[3]),
        .Q(src_kernel_win_0_va_5_fu_128[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[4]),
        .Q(src_kernel_win_0_va_5_fu_128[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[5]),
        .Q(src_kernel_win_0_va_5_fu_128[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[6]),
        .Q(src_kernel_win_0_va_5_fu_128[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1240),
        .D(src_kernel_win_0_va_4_fu_124[7]),
        .Q(src_kernel_win_0_va_5_fu_128[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1086[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1086[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1086[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1086[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1086[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1086[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1086[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_6_fu_672_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1086[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_1093[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_1093[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_1093[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_1093[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_1093[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_1093[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_1093[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1093_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(src_kernel_win_0_va_7_fu_690_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_1093[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[0]),
        .Q(src_kernel_win_0_va_fu_108[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[1]),
        .Q(src_kernel_win_0_va_fu_108[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[2]),
        .Q(src_kernel_win_0_va_fu_108[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[3]),
        .Q(src_kernel_win_0_va_fu_108[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[4]),
        .Q(src_kernel_win_0_va_fu_108[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[5]),
        .Q(src_kernel_win_0_va_fu_108[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[6]),
        .Q(src_kernel_win_0_va_fu_108[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1120),
        .D(src_kernel_win_0_va_6_reg_1086[7]),
        .Q(src_kernel_win_0_va_fu_108[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1082),
        .I1(k_buf_0_val_5_U_n_16),
        .O(temp_0_i_i_i_059_i_1_reg_11000));
  LUT4 #(
    .INIT(16'h22B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_14 
       (.I0(src_kernel_win_0_va_4_fu_124[7]),
        .I1(src_kernel_win_0_va_5_fu_128[7]),
        .I2(src_kernel_win_0_va_4_fu_124[6]),
        .I3(src_kernel_win_0_va_5_fu_128[6]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_15 
       (.I0(src_kernel_win_0_va_4_fu_124[5]),
        .I1(src_kernel_win_0_va_5_fu_128[5]),
        .I2(src_kernel_win_0_va_4_fu_124[4]),
        .I3(src_kernel_win_0_va_5_fu_128[4]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_16 
       (.I0(src_kernel_win_0_va_4_fu_124[3]),
        .I1(src_kernel_win_0_va_5_fu_128[3]),
        .I2(src_kernel_win_0_va_4_fu_124[2]),
        .I3(src_kernel_win_0_va_5_fu_128[2]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_17 
       (.I0(src_kernel_win_0_va_4_fu_124[1]),
        .I1(src_kernel_win_0_va_5_fu_128[1]),
        .I2(src_kernel_win_0_va_4_fu_124[0]),
        .I3(src_kernel_win_0_va_5_fu_128[0]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_18 
       (.I0(src_kernel_win_0_va_4_fu_124[7]),
        .I1(src_kernel_win_0_va_5_fu_128[7]),
        .I2(src_kernel_win_0_va_4_fu_124[6]),
        .I3(src_kernel_win_0_va_5_fu_128[6]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_19 
       (.I0(src_kernel_win_0_va_4_fu_124[5]),
        .I1(src_kernel_win_0_va_5_fu_128[5]),
        .I2(src_kernel_win_0_va_4_fu_124[4]),
        .I3(src_kernel_win_0_va_5_fu_128[4]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_20 
       (.I0(src_kernel_win_0_va_4_fu_124[3]),
        .I1(src_kernel_win_0_va_5_fu_128[3]),
        .I2(src_kernel_win_0_va_4_fu_124[2]),
        .I3(src_kernel_win_0_va_5_fu_128[2]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_21 
       (.I0(src_kernel_win_0_va_4_fu_124[1]),
        .I1(src_kernel_win_0_va_5_fu_128[1]),
        .I2(src_kernel_win_0_va_4_fu_124[0]),
        .I3(src_kernel_win_0_va_5_fu_128[0]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_21_n_0 ));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[0]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[1]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[2]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[3]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[4]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[5]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[6]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_1_reg_1100_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_1_reg_11000),
        .D(temp_0_i_i_i_059_i_1_fu_741_p3[7]),
        .Q(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4 
       (.CI(1'b0),
        .CO({p_0_in2_in,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_n_1 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_n_2 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_1_reg_1100[7]_i_14_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_15_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_16_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_17_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_1_reg_1100[7]_i_18_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_19_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_20_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[0]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[0]),
        .I2(src_kernel_win_0_va_fu_108[0]),
        .I3(src_kernel_win_0_va_1_fu_112[0]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[0]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[0]),
        .I2(src_kernel_win_0_va_7_reg_1093[0]),
        .I3(src_kernel_win_0_va_2_fu_116[0]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[0]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[0]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[0]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[1]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[1]),
        .I2(src_kernel_win_0_va_fu_108[1]),
        .I3(src_kernel_win_0_va_1_fu_112[1]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[1]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[1]),
        .I2(src_kernel_win_0_va_7_reg_1093[1]),
        .I3(src_kernel_win_0_va_2_fu_116[1]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[1]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[1]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[2]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[2]),
        .I2(src_kernel_win_0_va_fu_108[2]),
        .I3(src_kernel_win_0_va_1_fu_112[2]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[2]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[2]),
        .I2(src_kernel_win_0_va_7_reg_1093[2]),
        .I3(src_kernel_win_0_va_2_fu_116[2]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[2]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[2]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[2]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[3]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[3]),
        .I2(src_kernel_win_0_va_fu_108[3]),
        .I3(src_kernel_win_0_va_1_fu_112[3]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[3]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[3]),
        .I2(src_kernel_win_0_va_7_reg_1093[3]),
        .I3(src_kernel_win_0_va_2_fu_116[3]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[3]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[3]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[4]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[4]),
        .I2(src_kernel_win_0_va_fu_108[4]),
        .I3(src_kernel_win_0_va_1_fu_112[4]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[4]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[4]),
        .I2(src_kernel_win_0_va_7_reg_1093[4]),
        .I3(src_kernel_win_0_va_2_fu_116[4]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[4]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[4]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[4]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[5]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[5]),
        .I2(src_kernel_win_0_va_fu_108[5]),
        .I3(src_kernel_win_0_va_1_fu_112[5]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[5]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[5]),
        .I2(src_kernel_win_0_va_7_reg_1093[5]),
        .I3(src_kernel_win_0_va_2_fu_116[5]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[5]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[5]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[6]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[6]),
        .I2(src_kernel_win_0_va_fu_108[6]),
        .I3(src_kernel_win_0_va_1_fu_112[6]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[6]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[6]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[6]),
        .I2(src_kernel_win_0_va_7_reg_1093[6]),
        .I3(src_kernel_win_0_va_2_fu_116[6]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[6]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_120[6]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[6]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1082),
        .I1(ap_NS_fsm6),
        .O(temp_0_i_i_i_059_i_6_reg_11060));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_10 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[0]),
        .I1(src_kernel_win_0_va_fu_108[0]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[1]),
        .I3(src_kernel_win_0_va_fu_108[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_11 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[6]),
        .I1(src_kernel_win_0_va_fu_108[7]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[7]),
        .I3(src_kernel_win_0_va_fu_108[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_12 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[4]),
        .I1(src_kernel_win_0_va_fu_108[5]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[5]),
        .I3(src_kernel_win_0_va_fu_108[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_13 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[2]),
        .I1(src_kernel_win_0_va_fu_108[3]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[3]),
        .I3(src_kernel_win_0_va_fu_108[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_14 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[0]),
        .I1(src_kernel_win_0_va_fu_108[1]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[1]),
        .I3(src_kernel_win_0_va_fu_108[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_16 
       (.I0(src_kernel_win_0_va_3_fu_120[7]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .O(temp_0_i_i_i_059_i_2_fu_779_p3[7]));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_19 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[6]),
        .I1(src_kernel_win_0_va_1_fu_112[6]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[7]),
        .I3(src_kernel_win_0_va_1_fu_112[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ),
        .I1(temp_0_i_i_i_059_i_4_fu_805_p3[7]),
        .I2(src_kernel_win_0_va_fu_108[7]),
        .I3(src_kernel_win_0_va_1_fu_112[7]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ),
        .O(temp_0_i_i_i_059_i_6_fu_832_p3[7]));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_20 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[4]),
        .I1(src_kernel_win_0_va_1_fu_112[4]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[5]),
        .I3(src_kernel_win_0_va_1_fu_112[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_21 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[2]),
        .I1(src_kernel_win_0_va_1_fu_112[2]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[3]),
        .I3(src_kernel_win_0_va_1_fu_112[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_22 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[0]),
        .I1(src_kernel_win_0_va_1_fu_112[0]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[1]),
        .I3(src_kernel_win_0_va_1_fu_112[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_23 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[6]),
        .I1(src_kernel_win_0_va_1_fu_112[7]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[7]),
        .I3(src_kernel_win_0_va_1_fu_112[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_24 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[4]),
        .I1(src_kernel_win_0_va_1_fu_112[5]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[5]),
        .I3(src_kernel_win_0_va_1_fu_112[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_25 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[2]),
        .I1(src_kernel_win_0_va_1_fu_112[3]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[3]),
        .I3(src_kernel_win_0_va_1_fu_112[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_26 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[0]),
        .I1(src_kernel_win_0_va_1_fu_112[1]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[1]),
        .I3(src_kernel_win_0_va_1_fu_112[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_27 
       (.I0(src_kernel_win_0_va_fu_108[6]),
        .I1(src_kernel_win_0_va_1_fu_112[6]),
        .I2(src_kernel_win_0_va_1_fu_112[7]),
        .I3(src_kernel_win_0_va_fu_108[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_28 
       (.I0(src_kernel_win_0_va_fu_108[4]),
        .I1(src_kernel_win_0_va_1_fu_112[4]),
        .I2(src_kernel_win_0_va_1_fu_112[5]),
        .I3(src_kernel_win_0_va_fu_108[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_29 
       (.I0(src_kernel_win_0_va_fu_108[2]),
        .I1(src_kernel_win_0_va_1_fu_112[2]),
        .I2(src_kernel_win_0_va_1_fu_112[3]),
        .I3(src_kernel_win_0_va_fu_108[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_30 
       (.I0(src_kernel_win_0_va_fu_108[0]),
        .I1(src_kernel_win_0_va_1_fu_112[0]),
        .I2(src_kernel_win_0_va_1_fu_112[1]),
        .I3(src_kernel_win_0_va_fu_108[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_31 
       (.I0(src_kernel_win_0_va_1_fu_112[7]),
        .I1(src_kernel_win_0_va_fu_108[7]),
        .I2(src_kernel_win_0_va_1_fu_112[6]),
        .I3(src_kernel_win_0_va_fu_108[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_32 
       (.I0(src_kernel_win_0_va_1_fu_112[5]),
        .I1(src_kernel_win_0_va_fu_108[5]),
        .I2(src_kernel_win_0_va_1_fu_112[4]),
        .I3(src_kernel_win_0_va_fu_108[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_33 
       (.I0(src_kernel_win_0_va_1_fu_112[3]),
        .I1(src_kernel_win_0_va_fu_108[3]),
        .I2(src_kernel_win_0_va_1_fu_112[2]),
        .I3(src_kernel_win_0_va_fu_108[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_34 
       (.I0(src_kernel_win_0_va_1_fu_112[1]),
        .I1(src_kernel_win_0_va_fu_108[1]),
        .I2(src_kernel_win_0_va_1_fu_112[0]),
        .I3(src_kernel_win_0_va_fu_108[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_35 
       (.I0(src_kernel_win_0_va_7_reg_1093[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[6]),
        .I2(src_kernel_win_0_va_3_fu_120[7]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .I5(src_kernel_win_0_va_7_reg_1093[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_36 
       (.I0(src_kernel_win_0_va_7_reg_1093[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[4]),
        .I2(src_kernel_win_0_va_3_fu_120[5]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .I5(src_kernel_win_0_va_7_reg_1093[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_37 
       (.I0(src_kernel_win_0_va_7_reg_1093[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[2]),
        .I2(src_kernel_win_0_va_3_fu_120[3]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .I5(src_kernel_win_0_va_7_reg_1093[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_38 
       (.I0(src_kernel_win_0_va_7_reg_1093[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[0]),
        .I2(src_kernel_win_0_va_3_fu_120[1]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .I5(src_kernel_win_0_va_7_reg_1093[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_39 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[7]),
        .I3(src_kernel_win_0_va_7_reg_1093[7]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[6]),
        .I5(src_kernel_win_0_va_7_reg_1093[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_4 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[7]),
        .I2(src_kernel_win_0_va_7_reg_1093[7]),
        .I3(src_kernel_win_0_va_2_fu_116[7]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ),
        .I5(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_805_p3[7]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_40 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[5]),
        .I3(src_kernel_win_0_va_7_reg_1093[5]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[4]),
        .I5(src_kernel_win_0_va_7_reg_1093[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_41 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[3]),
        .I3(src_kernel_win_0_va_7_reg_1093[3]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[2]),
        .I5(src_kernel_win_0_va_7_reg_1093[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_42 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[1]),
        .I3(src_kernel_win_0_va_7_reg_1093[1]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[0]),
        .I5(src_kernel_win_0_va_7_reg_1093[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_44 
       (.I0(src_kernel_win_0_va_2_fu_116[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[6]),
        .I2(src_kernel_win_0_va_3_fu_120[7]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .I5(src_kernel_win_0_va_2_fu_116[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_45 
       (.I0(src_kernel_win_0_va_2_fu_116[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[4]),
        .I2(src_kernel_win_0_va_3_fu_120[5]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .I5(src_kernel_win_0_va_2_fu_116[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_46 
       (.I0(src_kernel_win_0_va_2_fu_116[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[2]),
        .I2(src_kernel_win_0_va_3_fu_120[3]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .I5(src_kernel_win_0_va_2_fu_116[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_47 
       (.I0(src_kernel_win_0_va_2_fu_116[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_779_p3[0]),
        .I2(src_kernel_win_0_va_3_fu_120[1]),
        .I3(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I4(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .I5(src_kernel_win_0_va_2_fu_116[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_48 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[7]),
        .I3(src_kernel_win_0_va_2_fu_116[7]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[6]),
        .I5(src_kernel_win_0_va_2_fu_116[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_49 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[5]),
        .I3(src_kernel_win_0_va_2_fu_116[5]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[4]),
        .I5(src_kernel_win_0_va_2_fu_116[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_50 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[3]),
        .I3(src_kernel_win_0_va_2_fu_116[3]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[2]),
        .I5(src_kernel_win_0_va_2_fu_116[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_51 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .I1(\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_120[1]),
        .I3(src_kernel_win_0_va_2_fu_116[1]),
        .I4(temp_0_i_i_i_059_i_2_fu_779_p3[0]),
        .I5(src_kernel_win_0_va_2_fu_116[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_52 
       (.I0(src_kernel_win_0_va_7_reg_1093[6]),
        .I1(src_kernel_win_0_va_2_fu_116[6]),
        .I2(src_kernel_win_0_va_2_fu_116[7]),
        .I3(src_kernel_win_0_va_7_reg_1093[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_53 
       (.I0(src_kernel_win_0_va_7_reg_1093[4]),
        .I1(src_kernel_win_0_va_2_fu_116[4]),
        .I2(src_kernel_win_0_va_2_fu_116[5]),
        .I3(src_kernel_win_0_va_7_reg_1093[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_54 
       (.I0(src_kernel_win_0_va_7_reg_1093[2]),
        .I1(src_kernel_win_0_va_2_fu_116[2]),
        .I2(src_kernel_win_0_va_2_fu_116[3]),
        .I3(src_kernel_win_0_va_7_reg_1093[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_55 
       (.I0(src_kernel_win_0_va_7_reg_1093[0]),
        .I1(src_kernel_win_0_va_2_fu_116[0]),
        .I2(src_kernel_win_0_va_2_fu_116[1]),
        .I3(src_kernel_win_0_va_7_reg_1093[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_56 
       (.I0(src_kernel_win_0_va_2_fu_116[7]),
        .I1(src_kernel_win_0_va_7_reg_1093[7]),
        .I2(src_kernel_win_0_va_2_fu_116[6]),
        .I3(src_kernel_win_0_va_7_reg_1093[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_57 
       (.I0(src_kernel_win_0_va_2_fu_116[5]),
        .I1(src_kernel_win_0_va_7_reg_1093[5]),
        .I2(src_kernel_win_0_va_2_fu_116[4]),
        .I3(src_kernel_win_0_va_7_reg_1093[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_58 
       (.I0(src_kernel_win_0_va_2_fu_116[3]),
        .I1(src_kernel_win_0_va_7_reg_1093[3]),
        .I2(src_kernel_win_0_va_2_fu_116[2]),
        .I3(src_kernel_win_0_va_7_reg_1093[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_59 
       (.I0(src_kernel_win_0_va_2_fu_116[1]),
        .I1(src_kernel_win_0_va_7_reg_1093[1]),
        .I2(src_kernel_win_0_va_2_fu_116[0]),
        .I3(src_kernel_win_0_va_7_reg_1093[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_60 
       (.I0(src_kernel_win_0_va_3_fu_120[6]),
        .I1(temp_0_i_i_i_059_i_1_reg_1100[6]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .I3(src_kernel_win_0_va_3_fu_120[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_61 
       (.I0(src_kernel_win_0_va_3_fu_120[4]),
        .I1(temp_0_i_i_i_059_i_1_reg_1100[4]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .I3(src_kernel_win_0_va_3_fu_120[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_62 
       (.I0(src_kernel_win_0_va_3_fu_120[2]),
        .I1(temp_0_i_i_i_059_i_1_reg_1100[2]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .I3(src_kernel_win_0_va_3_fu_120[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_63 
       (.I0(src_kernel_win_0_va_3_fu_120[0]),
        .I1(temp_0_i_i_i_059_i_1_reg_1100[0]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .I3(src_kernel_win_0_va_3_fu_120[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_64 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[7]),
        .I1(src_kernel_win_0_va_3_fu_120[7]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[6]),
        .I3(src_kernel_win_0_va_3_fu_120[6]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_65 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[5]),
        .I1(src_kernel_win_0_va_3_fu_120[5]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[4]),
        .I3(src_kernel_win_0_va_3_fu_120[4]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_66 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[3]),
        .I1(src_kernel_win_0_va_3_fu_120[3]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[2]),
        .I3(src_kernel_win_0_va_3_fu_120[2]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_67 
       (.I0(temp_0_i_i_i_059_i_1_reg_1100[1]),
        .I1(src_kernel_win_0_va_3_fu_120[1]),
        .I2(temp_0_i_i_i_059_i_1_reg_1100[0]),
        .I3(src_kernel_win_0_va_3_fu_120[0]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_7 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[6]),
        .I1(src_kernel_win_0_va_fu_108[6]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[7]),
        .I3(src_kernel_win_0_va_fu_108[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_8 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[4]),
        .I1(src_kernel_win_0_va_fu_108[4]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[5]),
        .I3(src_kernel_win_0_va_fu_108[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \temp_0_i_i_i_059_i_6_reg_1106[7]_i_9 
       (.I0(temp_0_i_i_i_059_i_4_fu_805_p3[2]),
        .I1(src_kernel_win_0_va_fu_108[2]),
        .I2(temp_0_i_i_i_059_i_4_fu_805_p3[3]),
        .I3(src_kernel_win_0_va_fu_108[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1106[7]_i_9_n_0 ));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[0]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[1]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[2]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[3]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[4]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[5]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[6]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_11060),
        .D(temp_0_i_i_i_059_i_6_fu_832_p3[7]),
        .Q(temp_0_i_i_i_059_i_6_reg_1106[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_35_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_36_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_37_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_38_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_15_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_39_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_40_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_41_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_42_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_44_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_45_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_46_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_47_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_17_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_48_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_49_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_50_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_51_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_52_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_53_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_54_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_55_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_18_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_56_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_57_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_58_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_59_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_7_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_9_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_10_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_11_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_12_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_13_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_14_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_60_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_61_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_62_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_63_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_43_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_64_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_65_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_66_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_67_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_19_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_20_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_21_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_22_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_23_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_24_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_25_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_26_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_1 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_2 ,\temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_27_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_28_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_29_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_30_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1106_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1106[7]_i_31_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_32_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_33_n_0 ,\temp_0_i_i_i_059_i_6_reg_1106[7]_i_34_n_0 }));
  FDRE \tmp_166_not_i_reg_997_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_166_not_i_fu_326_p2),
        .Q(tmp_166_not_i_reg_997),
        .R(1'b0));
  CARRY4 \tmp_166_not_i_reg_997_reg[0]_i_1 
       (.CI(tmp_32_i_fu_321_p2),
        .CO(\NLW_tmp_166_not_i_reg_997_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_166_not_i_reg_997_reg[0]_i_1_O_UNCONNECTED [3:1],tmp_166_not_i_fu_326_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h7F770800)) 
    \tmp_201_2_i_reg_1011[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_fu_342_p2),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(\tmp_201_2_i_reg_1011_reg_n_0_[0] ),
        .O(\tmp_201_2_i_reg_1011[0]_i_1_n_0 ));
  FDRE \tmp_201_2_i_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_201_2_i_reg_1011[0]_i_1_n_0 ),
        .Q(\tmp_201_2_i_reg_1011_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h777F0008)) 
    \tmp_201_i_reg_1007[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_fu_342_p2),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(\tmp_201_i_reg_1007_reg_n_0_[0] ),
        .O(\tmp_201_i_reg_1007[0]_i_1_n_0 ));
  FDRE \tmp_201_i_reg_1007_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_201_i_reg_1007[0]_i_1_n_0 ),
        .Q(\tmp_201_i_reg_1007_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_223_i_reg_1015[0]_i_2 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I1(tmp_reg_932[6]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I3(tmp_reg_932[7]),
        .O(\tmp_223_i_reg_1015[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_223_i_reg_1015[0]_i_3 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I1(tmp_reg_932[5]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I3(tmp_reg_932[4]),
        .O(\tmp_223_i_reg_1015[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_223_i_reg_1015[0]_i_4 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I1(tmp_reg_932[2]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I3(tmp_reg_932[3]),
        .O(\tmp_223_i_reg_1015[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7150)) 
    \tmp_223_i_reg_1015[0]_i_5 
       (.I0(tmp_reg_932[1]),
        .I1(tmp_2_reg_966[0]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(\tmp_223_i_reg_1015[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_223_i_reg_1015[0]_i_6 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(tmp_reg_932[7]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I3(tmp_reg_932[6]),
        .O(\tmp_223_i_reg_1015[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_223_i_reg_1015[0]_i_7 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I1(tmp_reg_932[4]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I3(tmp_reg_932[5]),
        .O(\tmp_223_i_reg_1015[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_223_i_reg_1015[0]_i_8 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I1(tmp_reg_932[2]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I3(tmp_reg_932[3]),
        .O(\tmp_223_i_reg_1015[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_223_i_reg_1015[0]_i_9 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(tmp_reg_932[1]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I3(tmp_2_reg_966[0]),
        .O(\tmp_223_i_reg_1015[0]_i_9_n_0 ));
  FDRE \tmp_223_i_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_223_i_fu_360_p2),
        .Q(tmp_223_i_reg_1015),
        .R(1'b0));
  CARRY4 \tmp_223_i_reg_1015_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_223_i_fu_360_p2,\tmp_223_i_reg_1015_reg[0]_i_1_n_1 ,\tmp_223_i_reg_1015_reg[0]_i_1_n_2 ,\tmp_223_i_reg_1015_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_223_i_reg_1015[0]_i_2_n_0 ,\tmp_223_i_reg_1015[0]_i_3_n_0 ,\tmp_223_i_reg_1015[0]_i_4_n_0 ,\tmp_223_i_reg_1015[0]_i_5_n_0 }),
        .O(\NLW_tmp_223_i_reg_1015_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_223_i_reg_1015[0]_i_6_n_0 ,\tmp_223_i_reg_1015[0]_i_7_n_0 ,\tmp_223_i_reg_1015[0]_i_8_n_0 ,\tmp_223_i_reg_1015[0]_i_9_n_0 }));
  FDRE \tmp_2_reg_966_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[0]),
        .Q(tmp_2_reg_966[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [0]),
        .Q(tmp_2_reg_966[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [1]),
        .Q(tmp_2_reg_966[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [2]),
        .Q(tmp_2_reg_966[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [3]),
        .Q(tmp_2_reg_966[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [4]),
        .Q(tmp_2_reg_966[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [5]),
        .Q(tmp_2_reg_966[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_966_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[6] [6]),
        .Q(tmp_2_reg_966[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_32_i_reg_993[0]_i_2 
       (.I0(tmp_reg_932[6]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I2(tmp_reg_932[7]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .O(\tmp_32_i_reg_993[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_32_i_reg_993[0]_i_3 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I1(tmp_reg_932[4]),
        .I2(tmp_reg_932[5]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .O(\tmp_32_i_reg_993[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_32_i_reg_993[0]_i_4 
       (.I0(tmp_reg_932[2]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I2(tmp_reg_932[3]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .O(\tmp_32_i_reg_993[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_32_i_reg_993[0]_i_5 
       (.I0(tmp_reg_932[1]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_2_reg_966[0]),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(\tmp_32_i_reg_993[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_32_i_reg_993[0]_i_6 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(tmp_reg_932[7]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I3(tmp_reg_932[6]),
        .O(\tmp_32_i_reg_993[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_32_i_reg_993[0]_i_7 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I1(tmp_reg_932[4]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I3(tmp_reg_932[5]),
        .O(\tmp_32_i_reg_993[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_32_i_reg_993[0]_i_8 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I1(tmp_reg_932[2]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I3(tmp_reg_932[3]),
        .O(\tmp_32_i_reg_993[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_32_i_reg_993[0]_i_9 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(tmp_reg_932[1]),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I3(tmp_2_reg_966[0]),
        .O(\tmp_32_i_reg_993[0]_i_9_n_0 ));
  FDRE \tmp_32_i_reg_993_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_32_i_fu_321_p2),
        .Q(tmp_32_i_reg_993),
        .R(1'b0));
  CARRY4 \tmp_32_i_reg_993_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_32_i_fu_321_p2,\tmp_32_i_reg_993_reg[0]_i_1_n_1 ,\tmp_32_i_reg_993_reg[0]_i_1_n_2 ,\tmp_32_i_reg_993_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_i_reg_993[0]_i_2_n_0 ,\tmp_32_i_reg_993[0]_i_3_n_0 ,\tmp_32_i_reg_993[0]_i_4_n_0 ,\tmp_32_i_reg_993[0]_i_5_n_0 }),
        .O(\NLW_tmp_32_i_reg_993_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_32_i_reg_993[0]_i_6_n_0 ,\tmp_32_i_reg_993[0]_i_7_n_0 ,\tmp_32_i_reg_993[0]_i_8_n_0 ,\tmp_32_i_reg_993[0]_i_9_n_0 }));
  FDRE \tmp_3_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[0] [0]),
        .Q(p_assign_2_reg_955[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_971_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_rows_reg[0] [1]),
        .Q(p_assign_2_reg_955[1]),
        .R(1'b0));
  FDRE \tmp_69_reg_938_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[8]),
        .Q(tmp_69_reg_938),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_71_reg_945[9]_i_1 
       (.I0(Q),
        .I1(mask_rows_V_channel_empty_n),
        .I2(mask_cols_V_channel_empty_n),
        .I3(Dilate_U0_ap_start),
        .O(Dilate_U0_p_src_rows_V_read));
  FDRE \tmp_71_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [0]),
        .Q(tmp_71_reg_945[0]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [1]),
        .Q(tmp_71_reg_945[1]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [2]),
        .Q(tmp_71_reg_945[2]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [3]),
        .Q(tmp_71_reg_945[3]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [4]),
        .Q(tmp_71_reg_945[4]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [5]),
        .Q(tmp_71_reg_945[5]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [6]),
        .Q(tmp_71_reg_945[6]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [7]),
        .Q(tmp_71_reg_945[7]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [8]),
        .Q(tmp_71_reg_945[8]),
        .R(1'b0));
  FDRE \tmp_71_reg_945_reg[9] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[9] [9]),
        .Q(tmp_71_reg_945[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \tmp_75_reg_1022[0]_i_1 
       (.I0(p_assign_2_reg_955[0]),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I2(\tmp_75_reg_1022_reg[1]_i_2_n_3 ),
        .O(row_assign_7_i_fu_387_p20_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h0C84C048)) 
    \tmp_75_reg_1022[1]_i_1 
       (.I0(p_assign_2_reg_955[0]),
        .I1(\tmp_75_reg_1022_reg[1]_i_2_n_3 ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(p_assign_2_reg_955[1]),
        .O(row_assign_7_i_fu_387_p20_out[1]));
  LUT6 #(
    .INIT(64'hE00101E01E00001E)) 
    \tmp_75_reg_1022[1]_i_10 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I1(\tmp_75_reg_1022[1]_i_14_n_0 ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I4(tmp_reg_932[5]),
        .I5(tmp_reg_932[4]),
        .O(\tmp_75_reg_1022[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC80101C836000036)) 
    \tmp_75_reg_1022[1]_i_11 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I3(tmp_reg_932[3]),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I5(tmp_reg_932[2]),
        .O(\tmp_75_reg_1022[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1842)) 
    \tmp_75_reg_1022[1]_i_12 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(tmp_2_reg_966[0]),
        .I3(tmp_reg_932[1]),
        .O(\tmp_75_reg_1022[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_75_reg_1022[1]_i_13 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .O(\tmp_75_reg_1022[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_75_reg_1022[1]_i_14 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .O(\tmp_75_reg_1022[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_75_reg_1022[1]_i_4 
       (.I0(tmp_69_reg_938),
        .O(\tmp_75_reg_1022[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h57FE015455560000)) 
    \tmp_75_reg_1022[1]_i_5 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I2(\tmp_75_reg_1022[1]_i_13_n_0 ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I4(tmp_reg_932[7]),
        .I5(tmp_reg_932[6]),
        .O(\tmp_75_reg_1022[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1FFE001E01FE0000)) 
    \tmp_75_reg_1022[1]_i_6 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I1(\tmp_75_reg_1022[1]_i_14_n_0 ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[4] ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I4(tmp_reg_932[5]),
        .I5(tmp_reg_932[4]),
        .O(\tmp_75_reg_1022[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3700FE360100FE00)) 
    \tmp_75_reg_1022[1]_i_7 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[2] ),
        .I2(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I3(tmp_reg_932[3]),
        .I4(\p_014_0_i_i_i_reg_228_reg_n_0_[3] ),
        .I5(tmp_reg_932[2]),
        .O(\tmp_75_reg_1022[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE640)) 
    \tmp_75_reg_1022[1]_i_8 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[1] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[0] ),
        .I2(tmp_2_reg_966[0]),
        .I3(tmp_reg_932[1]),
        .O(\tmp_75_reg_1022[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA801540202A80154)) 
    \tmp_75_reg_1022[1]_i_9 
       (.I0(\p_014_0_i_i_i_reg_228_reg_n_0_[7] ),
        .I1(\p_014_0_i_i_i_reg_228_reg_n_0_[5] ),
        .I2(\tmp_75_reg_1022[1]_i_13_n_0 ),
        .I3(\p_014_0_i_i_i_reg_228_reg_n_0_[6] ),
        .I4(tmp_reg_932[7]),
        .I5(tmp_reg_932[6]),
        .O(\tmp_75_reg_1022[1]_i_9_n_0 ));
  FDRE \tmp_75_reg_1022_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(row_assign_7_i_fu_387_p20_out[0]),
        .Q(tmp_75_reg_1022[0]),
        .R(1'b0));
  FDRE \tmp_75_reg_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(row_assign_7_i_fu_387_p20_out[1]),
        .Q(tmp_75_reg_1022[1]),
        .R(1'b0));
  CARRY4 \tmp_75_reg_1022_reg[1]_i_2 
       (.CI(\tmp_75_reg_1022_reg[1]_i_3_n_0 ),
        .CO({\NLW_tmp_75_reg_1022_reg[1]_i_2_CO_UNCONNECTED [3:1],\tmp_75_reg_1022_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_75_reg_1022_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_75_reg_1022[1]_i_4_n_0 }));
  CARRY4 \tmp_75_reg_1022_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\tmp_75_reg_1022_reg[1]_i_3_n_0 ,\tmp_75_reg_1022_reg[1]_i_3_n_1 ,\tmp_75_reg_1022_reg[1]_i_3_n_2 ,\tmp_75_reg_1022_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_75_reg_1022[1]_i_5_n_0 ,\tmp_75_reg_1022[1]_i_6_n_0 ,\tmp_75_reg_1022[1]_i_7_n_0 ,\tmp_75_reg_1022[1]_i_8_n_0 }),
        .O(\NLW_tmp_75_reg_1022_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_75_reg_1022[1]_i_9_n_0 ,\tmp_75_reg_1022[1]_i_10_n_0 ,\tmp_75_reg_1022[1]_i_11_n_0 ,\tmp_75_reg_1022[1]_i_12_n_0 }));
  FDRE \tmp_i_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(tmp_i_fu_270_p2),
        .Q(tmp_i_reg_950[0]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[0] ),
        .Q(tmp_i_reg_950[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [0]),
        .Q(tmp_i_reg_950[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [1]),
        .Q(tmp_i_reg_950[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [2]),
        .Q(tmp_i_reg_950[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [3]),
        .Q(tmp_i_reg_950[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [4]),
        .Q(tmp_i_reg_950[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [5]),
        .Q(tmp_i_reg_950[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_950_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\int_cols_reg[7] [6]),
        .Q(tmp_i_reg_950[8]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[1]),
        .Q(tmp_reg_932[1]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[2]),
        .Q(tmp_reg_932[2]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[3]),
        .Q(tmp_reg_932[3]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[4]),
        .Q(tmp_reg_932[4]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[5]),
        .Q(tmp_reg_932[5]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[6]),
        .Q(tmp_reg_932[6]),
        .R(1'b0));
  FDRE \tmp_reg_932_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(if_dout[7]),
        .Q(tmp_reg_932[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[0]),
        .Q(tmp_s_reg_961[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[1]),
        .Q(tmp_s_reg_961[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[2]),
        .Q(tmp_s_reg_961[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[3]),
        .Q(tmp_s_reg_961[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[4]),
        .Q(tmp_s_reg_961[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[5]),
        .Q(tmp_s_reg_961[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[6]),
        .Q(tmp_s_reg_961[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_961_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[7]),
        .Q(tmp_s_reg_961[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Duplicate
   (CO,
    Q,
    Duplicate_U0_src_data_stream_0_V_read,
    Duplicate_U0_src_rows_V_read,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    internal_full_n_reg,
    src0_data_stream_2_s_full_n,
    src1_data_stream_0_s_full_n,
    src0_data_stream_0_s_full_n,
    p_src_rows_V_channel3_empty_n,
    p_src_cols_V_channel3_empty_n,
    Duplicate_U0_ap_start,
    src0_data_stream_1_s_full_n,
    D,
    \SRL_SIG_reg[1][8] );
  output [0:0]CO;
  output [1:0]Q;
  output Duplicate_U0_src_data_stream_0_V_read;
  output Duplicate_U0_src_rows_V_read;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input internal_full_n_reg;
  input src0_data_stream_2_s_full_n;
  input src1_data_stream_0_s_full_n;
  input src0_data_stream_0_s_full_n;
  input p_src_rows_V_channel3_empty_n;
  input p_src_cols_V_channel3_empty_n;
  input Duplicate_U0_ap_start;
  input src0_data_stream_1_s_full_n;
  input [9:0]D;
  input [8:0]\SRL_SIG_reg[1][8] ;

  wire [0:0]CO;
  wire [9:0]D;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire Duplicate_U0_src_rows_V_read;
  wire [1:0]Q;
  wire [8:0]\SRL_SIG_reg[1][8] ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond_i_reg_235[0]_i_1_n_0 ;
  wire \exitcond_i_reg_235_reg_n_0_[0] ;
  wire [7:0]i_V_fu_195_p2;
  wire [7:0]i_V_reg_230;
  wire \i_V_reg_230[2]_i_1_n_0 ;
  wire \i_V_reg_230[5]_i_1_n_0 ;
  wire \i_V_reg_230[7]_i_2_n_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire [8:0]j_V_fu_210_p2;
  wire p_6_i_reg_167;
  wire \p_6_i_reg_167[4]_i_1_n_0 ;
  wire \p_6_i_reg_167[8]_i_2_n_0 ;
  wire \p_6_i_reg_167[8]_i_4_n_0 ;
  wire \p_6_i_reg_167[8]_i_5_n_0 ;
  wire [8:0]p_6_i_reg_167_reg__0;
  wire p_i_reg_156;
  wire \p_i_reg_156_reg_n_0_[0] ;
  wire \p_i_reg_156_reg_n_0_[1] ;
  wire \p_i_reg_156_reg_n_0_[2] ;
  wire \p_i_reg_156_reg_n_0_[3] ;
  wire \p_i_reg_156_reg_n_0_[4] ;
  wire \p_i_reg_156_reg_n_0_[5] ;
  wire \p_i_reg_156_reg_n_0_[6] ;
  wire \p_i_reg_156_reg_n_0_[7] ;
  wire p_src_cols_V_channel3_empty_n;
  wire p_src_rows_V_channel3_empty_n;
  wire src0_data_stream_0_s_full_n;
  wire src0_data_stream_1_s_full_n;
  wire src0_data_stream_2_s_full_n;
  wire src1_data_stream_0_s_full_n;
  wire [8:0]tmp_63_reg_221;
  wire \tmp_63_reg_221_reg[9]_inv_n_0 ;
  wire [8:0]tmp_reg_216;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(p_src_rows_V_channel3_empty_n),
        .I3(p_src_cols_V_channel3_empty_n),
        .I4(Duplicate_U0_ap_start),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(p_src_rows_V_channel3_empty_n),
        .I2(p_src_cols_V_channel3_empty_n),
        .I3(Duplicate_U0_ap_start),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF4FFFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\p_i_reg_156_reg_n_0_[7] ),
        .I1(tmp_reg_216[7]),
        .I2(tmp_reg_216[8]),
        .I3(tmp_reg_216[6]),
        .I4(\p_i_reg_156_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(tmp_reg_216[5]),
        .I1(\p_i_reg_156_reg_n_0_[5] ),
        .I2(\p_i_reg_156_reg_n_0_[3] ),
        .I3(tmp_reg_216[3]),
        .I4(\p_i_reg_156_reg_n_0_[4] ),
        .I5(tmp_reg_216[4]),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(tmp_reg_216[2]),
        .I1(\p_i_reg_156_reg_n_0_[2] ),
        .I2(\p_i_reg_156_reg_n_0_[0] ),
        .I3(tmp_reg_216[0]),
        .I4(\p_i_reg_156_reg_n_0_[1] ),
        .I5(tmp_reg_216[1]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\exitcond_i_reg_235_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(internal_full_n_reg),
        .I3(src0_data_stream_2_s_full_n),
        .I4(src1_data_stream_0_s_full_n),
        .I5(src0_data_stream_0_s_full_n),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(tmp_63_reg_221[7]),
        .I1(p_6_i_reg_167_reg__0[7]),
        .I2(p_6_i_reg_167_reg__0[8]),
        .I3(tmp_63_reg_221[8]),
        .I4(p_6_i_reg_167_reg__0[6]),
        .I5(tmp_63_reg_221[6]),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(tmp_63_reg_221[4]),
        .I1(p_6_i_reg_167_reg__0[4]),
        .I2(p_6_i_reg_167_reg__0[5]),
        .I3(tmp_63_reg_221[5]),
        .I4(p_6_i_reg_167_reg__0[3]),
        .I5(tmp_63_reg_221[3]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(p_6_i_reg_167_reg__0[2]),
        .I1(tmp_63_reg_221[2]),
        .I2(p_6_i_reg_167_reg__0[0]),
        .I3(tmp_63_reg_221[0]),
        .I4(tmp_63_reg_221[1]),
        .I5(p_6_i_reg_167_reg__0[1]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_3_n_0 ,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_2_n_0 ,\ap_CS_fsm_reg[3]_i_2_n_1 ,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_63_reg_221_reg[9]_inv_n_0 ,\ap_CS_fsm[3]_i_4_n_0 ,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .I1(\p_6_i_reg_167[8]_i_4_n_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCF550055)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .I1(CO),
        .I2(Q[1]),
        .I3(\p_6_i_reg_167[8]_i_4_n_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_235[0]_i_1 
       (.I0(\exitcond_i_reg_235_reg_n_0_[0] ),
        .I1(\p_6_i_reg_167[8]_i_4_n_0 ),
        .I2(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_235[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_235[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_235_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_230[0]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[0] ),
        .O(i_V_fu_195_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_230[1]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[0] ),
        .I1(\p_i_reg_156_reg_n_0_[1] ),
        .O(i_V_fu_195_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_230[2]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[2] ),
        .I1(\p_i_reg_156_reg_n_0_[1] ),
        .I2(\p_i_reg_156_reg_n_0_[0] ),
        .O(\i_V_reg_230[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_230[3]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[1] ),
        .I1(\p_i_reg_156_reg_n_0_[0] ),
        .I2(\p_i_reg_156_reg_n_0_[2] ),
        .I3(\p_i_reg_156_reg_n_0_[3] ),
        .O(i_V_fu_195_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_230[4]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[4] ),
        .I1(\p_i_reg_156_reg_n_0_[1] ),
        .I2(\p_i_reg_156_reg_n_0_[0] ),
        .I3(\p_i_reg_156_reg_n_0_[2] ),
        .I4(\p_i_reg_156_reg_n_0_[3] ),
        .O(i_V_fu_195_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_230[5]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[5] ),
        .I1(\p_i_reg_156_reg_n_0_[3] ),
        .I2(\p_i_reg_156_reg_n_0_[2] ),
        .I3(\p_i_reg_156_reg_n_0_[0] ),
        .I4(\p_i_reg_156_reg_n_0_[1] ),
        .I5(\p_i_reg_156_reg_n_0_[4] ),
        .O(\i_V_reg_230[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_230[6]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[6] ),
        .I1(\p_i_reg_156_reg_n_0_[4] ),
        .I2(\i_V_reg_230[7]_i_2_n_0 ),
        .I3(\p_i_reg_156_reg_n_0_[5] ),
        .O(i_V_fu_195_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_230[7]_i_1 
       (.I0(\p_i_reg_156_reg_n_0_[7] ),
        .I1(\p_i_reg_156_reg_n_0_[5] ),
        .I2(\i_V_reg_230[7]_i_2_n_0 ),
        .I3(\p_i_reg_156_reg_n_0_[4] ),
        .I4(\p_i_reg_156_reg_n_0_[6] ),
        .O(i_V_fu_195_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_230[7]_i_2 
       (.I0(\p_i_reg_156_reg_n_0_[3] ),
        .I1(\p_i_reg_156_reg_n_0_[2] ),
        .I2(\p_i_reg_156_reg_n_0_[0] ),
        .I3(\p_i_reg_156_reg_n_0_[1] ),
        .O(\i_V_reg_230[7]_i_2_n_0 ));
  FDRE \i_V_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_195_p2[0]),
        .Q(i_V_reg_230[0]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_195_p2[1]),
        .Q(i_V_reg_230[1]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_V_reg_230[2]_i_1_n_0 ),
        .Q(i_V_reg_230[2]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_195_p2[3]),
        .Q(i_V_reg_230[3]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_195_p2[4]),
        .Q(i_V_reg_230[4]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_V_reg_230[5]_i_1_n_0 ),
        .Q(i_V_reg_230[5]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_195_p2[6]),
        .Q(i_V_reg_230[6]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_195_p2[7]),
        .Q(i_V_reg_230[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__15
       (.I0(Duplicate_U0_src_data_stream_0_V_read),
        .I1(src0_data_stream_0_s_full_n),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__16
       (.I0(Duplicate_U0_src_data_stream_0_V_read),
        .I1(src0_data_stream_1_s_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__17
       (.I0(Duplicate_U0_src_data_stream_0_V_read),
        .I1(src0_data_stream_2_s_full_n),
        .O(internal_empty_n_reg_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_16
       (.I0(\exitcond_i_reg_235_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\p_6_i_reg_167[8]_i_4_n_0 ),
        .O(Duplicate_U0_src_data_stream_0_V_read));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_6_i_reg_167[0]_i_1 
       (.I0(p_6_i_reg_167_reg__0[0]),
        .O(j_V_fu_210_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_6_i_reg_167[1]_i_1 
       (.I0(p_6_i_reg_167_reg__0[0]),
        .I1(p_6_i_reg_167_reg__0[1]),
        .O(j_V_fu_210_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_6_i_reg_167[2]_i_1 
       (.I0(p_6_i_reg_167_reg__0[2]),
        .I1(p_6_i_reg_167_reg__0[0]),
        .I2(p_6_i_reg_167_reg__0[1]),
        .O(j_V_fu_210_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \p_6_i_reg_167[3]_i_1 
       (.I0(p_6_i_reg_167_reg__0[3]),
        .I1(p_6_i_reg_167_reg__0[1]),
        .I2(p_6_i_reg_167_reg__0[0]),
        .I3(p_6_i_reg_167_reg__0[2]),
        .O(j_V_fu_210_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \p_6_i_reg_167[4]_i_1 
       (.I0(p_6_i_reg_167_reg__0[4]),
        .I1(p_6_i_reg_167_reg__0[3]),
        .I2(p_6_i_reg_167_reg__0[1]),
        .I3(p_6_i_reg_167_reg__0[0]),
        .I4(p_6_i_reg_167_reg__0[2]),
        .O(\p_6_i_reg_167[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \p_6_i_reg_167[5]_i_1 
       (.I0(p_6_i_reg_167_reg__0[5]),
        .I1(p_6_i_reg_167_reg__0[2]),
        .I2(p_6_i_reg_167_reg__0[0]),
        .I3(p_6_i_reg_167_reg__0[1]),
        .I4(p_6_i_reg_167_reg__0[3]),
        .I5(p_6_i_reg_167_reg__0[4]),
        .O(j_V_fu_210_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \p_6_i_reg_167[6]_i_1 
       (.I0(p_6_i_reg_167_reg__0[6]),
        .I1(p_6_i_reg_167_reg__0[4]),
        .I2(\p_6_i_reg_167[8]_i_5_n_0 ),
        .I3(p_6_i_reg_167_reg__0[5]),
        .O(j_V_fu_210_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \p_6_i_reg_167[7]_i_1 
       (.I0(p_6_i_reg_167_reg__0[7]),
        .I1(p_6_i_reg_167_reg__0[5]),
        .I2(\p_6_i_reg_167[8]_i_5_n_0 ),
        .I3(p_6_i_reg_167_reg__0[4]),
        .I4(p_6_i_reg_167_reg__0[6]),
        .O(j_V_fu_210_p2[7]));
  LUT5 #(
    .INIT(32'h00FB0000)) 
    \p_6_i_reg_167[8]_i_1 
       (.I0(\p_6_i_reg_167[8]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .I3(CO),
        .I4(Q[1]),
        .O(p_6_i_reg_167));
  LUT3 #(
    .INIT(8'h04)) 
    \p_6_i_reg_167[8]_i_2 
       (.I0(\p_6_i_reg_167[8]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[3]_i_2_n_0 ),
        .O(\p_6_i_reg_167[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \p_6_i_reg_167[8]_i_3 
       (.I0(p_6_i_reg_167_reg__0[8]),
        .I1(p_6_i_reg_167_reg__0[7]),
        .I2(p_6_i_reg_167_reg__0[6]),
        .I3(p_6_i_reg_167_reg__0[4]),
        .I4(\p_6_i_reg_167[8]_i_5_n_0 ),
        .I5(p_6_i_reg_167_reg__0[5]),
        .O(j_V_fu_210_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_6_i_reg_167[8]_i_4 
       (.I0(\ap_CS_fsm[3]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\p_6_i_reg_167[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \p_6_i_reg_167[8]_i_5 
       (.I0(p_6_i_reg_167_reg__0[2]),
        .I1(p_6_i_reg_167_reg__0[0]),
        .I2(p_6_i_reg_167_reg__0[1]),
        .I3(p_6_i_reg_167_reg__0[3]),
        .O(\p_6_i_reg_167[8]_i_5_n_0 ));
  FDRE \p_6_i_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[0]),
        .Q(p_6_i_reg_167_reg__0[0]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[1]),
        .Q(p_6_i_reg_167_reg__0[1]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[2]),
        .Q(p_6_i_reg_167_reg__0[2]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[3]),
        .Q(p_6_i_reg_167_reg__0[3]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(\p_6_i_reg_167[4]_i_1_n_0 ),
        .Q(p_6_i_reg_167_reg__0[4]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[5]),
        .Q(p_6_i_reg_167_reg__0[5]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[6]),
        .Q(p_6_i_reg_167_reg__0[6]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[7]),
        .Q(p_6_i_reg_167_reg__0[7]),
        .R(p_6_i_reg_167));
  FDRE \p_6_i_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(\p_6_i_reg_167[8]_i_2_n_0 ),
        .D(j_V_fu_210_p2[8]),
        .Q(p_6_i_reg_167_reg__0[8]),
        .R(p_6_i_reg_167));
  LUT5 #(
    .INIT(32'h00008000)) 
    \p_i_reg_156[7]_i_1 
       (.I0(p_src_rows_V_channel3_empty_n),
        .I1(p_src_cols_V_channel3_empty_n),
        .I2(Duplicate_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(p_i_reg_156));
  FDRE \p_i_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[0]),
        .Q(\p_i_reg_156_reg_n_0_[0] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[1]),
        .Q(\p_i_reg_156_reg_n_0_[1] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[2]),
        .Q(\p_i_reg_156_reg_n_0_[2] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[3]),
        .Q(\p_i_reg_156_reg_n_0_[3] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[4]),
        .Q(\p_i_reg_156_reg_n_0_[4] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[5]),
        .Q(\p_i_reg_156_reg_n_0_[5] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[6]),
        .Q(\p_i_reg_156_reg_n_0_[6] ),
        .R(p_i_reg_156));
  FDRE \p_i_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[7]),
        .Q(\p_i_reg_156_reg_n_0_[7] ),
        .R(p_i_reg_156));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_63_reg_221[9]_inv_i_1 
       (.I0(Q[0]),
        .I1(Duplicate_U0_ap_start),
        .I2(p_src_cols_V_channel3_empty_n),
        .I3(p_src_rows_V_channel3_empty_n),
        .O(Duplicate_U0_src_rows_V_read));
  FDRE \tmp_63_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[0]),
        .Q(tmp_63_reg_221[0]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[1]),
        .Q(tmp_63_reg_221[1]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[2]),
        .Q(tmp_63_reg_221[2]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[3]),
        .Q(tmp_63_reg_221[3]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[4]),
        .Q(tmp_63_reg_221[4]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[5]),
        .Q(tmp_63_reg_221[5]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[6]),
        .Q(tmp_63_reg_221[6]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[7]),
        .Q(tmp_63_reg_221[7]),
        .R(1'b0));
  FDRE \tmp_63_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[8]),
        .Q(tmp_63_reg_221[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_63_reg_221_reg[9]_inv 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(D[9]),
        .Q(\tmp_63_reg_221_reg[9]_inv_n_0 ),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [0]),
        .Q(tmp_reg_216[0]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [1]),
        .Q(tmp_reg_216[1]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [2]),
        .Q(tmp_reg_216[2]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [3]),
        .Q(tmp_reg_216[3]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [4]),
        .Q(tmp_reg_216[4]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [5]),
        .Q(tmp_reg_216[5]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [6]),
        .Q(tmp_reg_216[6]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [7]),
        .Q(tmp_reg_216[7]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_rows_V_read),
        .D(\SRL_SIG_reg[1][8] [8]),
        .Q(tmp_reg_216[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr
   (ap_condition_94,
    ap_enable_reg_pp0_iter3_reg_0,
    FAST_t_opr_U0_p_src_data_stream_V_read,
    mOutPtr110_out,
    ram_reg,
    \mOutPtr_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    \mOutPtr_reg[1] ,
    FAST_t_opr_U0_p_src_rows_V_read,
    Q,
    FAST_t_opr_U0_ap_ready,
    ap_clk,
    p_src_data_stream_V_dout,
    Dilate_U0_p_src_data_stream_V_read,
    mask_data_stream_0_s_empty_n,
    mask_data_stream_0_s_full_n,
    \SRL_SIG_reg[0]_0 ,
    if_dout,
    ap_rst_n_inv,
    \int_rows_reg[7] ,
    \int_threhold_reg[7] ,
    \int_threhold_reg[0] ,
    \int_threhold_reg[1] ,
    \int_threhold_reg[2] ,
    \int_threhold_reg[3] ,
    \int_threhold_reg[4] ,
    \int_threhold_reg[6] ,
    \int_threhold_reg[6]_0 ,
    \int_threhold_reg[7]_0 ,
    ap_rst_n,
    gray_data_stream_0_s_empty_n,
    gray_rows_V_channel_empty_n,
    threhold_channel_empty_n,
    FAST_t_opr_U0_ap_start,
    gray_cols_V_channel_empty_n);
  output ap_condition_94;
  output ap_enable_reg_pp0_iter3_reg_0;
  output FAST_t_opr_U0_p_src_data_stream_V_read;
  output mOutPtr110_out;
  output ram_reg;
  output \mOutPtr_reg[0] ;
  output \SRL_SIG_reg[0][7] ;
  output \mOutPtr_reg[1] ;
  output FAST_t_opr_U0_p_src_rows_V_read;
  output [0:0]Q;
  output FAST_t_opr_U0_ap_ready;
  input ap_clk;
  input [7:0]p_src_data_stream_V_dout;
  input Dilate_U0_p_src_data_stream_V_read;
  input mask_data_stream_0_s_empty_n;
  input mask_data_stream_0_s_full_n;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input [8:0]if_dout;
  input ap_rst_n_inv;
  input [7:0]\int_rows_reg[7] ;
  input [7:0]\int_threhold_reg[7] ;
  input \int_threhold_reg[0] ;
  input \int_threhold_reg[1] ;
  input \int_threhold_reg[2] ;
  input \int_threhold_reg[3] ;
  input \int_threhold_reg[4] ;
  input \int_threhold_reg[6] ;
  input \int_threhold_reg[6]_0 ;
  input \int_threhold_reg[7]_0 ;
  input ap_rst_n;
  input gray_data_stream_0_s_empty_n;
  input gray_rows_V_channel_empty_n;
  input threhold_channel_empty_n;
  input FAST_t_opr_U0_ap_start;
  input gray_cols_V_channel_empty_n;

  wire Dilate_U0_p_src_data_stream_V_read;
  wire FAST_t_opr_U0_ap_ready;
  wire FAST_t_opr_U0_ap_start;
  wire [7:7]FAST_t_opr_U0_p_mask_data_stream_V_din;
  wire FAST_t_opr_U0_p_src_data_stream_V_read;
  wire FAST_t_opr_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire \SRL_SIG[0][7]_i_100_n_0 ;
  wire \SRL_SIG[0][7]_i_101_n_0 ;
  wire \SRL_SIG[0][7]_i_102_n_0 ;
  wire \SRL_SIG[0][7]_i_103_n_0 ;
  wire \SRL_SIG[0][7]_i_104_n_0 ;
  wire \SRL_SIG[0][7]_i_105_n_0 ;
  wire \SRL_SIG[0][7]_i_106_n_0 ;
  wire \SRL_SIG[0][7]_i_107_n_0 ;
  wire \SRL_SIG[0][7]_i_108_n_0 ;
  wire \SRL_SIG[0][7]_i_109_n_0 ;
  wire \SRL_SIG[0][7]_i_15_n_0 ;
  wire \SRL_SIG[0][7]_i_16_n_0 ;
  wire \SRL_SIG[0][7]_i_17_n_0 ;
  wire \SRL_SIG[0][7]_i_18_n_0 ;
  wire \SRL_SIG[0][7]_i_25_n_0 ;
  wire \SRL_SIG[0][7]_i_26_n_0 ;
  wire \SRL_SIG[0][7]_i_27_n_0 ;
  wire \SRL_SIG[0][7]_i_28_n_0 ;
  wire \SRL_SIG[0][7]_i_30_n_0 ;
  wire \SRL_SIG[0][7]_i_31_n_0 ;
  wire \SRL_SIG[0][7]_i_32_n_0 ;
  wire \SRL_SIG[0][7]_i_33_n_0 ;
  wire \SRL_SIG[0][7]_i_35_n_0 ;
  wire \SRL_SIG[0][7]_i_36_n_0 ;
  wire \SRL_SIG[0][7]_i_37_n_0 ;
  wire \SRL_SIG[0][7]_i_38_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_40_n_0 ;
  wire \SRL_SIG[0][7]_i_41_n_0 ;
  wire \SRL_SIG[0][7]_i_42_n_0 ;
  wire \SRL_SIG[0][7]_i_43_n_0 ;
  wire \SRL_SIG[0][7]_i_45_n_0 ;
  wire \SRL_SIG[0][7]_i_46_n_0 ;
  wire \SRL_SIG[0][7]_i_47_n_0 ;
  wire \SRL_SIG[0][7]_i_48_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_54_n_0 ;
  wire \SRL_SIG[0][7]_i_55_n_0 ;
  wire \SRL_SIG[0][7]_i_56_n_0 ;
  wire \SRL_SIG[0][7]_i_57_n_0 ;
  wire \SRL_SIG[0][7]_i_58_n_0 ;
  wire \SRL_SIG[0][7]_i_59_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_60_n_0 ;
  wire \SRL_SIG[0][7]_i_61_n_0 ;
  wire \SRL_SIG[0][7]_i_70_n_0 ;
  wire \SRL_SIG[0][7]_i_71_n_0 ;
  wire \SRL_SIG[0][7]_i_72_n_0 ;
  wire \SRL_SIG[0][7]_i_73_n_0 ;
  wire \SRL_SIG[0][7]_i_74_n_0 ;
  wire \SRL_SIG[0][7]_i_75_n_0 ;
  wire \SRL_SIG[0][7]_i_76_n_0 ;
  wire \SRL_SIG[0][7]_i_77_n_0 ;
  wire \SRL_SIG[0][7]_i_78_n_0 ;
  wire \SRL_SIG[0][7]_i_79_n_0 ;
  wire \SRL_SIG[0][7]_i_80_n_0 ;
  wire \SRL_SIG[0][7]_i_81_n_0 ;
  wire \SRL_SIG[0][7]_i_82_n_0 ;
  wire \SRL_SIG[0][7]_i_83_n_0 ;
  wire \SRL_SIG[0][7]_i_84_n_0 ;
  wire \SRL_SIG[0][7]_i_85_n_0 ;
  wire \SRL_SIG[0][7]_i_86_n_0 ;
  wire \SRL_SIG[0][7]_i_87_n_0 ;
  wire \SRL_SIG[0][7]_i_88_n_0 ;
  wire \SRL_SIG[0][7]_i_89_n_0 ;
  wire \SRL_SIG[0][7]_i_90_n_0 ;
  wire \SRL_SIG[0][7]_i_91_n_0 ;
  wire \SRL_SIG[0][7]_i_92_n_0 ;
  wire \SRL_SIG[0][7]_i_93_n_0 ;
  wire \SRL_SIG[0][7]_i_94_n_0 ;
  wire \SRL_SIG[0][7]_i_95_n_0 ;
  wire \SRL_SIG[0][7]_i_96_n_0 ;
  wire \SRL_SIG[0][7]_i_97_n_0 ;
  wire \SRL_SIG[0][7]_i_98_n_0 ;
  wire \SRL_SIG[0][7]_i_99_n_0 ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_i_10_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_11_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_12_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_14_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_14_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_14_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_14_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_29_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_29_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_29_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_29_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_34_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_34_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_34_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_34_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_39_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_39_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_39_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_39_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_44_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_44_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_44_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_44_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_6_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_8_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_9_n_3 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]a0_1_5_i_i_fu_4351_p3;
  wire [7:0]a0_1_5_i_i_reg_6089;
  wire a0_1_5_i_i_reg_60890;
  wire \a0_1_5_i_i_reg_6089[7]_i_145_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_146_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_147_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_148_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_187_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_188_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_189_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_190_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_191_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_192_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_193_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_194_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_220_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_221_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_222_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_223_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_56_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_57_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_58_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_59_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_96_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_97_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_98_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_99_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_144_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_144_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_144_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_144_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_23_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_23_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_23_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_55_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_55_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_55_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_55_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_95_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_95_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_95_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_95_n_3 ;
  wire [7:0]a0_1_7_i_i_fu_4640_p3;
  wire [7:0]a0_1_7_i_i_reg_6133;
  wire a0_1_7_i_i_reg_61330;
  wire \a0_1_7_i_i_reg_6133[7]_i_142_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_143_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_144_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_145_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_180_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_181_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_182_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_183_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_184_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_185_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_186_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_187_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_221_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_222_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_223_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_224_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_225_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_227_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_229_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_231_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_54_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_55_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_56_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_57_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_93_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_94_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_95_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_96_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_141_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_141_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_141_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_141_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_22_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_22_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_22_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_53_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_53_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_53_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_53_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_92_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_92_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_92_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_92_n_3 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_1043;
  wire ap_condition_94;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [8:0]ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_4_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_8_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_3_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_4_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_10_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_11_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_12_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_13_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_15_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_16_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_17_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_18_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_19_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_20_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_21_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_22_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_24_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_25_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_26_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_27_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_28_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_29_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_2_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_30_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_31_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_32_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_33_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_34_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_35_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_36_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_37_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_38_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_39_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_6_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_7_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_8_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_9_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_100_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_101_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_102_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_103_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_104_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_105_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_106_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_107_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_108_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_109_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_10_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_110_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_111_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_112_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_113_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_114_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_115_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_116_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_117_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_118_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_119_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_120_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_121_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_122_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_123_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_124_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_125_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_126_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_127_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_128_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_129_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_12_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_130_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_131_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_132_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_133_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_134_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_135_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_136_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_137_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_138_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_139_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_13_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_140_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_14_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_15_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_16_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_18_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_21_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_23_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_24_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_25_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_26_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_27_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_28_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_29_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_2_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_30_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_31_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_32_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_33_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_34_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_35_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_36_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_37_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_38_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_39_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_3_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_40_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_42_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_43_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_44_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_45_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_46_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_48_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_49_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_50_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_51_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_52_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_53_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_54_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_55_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_57_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_58_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_59_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_60_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_61_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_62_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_63_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_64_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_65_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_66_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_67_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_69_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_6_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_70_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_71_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_72_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_74_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_75_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_76_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_77_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_78_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_79_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_80_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_81_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_83_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_84_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_85_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_86_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_87_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_88_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_89_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_90_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_92_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_93_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_94_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_95_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_97_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_98_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_99_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_1_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_2_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_3_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_4_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_5_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_3 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_0 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_1 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_2 ;
  wire \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_3 ;
  wire ap_pipeline_reg_pp0_iter10_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5909;
  wire \ap_pipeline_reg_pp0_iter10_or_cond4_i_i_reg_5550_reg[0]_srl9_n_0 ;
  wire ap_pipeline_reg_pp0_iter10_or_cond_i_i_reg_5505;
  wire [8:0]ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529;
  wire [8:0]ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713;
  wire ap_pipeline_reg_pp0_iter10_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter11_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505;
  wire ap_pipeline_reg_pp0_iter1_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter1_or_cond4_i_i_reg_5550;
  wire ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_5505;
  wire [8:0]ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529;
  wire ap_pipeline_reg_pp0_iter1_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter2_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter2_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter3_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter3_not_or_cond11_i_i_reg_5857;
  wire ap_pipeline_reg_pp0_iter3_or_cond10_i_i_reg_5814;
  wire ap_pipeline_reg_pp0_iter3_or_cond5_i_i_reg_5738;
  wire ap_pipeline_reg_pp0_iter3_or_cond7_i_i_reg_5769;
  wire ap_pipeline_reg_pp0_iter3_or_cond8_i_i_reg_5784;
  wire ap_pipeline_reg_pp0_iter3_or_cond9_i_i_reg_5799;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693;
  wire [8:0]ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554;
  wire ap_pipeline_reg_pp0_iter3_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter3_tmp_64_1_not_i_i_reg_5744;
  wire ap_pipeline_reg_pp0_iter3_tmp_64_2_not_i_i_reg_5759;
  wire ap_pipeline_reg_pp0_iter3_tmp_64_3_not_i_i_reg_5774;
  wire ap_pipeline_reg_pp0_iter3_tmp_64_4_not_i_i_reg_5789;
  wire ap_pipeline_reg_pp0_iter3_tmp_64_5_not_i_i_reg_5804;
  wire ap_pipeline_reg_pp0_iter3_tmp_66_1_i_i_reg_5749;
  wire ap_pipeline_reg_pp0_iter3_tmp_66_2_i_i_reg_5764;
  wire ap_pipeline_reg_pp0_iter3_tmp_66_3_i_i_reg_5779;
  wire ap_pipeline_reg_pp0_iter3_tmp_66_4_i_i_reg_5794;
  wire ap_pipeline_reg_pp0_iter3_tmp_66_5_i_i_reg_5809;
  wire ap_pipeline_reg_pp0_iter4_exitcond_reg_5496;
  wire [8:0]ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628;
  wire [8:0]ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653;
  wire [8:0]ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682;
  wire [8:0]ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702;
  wire [8:0]ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722;
  wire [8:0]ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554;
  wire ap_pipeline_reg_pp0_iter4_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter5_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter5_iscorner_2_i_16_i_i_reg_5909;
  wire \ap_pipeline_reg_pp0_iter5_or_cond_i_i_reg_5505_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[0]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[1]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[2]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[3]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[4]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[5]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[6]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[7]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[8]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[0]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[1]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[2]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[3]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[4]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[5]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[6]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[7]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[8]_srl2_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628;
  wire [8:0]ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554;
  wire ap_pipeline_reg_pp0_iter5_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter6_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter6_iscorner_2_i_16_i_i_reg_5909;
  wire ap_pipeline_reg_pp0_iter6_or_cond_i_i_reg_5505;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[0]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[1]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[2]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[3]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[4]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[5]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[6]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[7]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[8]_srl3_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[0]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[1]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[2]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[3]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[4]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[5]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[6]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[7]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[8]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[0]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[1]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[2]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[3]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[4]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[5]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[6]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[7]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[8]_srl2_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[0]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[1]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[2]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[3]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[4]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[5]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[6]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[7]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[8]_srl3_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554;
  wire ap_pipeline_reg_pp0_iter6_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter7_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter7_iscorner_2_i_16_i_i_reg_5909;
  wire ap_pipeline_reg_pp0_iter7_or_cond_i_i_reg_5505;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[1]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[2]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[3]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[4]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[5]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[6]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[7]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[8]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[1]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[2]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[3]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[4]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[5]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[6]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[7]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[8]_srl4_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[1]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[2]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[3]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[4]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[5]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[6]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[7]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[8]_srl4_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[1]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[2]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[3]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[4]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[5]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[6]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[7]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[8]_srl4_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693;
  wire ap_pipeline_reg_pp0_iter7_tmp_16_i_i_reg_5546;
  wire ap_pipeline_reg_pp0_iter8_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5909;
  wire ap_pipeline_reg_pp0_iter8_or_cond_i_i_reg_5505;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[0]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[1]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[2]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[3]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[4]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[5]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[6]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[7]_srl5_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[8]_srl5_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[1]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[2]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[3]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[4]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[5]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[6]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[7]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[8]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[1]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[2]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[3]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[4]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[5]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[6]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[7]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[8]_srl4_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563;
  wire [31:0]ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010;
  wire [31:0]ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020;
  wire ap_pipeline_reg_pp0_iter8_tmp_16_i_i_reg_5546;
  wire [31:0]ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005;
  wire [31:0]ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015;
  wire ap_pipeline_reg_pp0_iter9_exitcond_reg_5496;
  wire ap_pipeline_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5909;
  wire ap_pipeline_reg_pp0_iter9_or_cond_i_i_reg_5505;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[0]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[1]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[2]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[3]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[4]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[5]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[6]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[7]_srl8_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[8]_srl8_n_0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[0]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[1]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[2]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[3]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[4]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[5]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[6]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[7]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[8]_srl6_n_0 ;
  wire ap_pipeline_reg_pp0_iter9_tmp_16_i_i_reg_5546;
  wire [8:0]ap_return;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [8:8]b0_1_2_flag_d_max8_5_1_fu_4151_p1;
  wire [8:8]b0_1_4_flag_d_max8_9_1_fu_4463_p1;
  wire [8:0]b0_1_5_i_i_fu_4491_p3;
  wire [8:0]b0_1_5_i_i_reg_6105;
  wire \b0_1_5_i_i_reg_6105[8]_i_120_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_121_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_122_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_123_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_124_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_125_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_126_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_127_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_177_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_178_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_179_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_180_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_181_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_182_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_183_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_184_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_223_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_224_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_225_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_226_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_227_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_228_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_229_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_230_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_256_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_257_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_258_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_259_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_260_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_261_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_262_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_263_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_67_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_68_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_69_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_70_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_71_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_72_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_73_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_74_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_119_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_119_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_119_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_119_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_176_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_176_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_176_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_176_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_27_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_27_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_27_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_66_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_66_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_66_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_66_n_3 ;
  wire [7:0]b0_1_5_tmp_122_5_cas_fu_4662_p1;
  wire [8:8]b0_1_6_tmp_122_6_cas_fu_4734_p1;
  wire [7:0]b0_1_6_tmp_122_6_cas_fu_4734_p1__0;
  wire [8:0]b0_1_7_i_i_fu_4762_p3;
  wire [8:0]b0_1_7_i_i_reg_6139;
  wire \b0_1_7_i_i_reg_6139[8]_i_120_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_121_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_122_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_123_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_124_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_125_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_126_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_127_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_177_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_178_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_179_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_180_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_181_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_182_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_183_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_184_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_219_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_220_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_221_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_222_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_223_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_224_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_225_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_226_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_67_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_68_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_69_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_70_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_71_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_72_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_73_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_74_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_119_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_119_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_119_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_119_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_176_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_176_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_176_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_176_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_27_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_27_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_27_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_66_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_66_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_66_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_66_n_3 ;
  wire [8:8]b0_1_flag_d_max8_1_1_fu_3839_p1;
  wire [31:0]b0_reg_5463;
  wire core_buf_val_0_V_ad_reg_61450;
  wire core_buf_val_0_V_ce1;
  wire [8:0]core_buf_val_0_V_q0;
  wire core_buf_val_0_V_we1;
  wire [8:0]core_buf_val_1_V_ad_reg_6151;
  wire [8:0]core_buf_val_1_V_q0;
  wire [10:0]core_win_val_0_V_0_fu_160;
  wire [10:0]core_win_val_0_V_1_fu_156;
  wire [10:0]core_win_val_1_V_0_fu_152;
  wire [10:0]core_win_val_1_V_1_fu_148;
  wire [10:0]core_win_val_2_V_0_fu_144;
  wire [10:0]core_win_val_2_V_1_fu_140;
  wire [8:0]core_win_val_2_V_2_fu_4913_p3;
  wire [3:1]count_1_i_10_i_i_fu_2428_p3;
  wire [4:0]count_1_i_10_i_i_reg_5883;
  wire count_1_i_10_i_i_reg_58830;
  wire count_1_i_11_i_i_reg_5888;
  wire \count_1_i_11_i_i_reg_5888[0]_i_1_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[0]_i_2_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[0]_i_3_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[1]_i_2_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[2]_i_2_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_10_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_11_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_15_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_18_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_20_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_21_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_23_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_25_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_26_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_28_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_29_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_30_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_31_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_32_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_33_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_34_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_35_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_36_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_37_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_38_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_39_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_3_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_40_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_41_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_42_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_43_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_44_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_45_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_46_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_47_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_48_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_49_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_4_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_50_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_51_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_52_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_53_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_54_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_55_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_56_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_57_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_58_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_59_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_60_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_6_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ;
  wire \count_1_i_11_i_i_reg_5888[4]_i_9_n_0 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_0 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_1 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_2 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_3 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_0 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_1 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_2 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_3 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_0 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_1 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_2 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_3 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_0 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_1 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_2 ;
  wire \count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_3 ;
  wire \count_1_i_11_i_i_reg_5888_reg_n_0_[0] ;
  wire \count_1_i_11_i_i_reg_5888_reg_n_0_[1] ;
  wire \count_1_i_11_i_i_reg_5888_reg_n_0_[2] ;
  wire \count_1_i_11_i_i_reg_5888_reg_n_0_[3] ;
  wire \count_1_i_11_i_i_reg_5888_reg_n_0_[4] ;
  wire [0:0]count_1_i_7_i_i_fu_1870_p3;
  wire count_1_i_8_i_i_reg_5839;
  wire count_1_i_8_i_i_reg_58390;
  wire \count_1_i_8_i_i_reg_5839[0]_i_2_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[0]_i_3_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[0]_i_4_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[1]_i_2_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[1]_i_3_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[1]_i_4_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_10_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_11_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_14_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_15_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_16_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_17_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_18_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_19_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_20_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_21_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_22_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_23_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_24_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_25_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_26_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_27_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_28_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_29_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_30_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_31_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_32_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_33_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_34_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_35_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_36_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_37_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_38_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_39_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_40_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_41_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_42_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_43_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_44_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_45_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_46_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_47_n_0 ;
  wire \count_1_i_8_i_i_reg_5839[3]_i_5_n_0 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_0 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_1 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_2 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_3 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_0 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_1 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_2 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_3 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_0 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_1 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_2 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_3 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_0 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_1 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_2 ;
  wire \count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_3 ;
  wire \count_1_i_8_i_i_reg_5839_reg_n_0_[0] ;
  wire \count_1_i_8_i_i_reg_5839_reg_n_0_[1] ;
  wire \count_1_i_8_i_i_reg_5839_reg_n_0_[2] ;
  wire \count_1_i_8_i_i_reg_5839_reg_n_0_[3] ;
  wire \exitcond_reg_5496[0]_i_3_n_0 ;
  wire \exitcond_reg_5496[0]_i_4_n_0 ;
  wire \exitcond_reg_5496[0]_i_5_n_0 ;
  wire \exitcond_reg_5496_reg[0]_i_2_n_1 ;
  wire \exitcond_reg_5496_reg[0]_i_2_n_2 ;
  wire \exitcond_reg_5496_reg[0]_i_2_n_3 ;
  wire \exitcond_reg_5496_reg_n_0_[0] ;
  wire [8:0]flag_d_max2_1_reg_5919;
  wire flag_d_max2_1_reg_59190;
  wire [8:0]flag_d_max2_9_reg_5931;
  wire [31:0]flag_d_max4_1_reg_5943;
  wire flag_d_max4_1_reg_59430;
  wire [31:0]flag_d_max4_3_reg_5955;
  wire [31:0]flag_d_max4_5_reg_5967;
  wire [31:0]flag_d_max4_7_reg_5979;
  wire [8:0]flag_d_max8_3_2_fu_3867_p3;
  wire [8:0]flag_d_max8_3_2_reg_6041;
  wire flag_d_max8_3_2_reg_60410;
  wire [7:0]flag_d_max8_3_3_reg_6047;
  wire [8:0]flag_d_max8_7_2_fu_4179_p3;
  wire [8:0]flag_d_max8_7_2_reg_6073;
  wire flag_d_max8_7_2_reg_60730;
  wire \flag_d_max8_7_2_reg_6073[8]_i_120_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_121_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_122_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_123_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_124_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_125_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_126_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_127_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_177_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_178_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_179_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_180_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_181_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_182_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_183_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_184_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_223_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_224_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_225_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_226_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_227_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_228_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_229_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_230_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_256_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_257_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_258_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_259_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_260_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_261_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_262_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_263_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_67_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_68_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_69_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_70_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_71_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_72_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_73_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_74_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_3 ;
  wire [7:0]flag_d_max8_7_3_reg_6079;
  wire [8:0]flag_d_min2_1_reg_5913;
  wire [8:0]flag_d_min2_9_reg_5925;
  wire [31:0]flag_d_min4_1_reg_5937;
  wire [31:0]flag_d_min4_3_reg_5949;
  wire [31:0]flag_d_min4_5_reg_5961;
  wire [31:0]flag_d_min4_7_reg_5973;
  wire [7:0]flag_d_min8_3_2_fu_3747_p3;
  wire [7:0]flag_d_min8_3_2_reg_6025;
  wire [31:0]flag_d_min8_3_3_reg_6031;
  wire [7:0]flag_d_min8_7_2_fu_4039_p3;
  wire [7:0]flag_d_min8_7_2_reg_6057;
  wire \flag_d_min8_7_2_reg_6057[7]_i_145_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_146_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_147_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_148_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_187_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_188_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_189_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_190_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_191_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_192_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_193_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_194_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_220_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_221_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_222_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_223_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_56_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_57_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_58_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_59_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_96_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_97_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_98_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_99_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_3 ;
  wire [31:0]flag_d_min8_7_3_reg_6063;
  wire [1:1]flag_val_V_assign_lo_5_fu_1336_p3;
  wire [1:0]flag_val_V_assign_lo_5_reg_5613;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_10_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_11_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_7_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_8_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[0]_i_9_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_10_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_11_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_12_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_13_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_7_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_8_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613[1]_i_9_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_1 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_2 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_3 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_n_3 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_0 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_1 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_2 ;
  wire \flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_3 ;
  wire [1:1]flag_val_V_assign_lo_7_fu_1420_p3;
  wire [1:0]flag_val_V_assign_lo_7_reg_5637;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_10_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_11_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_7_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_8_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[0]_i_9_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_10_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_11_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_12_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_13_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_7_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_8_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637[1]_i_9_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_1 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_2 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_3 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_n_3 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_0 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_1 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_2 ;
  wire \flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_3 ;
  wire [1:1]flag_val_V_assign_lo_fu_1136_p3;
  wire [1:0]flag_val_V_assign_lo_reg_5572;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_10_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_11_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_7_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_8_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572[0]_i_9_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_0 ;
  wire \flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_1 ;
  wire \flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_2 ;
  wire \flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_3 ;
  wire \flag_val_V_assign_lo_reg_5572_reg[0]_i_3_n_3 ;
  wire gray_cols_V_channel_empty_n;
  wire gray_data_stream_0_s_empty_n;
  wire gray_rows_V_channel_empty_n;
  wire grp_reg_int_s_fu_2787_n_0;
  wire grp_reg_int_s_fu_2787_n_1;
  wire grp_reg_int_s_fu_2787_n_10;
  wire grp_reg_int_s_fu_2787_n_2;
  wire grp_reg_int_s_fu_2787_n_3;
  wire grp_reg_int_s_fu_2787_n_4;
  wire grp_reg_int_s_fu_2787_n_5;
  wire grp_reg_int_s_fu_2787_n_6;
  wire grp_reg_int_s_fu_2787_n_7;
  wire grp_reg_int_s_fu_2787_n_8;
  wire grp_reg_int_s_fu_2787_n_9;
  wire grp_reg_int_s_fu_2807_n_0;
  wire grp_reg_int_s_fu_2807_n_1;
  wire grp_reg_int_s_fu_2807_n_10;
  wire grp_reg_int_s_fu_2807_n_2;
  wire grp_reg_int_s_fu_2807_n_3;
  wire grp_reg_int_s_fu_2807_n_4;
  wire grp_reg_int_s_fu_2807_n_5;
  wire grp_reg_int_s_fu_2807_n_6;
  wire grp_reg_int_s_fu_2807_n_7;
  wire grp_reg_int_s_fu_2807_n_8;
  wire grp_reg_int_s_fu_2807_n_9;
  wire grp_reg_int_s_fu_2827_n_0;
  wire grp_reg_int_s_fu_2827_n_1;
  wire grp_reg_int_s_fu_2827_n_10;
  wire grp_reg_int_s_fu_2827_n_2;
  wire grp_reg_int_s_fu_2827_n_3;
  wire grp_reg_int_s_fu_2827_n_4;
  wire grp_reg_int_s_fu_2827_n_5;
  wire grp_reg_int_s_fu_2827_n_6;
  wire grp_reg_int_s_fu_2827_n_7;
  wire grp_reg_int_s_fu_2827_n_8;
  wire grp_reg_int_s_fu_2827_n_9;
  wire grp_reg_int_s_fu_2847_n_0;
  wire grp_reg_int_s_fu_2847_n_1;
  wire grp_reg_int_s_fu_2847_n_10;
  wire grp_reg_int_s_fu_2847_n_2;
  wire grp_reg_int_s_fu_2847_n_3;
  wire grp_reg_int_s_fu_2847_n_4;
  wire grp_reg_int_s_fu_2847_n_5;
  wire grp_reg_int_s_fu_2847_n_6;
  wire grp_reg_int_s_fu_2847_n_7;
  wire grp_reg_int_s_fu_2847_n_8;
  wire grp_reg_int_s_fu_2847_n_9;
  wire grp_reg_int_s_fu_2867_n_0;
  wire grp_reg_int_s_fu_2867_n_1;
  wire grp_reg_int_s_fu_2867_n_10;
  wire grp_reg_int_s_fu_2867_n_2;
  wire grp_reg_int_s_fu_2867_n_3;
  wire grp_reg_int_s_fu_2867_n_4;
  wire grp_reg_int_s_fu_2867_n_5;
  wire grp_reg_int_s_fu_2867_n_6;
  wire grp_reg_int_s_fu_2867_n_7;
  wire grp_reg_int_s_fu_2867_n_8;
  wire grp_reg_int_s_fu_2867_n_9;
  wire grp_reg_int_s_fu_2887_n_0;
  wire grp_reg_int_s_fu_2887_n_1;
  wire grp_reg_int_s_fu_2887_n_10;
  wire grp_reg_int_s_fu_2887_n_2;
  wire grp_reg_int_s_fu_2887_n_3;
  wire grp_reg_int_s_fu_2887_n_4;
  wire grp_reg_int_s_fu_2887_n_5;
  wire grp_reg_int_s_fu_2887_n_6;
  wire grp_reg_int_s_fu_2887_n_7;
  wire grp_reg_int_s_fu_2887_n_8;
  wire grp_reg_int_s_fu_2887_n_9;
  wire grp_reg_int_s_fu_2907_n_0;
  wire grp_reg_int_s_fu_2907_n_1;
  wire grp_reg_int_s_fu_2907_n_10;
  wire grp_reg_int_s_fu_2907_n_2;
  wire grp_reg_int_s_fu_2907_n_3;
  wire grp_reg_int_s_fu_2907_n_4;
  wire grp_reg_int_s_fu_2907_n_5;
  wire grp_reg_int_s_fu_2907_n_6;
  wire grp_reg_int_s_fu_2907_n_7;
  wire grp_reg_int_s_fu_2907_n_8;
  wire grp_reg_int_s_fu_2907_n_9;
  wire grp_reg_int_s_fu_2927_n_0;
  wire grp_reg_int_s_fu_2927_n_1;
  wire grp_reg_int_s_fu_2927_n_10;
  wire grp_reg_int_s_fu_2927_n_2;
  wire grp_reg_int_s_fu_2927_n_3;
  wire grp_reg_int_s_fu_2927_n_4;
  wire grp_reg_int_s_fu_2927_n_5;
  wire grp_reg_int_s_fu_2927_n_6;
  wire grp_reg_int_s_fu_2927_n_7;
  wire grp_reg_int_s_fu_2927_n_8;
  wire grp_reg_int_s_fu_2927_n_9;
  wire grp_reg_int_s_fu_2947_n_0;
  wire grp_reg_int_s_fu_2947_n_1;
  wire grp_reg_int_s_fu_2947_n_2;
  wire grp_reg_int_s_fu_2947_n_3;
  wire grp_reg_int_s_fu_2947_n_4;
  wire grp_reg_int_s_fu_2947_n_5;
  wire grp_reg_int_s_fu_2947_n_6;
  wire grp_reg_int_s_fu_2947_n_7;
  wire grp_reg_int_s_fu_2947_n_8;
  wire grp_reg_int_s_fu_2967_n_0;
  wire grp_reg_int_s_fu_2967_n_1;
  wire grp_reg_int_s_fu_2967_n_2;
  wire grp_reg_int_s_fu_2967_n_3;
  wire grp_reg_int_s_fu_2967_n_4;
  wire grp_reg_int_s_fu_2967_n_5;
  wire grp_reg_int_s_fu_2967_n_6;
  wire grp_reg_int_s_fu_2967_n_7;
  wire grp_reg_int_s_fu_2967_n_8;
  wire grp_reg_int_s_fu_2987_n_0;
  wire grp_reg_int_s_fu_2987_n_1;
  wire grp_reg_int_s_fu_2987_n_10;
  wire grp_reg_int_s_fu_2987_n_2;
  wire grp_reg_int_s_fu_2987_n_3;
  wire grp_reg_int_s_fu_2987_n_4;
  wire grp_reg_int_s_fu_2987_n_5;
  wire grp_reg_int_s_fu_2987_n_6;
  wire grp_reg_int_s_fu_2987_n_7;
  wire grp_reg_int_s_fu_2987_n_8;
  wire grp_reg_int_s_fu_2987_n_9;
  wire grp_reg_int_s_fu_3007_n_0;
  wire grp_reg_int_s_fu_3007_n_1;
  wire grp_reg_int_s_fu_3007_n_10;
  wire grp_reg_int_s_fu_3007_n_2;
  wire grp_reg_int_s_fu_3007_n_3;
  wire grp_reg_int_s_fu_3007_n_4;
  wire grp_reg_int_s_fu_3007_n_5;
  wire grp_reg_int_s_fu_3007_n_6;
  wire grp_reg_int_s_fu_3007_n_7;
  wire grp_reg_int_s_fu_3007_n_8;
  wire grp_reg_int_s_fu_3007_n_9;
  wire grp_reg_int_s_fu_3027_n_0;
  wire grp_reg_int_s_fu_3027_n_1;
  wire grp_reg_int_s_fu_3027_n_10;
  wire grp_reg_int_s_fu_3027_n_2;
  wire grp_reg_int_s_fu_3027_n_3;
  wire grp_reg_int_s_fu_3027_n_4;
  wire grp_reg_int_s_fu_3027_n_5;
  wire grp_reg_int_s_fu_3027_n_6;
  wire grp_reg_int_s_fu_3027_n_7;
  wire grp_reg_int_s_fu_3027_n_8;
  wire grp_reg_int_s_fu_3027_n_9;
  wire grp_reg_int_s_fu_3047_n_0;
  wire grp_reg_int_s_fu_3047_n_1;
  wire grp_reg_int_s_fu_3047_n_10;
  wire grp_reg_int_s_fu_3047_n_2;
  wire grp_reg_int_s_fu_3047_n_3;
  wire grp_reg_int_s_fu_3047_n_4;
  wire grp_reg_int_s_fu_3047_n_5;
  wire grp_reg_int_s_fu_3047_n_6;
  wire grp_reg_int_s_fu_3047_n_7;
  wire grp_reg_int_s_fu_3047_n_8;
  wire grp_reg_int_s_fu_3047_n_9;
  wire grp_reg_int_s_fu_3067_n_0;
  wire grp_reg_int_s_fu_3067_n_1;
  wire grp_reg_int_s_fu_3067_n_2;
  wire grp_reg_int_s_fu_3067_n_3;
  wire grp_reg_int_s_fu_3067_n_4;
  wire grp_reg_int_s_fu_3067_n_5;
  wire grp_reg_int_s_fu_3067_n_6;
  wire grp_reg_int_s_fu_3067_n_7;
  wire grp_reg_int_s_fu_3067_n_8;
  wire [31:0]grp_reg_int_s_fu_3087_in_r;
  wire grp_reg_int_s_fu_3087_n_0;
  wire grp_reg_int_s_fu_3087_n_1;
  wire grp_reg_int_s_fu_3087_n_2;
  wire grp_reg_int_s_fu_3087_n_3;
  wire grp_reg_int_s_fu_3087_n_4;
  wire grp_reg_int_s_fu_3087_n_5;
  wire grp_reg_int_s_fu_3087_n_6;
  wire grp_reg_int_s_fu_3087_n_7;
  wire grp_reg_int_s_fu_3087_n_8;
  wire [31:0]grp_reg_int_s_fu_3107_in_r;
  wire grp_reg_int_s_fu_3107_n_0;
  wire grp_reg_int_s_fu_3107_n_1;
  wire grp_reg_int_s_fu_3107_n_10;
  wire grp_reg_int_s_fu_3107_n_2;
  wire grp_reg_int_s_fu_3107_n_3;
  wire grp_reg_int_s_fu_3107_n_4;
  wire grp_reg_int_s_fu_3107_n_5;
  wire grp_reg_int_s_fu_3107_n_6;
  wire grp_reg_int_s_fu_3107_n_7;
  wire grp_reg_int_s_fu_3107_n_8;
  wire grp_reg_int_s_fu_3107_n_9;
  wire [31:0]grp_reg_int_s_fu_3127_in_r;
  wire grp_reg_int_s_fu_3127_n_0;
  wire grp_reg_int_s_fu_3127_n_1;
  wire grp_reg_int_s_fu_3127_n_2;
  wire grp_reg_int_s_fu_3127_n_3;
  wire grp_reg_int_s_fu_3127_n_4;
  wire grp_reg_int_s_fu_3127_n_5;
  wire grp_reg_int_s_fu_3127_n_6;
  wire grp_reg_int_s_fu_3127_n_7;
  wire grp_reg_int_s_fu_3127_n_8;
  wire [31:0]grp_reg_int_s_fu_3147_in_r;
  wire grp_reg_int_s_fu_3147_n_0;
  wire grp_reg_int_s_fu_3147_n_1;
  wire grp_reg_int_s_fu_3147_n_10;
  wire grp_reg_int_s_fu_3147_n_2;
  wire grp_reg_int_s_fu_3147_n_3;
  wire grp_reg_int_s_fu_3147_n_4;
  wire grp_reg_int_s_fu_3147_n_5;
  wire grp_reg_int_s_fu_3147_n_6;
  wire grp_reg_int_s_fu_3147_n_7;
  wire grp_reg_int_s_fu_3147_n_8;
  wire grp_reg_int_s_fu_3147_n_9;
  wire [31:0]grp_reg_int_s_fu_3167_in_r;
  wire grp_reg_int_s_fu_3167_n_0;
  wire grp_reg_int_s_fu_3167_n_1;
  wire grp_reg_int_s_fu_3167_n_10;
  wire grp_reg_int_s_fu_3167_n_2;
  wire grp_reg_int_s_fu_3167_n_3;
  wire grp_reg_int_s_fu_3167_n_4;
  wire grp_reg_int_s_fu_3167_n_5;
  wire grp_reg_int_s_fu_3167_n_6;
  wire grp_reg_int_s_fu_3167_n_7;
  wire grp_reg_int_s_fu_3167_n_8;
  wire grp_reg_int_s_fu_3167_n_9;
  wire [31:0]grp_reg_int_s_fu_3187_in_r;
  wire grp_reg_int_s_fu_3187_n_0;
  wire grp_reg_int_s_fu_3187_n_1;
  wire grp_reg_int_s_fu_3187_n_2;
  wire grp_reg_int_s_fu_3187_n_3;
  wire grp_reg_int_s_fu_3187_n_4;
  wire grp_reg_int_s_fu_3187_n_5;
  wire grp_reg_int_s_fu_3187_n_6;
  wire grp_reg_int_s_fu_3187_n_7;
  wire grp_reg_int_s_fu_3187_n_8;
  wire [31:0]grp_reg_int_s_fu_3207_in_r;
  wire grp_reg_int_s_fu_3207_n_0;
  wire grp_reg_int_s_fu_3207_n_1;
  wire grp_reg_int_s_fu_3207_n_10;
  wire grp_reg_int_s_fu_3207_n_2;
  wire grp_reg_int_s_fu_3207_n_3;
  wire grp_reg_int_s_fu_3207_n_4;
  wire grp_reg_int_s_fu_3207_n_5;
  wire grp_reg_int_s_fu_3207_n_6;
  wire grp_reg_int_s_fu_3207_n_7;
  wire grp_reg_int_s_fu_3207_n_8;
  wire grp_reg_int_s_fu_3207_n_9;
  wire [31:0]grp_reg_int_s_fu_3227_in_r;
  wire grp_reg_int_s_fu_3227_n_0;
  wire grp_reg_int_s_fu_3227_n_1;
  wire grp_reg_int_s_fu_3227_n_2;
  wire grp_reg_int_s_fu_3227_n_3;
  wire grp_reg_int_s_fu_3227_n_4;
  wire grp_reg_int_s_fu_3227_n_5;
  wire grp_reg_int_s_fu_3227_n_6;
  wire grp_reg_int_s_fu_3227_n_7;
  wire grp_reg_int_s_fu_3227_n_8;
  wire [31:0]grp_reg_int_s_fu_3245_in_r;
  wire grp_reg_int_s_fu_3245_n_0;
  wire grp_reg_int_s_fu_3245_n_1;
  wire grp_reg_int_s_fu_3245_n_2;
  wire grp_reg_int_s_fu_3245_n_3;
  wire grp_reg_int_s_fu_3245_n_4;
  wire grp_reg_int_s_fu_3245_n_5;
  wire grp_reg_int_s_fu_3245_n_6;
  wire grp_reg_int_s_fu_3245_n_7;
  wire grp_reg_int_s_fu_3245_n_8;
  wire [31:0]grp_reg_int_s_fu_3263_in_r;
  wire grp_reg_int_s_fu_3263_n_0;
  wire grp_reg_int_s_fu_3263_n_1;
  wire grp_reg_int_s_fu_3263_n_10;
  wire grp_reg_int_s_fu_3263_n_2;
  wire grp_reg_int_s_fu_3263_n_3;
  wire grp_reg_int_s_fu_3263_n_4;
  wire grp_reg_int_s_fu_3263_n_5;
  wire grp_reg_int_s_fu_3263_n_6;
  wire grp_reg_int_s_fu_3263_n_7;
  wire grp_reg_int_s_fu_3263_n_8;
  wire grp_reg_int_s_fu_3263_n_9;
  wire [31:0]grp_reg_int_s_fu_3283_in_r;
  wire grp_reg_int_s_fu_3283_n_0;
  wire grp_reg_int_s_fu_3283_n_1;
  wire grp_reg_int_s_fu_3283_n_2;
  wire grp_reg_int_s_fu_3283_n_3;
  wire grp_reg_int_s_fu_3283_n_4;
  wire grp_reg_int_s_fu_3283_n_5;
  wire grp_reg_int_s_fu_3283_n_6;
  wire grp_reg_int_s_fu_3283_n_7;
  wire grp_reg_int_s_fu_3283_n_8;
  wire [31:0]grp_reg_int_s_fu_3303_in_r;
  wire grp_reg_int_s_fu_3303_n_0;
  wire grp_reg_int_s_fu_3303_n_1;
  wire grp_reg_int_s_fu_3303_n_10;
  wire grp_reg_int_s_fu_3303_n_2;
  wire grp_reg_int_s_fu_3303_n_3;
  wire grp_reg_int_s_fu_3303_n_4;
  wire grp_reg_int_s_fu_3303_n_5;
  wire grp_reg_int_s_fu_3303_n_6;
  wire grp_reg_int_s_fu_3303_n_7;
  wire grp_reg_int_s_fu_3303_n_8;
  wire grp_reg_int_s_fu_3303_n_9;
  wire [31:0]grp_reg_int_s_fu_3323_in_r;
  wire grp_reg_int_s_fu_3323_n_0;
  wire grp_reg_int_s_fu_3323_n_1;
  wire grp_reg_int_s_fu_3323_n_10;
  wire grp_reg_int_s_fu_3323_n_2;
  wire grp_reg_int_s_fu_3323_n_3;
  wire grp_reg_int_s_fu_3323_n_4;
  wire grp_reg_int_s_fu_3323_n_5;
  wire grp_reg_int_s_fu_3323_n_6;
  wire grp_reg_int_s_fu_3323_n_7;
  wire grp_reg_int_s_fu_3323_n_8;
  wire grp_reg_int_s_fu_3323_n_9;
  wire [31:0]grp_reg_int_s_fu_3343_in_r;
  wire grp_reg_int_s_fu_3343_n_0;
  wire grp_reg_int_s_fu_3343_n_1;
  wire grp_reg_int_s_fu_3343_n_2;
  wire grp_reg_int_s_fu_3343_n_3;
  wire grp_reg_int_s_fu_3343_n_4;
  wire grp_reg_int_s_fu_3343_n_5;
  wire grp_reg_int_s_fu_3343_n_6;
  wire grp_reg_int_s_fu_3343_n_7;
  wire grp_reg_int_s_fu_3343_n_8;
  wire [31:0]grp_reg_int_s_fu_3361_in_r;
  wire grp_reg_int_s_fu_3361_n_0;
  wire grp_reg_int_s_fu_3361_n_1;
  wire grp_reg_int_s_fu_3361_n_10;
  wire grp_reg_int_s_fu_3361_n_2;
  wire grp_reg_int_s_fu_3361_n_3;
  wire grp_reg_int_s_fu_3361_n_4;
  wire grp_reg_int_s_fu_3361_n_5;
  wire grp_reg_int_s_fu_3361_n_6;
  wire grp_reg_int_s_fu_3361_n_7;
  wire grp_reg_int_s_fu_3361_n_8;
  wire grp_reg_int_s_fu_3361_n_9;
  wire [31:0]grp_reg_int_s_fu_3379_in_r;
  wire grp_reg_int_s_fu_3379_n_0;
  wire grp_reg_int_s_fu_3379_n_1;
  wire grp_reg_int_s_fu_3379_n_2;
  wire grp_reg_int_s_fu_3379_n_3;
  wire grp_reg_int_s_fu_3379_n_4;
  wire grp_reg_int_s_fu_3379_n_5;
  wire grp_reg_int_s_fu_3379_n_6;
  wire grp_reg_int_s_fu_3379_n_7;
  wire grp_reg_int_s_fu_3379_n_8;
  wire [31:0]grp_reg_int_s_fu_3399_in_r;
  wire grp_reg_int_s_fu_3399_n_1;
  wire grp_reg_int_s_fu_3399_n_2;
  wire grp_reg_int_s_fu_3399_n_3;
  wire grp_reg_int_s_fu_3399_n_4;
  wire grp_reg_int_s_fu_3399_n_5;
  wire grp_reg_int_s_fu_3399_n_6;
  wire grp_reg_int_s_fu_3399_n_7;
  wire grp_reg_int_s_fu_3399_n_8;
  wire [31:0]grp_reg_int_s_fu_3419_in_r;
  wire grp_reg_int_s_fu_3419_n_0;
  wire grp_reg_int_s_fu_3419_n_1;
  wire grp_reg_int_s_fu_3419_n_2;
  wire grp_reg_int_s_fu_3419_n_3;
  wire grp_reg_int_s_fu_3419_n_4;
  wire grp_reg_int_s_fu_3419_n_5;
  wire grp_reg_int_s_fu_3419_n_6;
  wire grp_reg_int_s_fu_3419_n_7;
  wire [31:0]grp_reg_int_s_fu_3439_in_r;
  wire grp_reg_int_s_fu_3439_n_10;
  wire grp_reg_int_s_fu_3439_n_11;
  wire grp_reg_int_s_fu_3439_n_12;
  wire grp_reg_int_s_fu_3439_n_13;
  wire grp_reg_int_s_fu_3439_n_14;
  wire grp_reg_int_s_fu_3439_n_15;
  wire grp_reg_int_s_fu_3439_n_16;
  wire grp_reg_int_s_fu_3439_n_8;
  wire grp_reg_int_s_fu_3439_n_9;
  wire [31:0]grp_reg_int_s_fu_3459_in_r;
  wire grp_reg_int_s_fu_3459_n_10;
  wire grp_reg_int_s_fu_3459_n_11;
  wire grp_reg_int_s_fu_3459_n_12;
  wire grp_reg_int_s_fu_3459_n_13;
  wire grp_reg_int_s_fu_3459_n_14;
  wire grp_reg_int_s_fu_3459_n_15;
  wire grp_reg_int_s_fu_3459_n_16;
  wire grp_reg_int_s_fu_3459_n_17;
  wire grp_reg_int_s_fu_3459_n_9;
  wire [31:0]grp_reg_int_s_fu_3489_in_r;
  wire grp_reg_int_s_fu_3489_n_0;
  wire grp_reg_int_s_fu_3489_n_1;
  wire grp_reg_int_s_fu_3489_n_2;
  wire grp_reg_int_s_fu_3489_n_3;
  wire grp_reg_int_s_fu_3489_n_4;
  wire grp_reg_int_s_fu_3489_n_5;
  wire grp_reg_int_s_fu_3489_n_6;
  wire grp_reg_int_s_fu_3489_n_7;
  wire [31:0]grp_reg_int_s_fu_3507_in_r;
  wire grp_reg_int_s_fu_3507_n_0;
  wire grp_reg_int_s_fu_3507_n_1;
  wire grp_reg_int_s_fu_3507_n_2;
  wire grp_reg_int_s_fu_3507_n_3;
  wire grp_reg_int_s_fu_3507_n_4;
  wire grp_reg_int_s_fu_3507_n_5;
  wire grp_reg_int_s_fu_3507_n_6;
  wire grp_reg_int_s_fu_3507_n_7;
  wire [31:0]grp_reg_int_s_fu_3525_in_r;
  wire grp_reg_int_s_fu_3525_n_10;
  wire grp_reg_int_s_fu_3525_n_11;
  wire grp_reg_int_s_fu_3525_n_12;
  wire grp_reg_int_s_fu_3525_n_13;
  wire grp_reg_int_s_fu_3525_n_14;
  wire grp_reg_int_s_fu_3525_n_15;
  wire grp_reg_int_s_fu_3525_n_16;
  wire grp_reg_int_s_fu_3525_n_8;
  wire grp_reg_int_s_fu_3525_n_9;
  wire [31:0]grp_reg_int_s_fu_3543_in_r;
  wire grp_reg_int_s_fu_3543_n_10;
  wire grp_reg_int_s_fu_3543_n_11;
  wire grp_reg_int_s_fu_3543_n_12;
  wire grp_reg_int_s_fu_3543_n_13;
  wire grp_reg_int_s_fu_3543_n_14;
  wire grp_reg_int_s_fu_3543_n_15;
  wire grp_reg_int_s_fu_3543_n_16;
  wire grp_reg_int_s_fu_3543_n_17;
  wire grp_reg_int_s_fu_3543_n_9;
  wire grp_reg_int_s_fu_3905_n_0;
  wire grp_reg_int_s_fu_3905_n_1;
  wire grp_reg_int_s_fu_3905_n_2;
  wire grp_reg_int_s_fu_3905_n_3;
  wire grp_reg_int_s_fu_3905_n_4;
  wire grp_reg_int_s_fu_3905_n_5;
  wire grp_reg_int_s_fu_3905_n_6;
  wire grp_reg_int_s_fu_3905_n_7;
  wire grp_reg_int_s_fu_3910_n_0;
  wire grp_reg_int_s_fu_3910_n_1;
  wire grp_reg_int_s_fu_3910_n_2;
  wire grp_reg_int_s_fu_3910_n_3;
  wire grp_reg_int_s_fu_3910_n_4;
  wire grp_reg_int_s_fu_3910_n_5;
  wire grp_reg_int_s_fu_3910_n_6;
  wire grp_reg_int_s_fu_3910_n_7;
  wire grp_reg_int_s_fu_3915_n_10;
  wire grp_reg_int_s_fu_3915_n_11;
  wire grp_reg_int_s_fu_3915_n_12;
  wire grp_reg_int_s_fu_3915_n_13;
  wire grp_reg_int_s_fu_3915_n_14;
  wire grp_reg_int_s_fu_3915_n_15;
  wire grp_reg_int_s_fu_3915_n_16;
  wire grp_reg_int_s_fu_3915_n_8;
  wire grp_reg_int_s_fu_3915_n_9;
  wire grp_reg_int_s_fu_3920_n_10;
  wire grp_reg_int_s_fu_3920_n_11;
  wire grp_reg_int_s_fu_3920_n_12;
  wire grp_reg_int_s_fu_3920_n_13;
  wire grp_reg_int_s_fu_3920_n_14;
  wire grp_reg_int_s_fu_3920_n_15;
  wire grp_reg_int_s_fu_3920_n_16;
  wire grp_reg_int_s_fu_3920_n_17;
  wire grp_reg_int_s_fu_3920_n_9;
  wire grp_reg_int_s_fu_4217_n_0;
  wire grp_reg_int_s_fu_4217_n_1;
  wire grp_reg_int_s_fu_4217_n_2;
  wire grp_reg_int_s_fu_4217_n_3;
  wire grp_reg_int_s_fu_4217_n_4;
  wire grp_reg_int_s_fu_4217_n_5;
  wire grp_reg_int_s_fu_4217_n_6;
  wire grp_reg_int_s_fu_4217_n_7;
  wire grp_reg_int_s_fu_4227_n_0;
  wire grp_reg_int_s_fu_4227_n_1;
  wire grp_reg_int_s_fu_4227_n_2;
  wire grp_reg_int_s_fu_4227_n_3;
  wire grp_reg_int_s_fu_4227_n_4;
  wire grp_reg_int_s_fu_4227_n_5;
  wire grp_reg_int_s_fu_4227_n_6;
  wire grp_reg_int_s_fu_4227_n_7;
  wire grp_reg_int_s_fu_4227_n_8;
  wire grp_reg_int_s_fu_4232_n_0;
  wire grp_reg_int_s_fu_4232_n_1;
  wire grp_reg_int_s_fu_4232_n_2;
  wire grp_reg_int_s_fu_4232_n_3;
  wire grp_reg_int_s_fu_4232_n_4;
  wire grp_reg_int_s_fu_4232_n_5;
  wire grp_reg_int_s_fu_4232_n_6;
  wire grp_reg_int_s_fu_4232_n_7;
  wire grp_reg_int_s_fu_4232_n_8;
  wire [7:0]i_V_fu_605_p2;
  wire [7:0]i_V_reg_5472;
  wire \i_V_reg_5472[7]_i_2_n_0 ;
  wire \icmp_reg_5491[0]_i_1_n_0 ;
  wire \icmp_reg_5491[0]_i_2_n_0 ;
  wire \icmp_reg_5491_reg_n_0_[0] ;
  wire [8:0]if_dout;
  wire [7:0]\int_rows_reg[7] ;
  wire \int_threhold_reg[0] ;
  wire \int_threhold_reg[1] ;
  wire \int_threhold_reg[2] ;
  wire \int_threhold_reg[3] ;
  wire \int_threhold_reg[4] ;
  wire \int_threhold_reg[6] ;
  wire \int_threhold_reg[6]_0 ;
  wire [7:0]\int_threhold_reg[7] ;
  wire \int_threhold_reg[7]_0 ;
  wire iscorner_2_i_16_i_i_reg_5909;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_10_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_11_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_12_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_13_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_14_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_15_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_16_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_1_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_2_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_3_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_4_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_5_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_6_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_7_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_8_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5909[0]_i_9_n_0 ;
  wire [8:0]j_V_fu_655_p2;
  wire \j_V_reg_5500[3]_i_1_n_0 ;
  wire \j_V_reg_5500[4]_i_1_n_0 ;
  wire \j_V_reg_5500[5]_i_1_n_0 ;
  wire \j_V_reg_5500[5]_i_2_n_0 ;
  wire \j_V_reg_5500[5]_i_3_n_0 ;
  wire \j_V_reg_5500[7]_i_2_n_0 ;
  wire \j_V_reg_5500[8]_i_2_n_0 ;
  wire \j_V_reg_5500[8]_i_3_n_0 ;
  wire [8:0]j_V_reg_5500_reg__0;
  wire k_buf_val_0_V_addr_reg_55100;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_10_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_11_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_12_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_13_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_4_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_5_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_6_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_7_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_8_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510[8]_i_9_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_0 ;
  wire \k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_1 ;
  wire \k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_2 ;
  wire \k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_3 ;
  wire [7:0]k_buf_val_1_V_q0;
  wire [7:0]k_buf_val_2_V_q0;
  wire [7:0]k_buf_val_3_V_q0;
  wire [7:0]k_buf_val_4_V_q0;
  wire k_buf_val_5_V_U_n_16;
  wire k_buf_val_5_V_U_n_17;
  wire [8:0]k_buf_val_5_V_addr_reg_5540;
  wire [7:0]k_buf_val_5_V_q0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire mask_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire not_or_cond11_i_i_fu_1934_p2;
  wire not_or_cond11_i_i_reg_5857;
  wire not_or_cond12_i_i_fu_2049_p2;
  wire not_or_cond12_i_i_reg_5863;
  wire or_cond10_i_i_reg_5814;
  wire \or_cond10_i_i_reg_5814[0]_i_10_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_12_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_13_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_14_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_15_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_16_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_17_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_18_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_19_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_20_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_21_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_22_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_23_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_24_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_25_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_26_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_27_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_28_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_29_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_30_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_31_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_32_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_33_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_34_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_35_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_36_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_37_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_38_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_39_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_40_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_41_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_42_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_43_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_44_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_45_n_0 ;
  wire \or_cond10_i_i_reg_5814[0]_i_9_n_0 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_11_n_0 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_11_n_1 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_11_n_2 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_11_n_3 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_6_n_0 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_6_n_1 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_6_n_2 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_6_n_3 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_7_n_0 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_7_n_1 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_7_n_2 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_7_n_3 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_8_n_0 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_8_n_1 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_8_n_2 ;
  wire \or_cond10_i_i_reg_5814_reg[0]_i_8_n_3 ;
  wire or_cond12_i_i_reg_5819;
  wire or_cond13_i_i_reg_5829;
  wire \or_cond1_i_i_reg_5482[0]_i_1_n_0 ;
  wire \or_cond1_i_i_reg_5482_reg_n_0_[0] ;
  wire or_cond20_i_i_reg_5868;
  wire \or_cond20_i_i_reg_5868[0]_i_10_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_11_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_12_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_13_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_14_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_15_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_16_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_17_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_18_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_19_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_20_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_21_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_22_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_23_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_24_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_5_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_6_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_8_n_0 ;
  wire \or_cond20_i_i_reg_5868[0]_i_9_n_0 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_4_n_0 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_4_n_1 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_4_n_2 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_4_n_3 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_7_n_0 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_7_n_1 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_7_n_2 ;
  wire \or_cond20_i_i_reg_5868_reg[0]_i_7_n_3 ;
  wire or_cond4_i_i_reg_5550;
  wire \or_cond4_i_i_reg_5550[0]_i_1_n_0 ;
  wire \or_cond4_i_i_reg_5550[0]_i_2_n_0 ;
  wire or_cond5_i_i_reg_5738;
  wire \or_cond5_i_i_reg_5738[0]_i_10_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_11_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_12_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_13_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_1_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_4_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_5_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_6_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_7_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_8_n_0 ;
  wire \or_cond5_i_i_reg_5738[0]_i_9_n_0 ;
  wire \or_cond5_i_i_reg_5738_reg[0]_i_3_n_0 ;
  wire \or_cond5_i_i_reg_5738_reg[0]_i_3_n_1 ;
  wire \or_cond5_i_i_reg_5738_reg[0]_i_3_n_2 ;
  wire \or_cond5_i_i_reg_5738_reg[0]_i_3_n_3 ;
  wire or_cond6_i_i_reg_5754;
  wire \or_cond6_i_i_reg_5754[0]_i_11_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_12_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_15_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_16_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_17_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_18_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_19_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_20_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_21_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_22_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_23_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_24_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_25_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_26_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_27_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_28_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_29_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_30_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_31_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_32_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_33_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_34_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_35_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_36_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_37_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_38_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_39_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_40_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_41_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_42_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_43_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_44_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_45_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_46_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_8_n_0 ;
  wire \or_cond6_i_i_reg_5754[0]_i_9_n_0 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_10_n_0 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_10_n_1 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_10_n_2 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_10_n_3 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_13_n_0 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_13_n_1 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_13_n_2 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_13_n_3 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_14_n_0 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_14_n_1 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_14_n_2 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_14_n_3 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_7_n_0 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_7_n_1 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_7_n_2 ;
  wire \or_cond6_i_i_reg_5754_reg[0]_i_7_n_3 ;
  wire or_cond7_i_i_reg_5769;
  wire or_cond8_i_i_reg_5784;
  wire \or_cond8_i_i_reg_5784[0]_i_10_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_12_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_13_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_14_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_15_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_16_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_17_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_18_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_19_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_20_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_21_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_22_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_23_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_24_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_25_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_26_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_27_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_28_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_29_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_30_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_31_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_32_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_33_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_34_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_35_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_36_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_37_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_38_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_39_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_40_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_41_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_42_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_43_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_44_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_45_n_0 ;
  wire \or_cond8_i_i_reg_5784[0]_i_9_n_0 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_11_n_0 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_11_n_1 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_11_n_2 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_11_n_3 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_6_n_0 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_6_n_1 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_6_n_2 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_6_n_3 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_7_n_0 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_7_n_1 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_7_n_2 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_7_n_3 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_8_n_0 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_8_n_1 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_8_n_2 ;
  wire \or_cond8_i_i_reg_5784_reg[0]_i_8_n_3 ;
  wire or_cond9_i_i_reg_5799;
  wire or_cond_i_i_reg_5505;
  wire \or_cond_i_i_reg_5505[0]_i_1_n_0 ;
  wire p_0_in0_out;
  wire p_0_in7_out;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_1_in;
  wire p_24_in;
  wire p_29_in;
  wire p_33_in;
  wire p_36_in;
  wire p_4_i_i_reg_529;
  wire p_4_i_i_reg_5290;
  wire \p_4_i_i_reg_529[8]_i_4_n_0 ;
  wire \p_4_i_i_reg_529[8]_i_5_n_0 ;
  wire \p_4_i_i_reg_529[8]_i_6_n_0 ;
  wire \p_4_i_i_reg_529_reg_n_0_[0] ;
  wire \p_4_i_i_reg_529_reg_n_0_[1] ;
  wire \p_4_i_i_reg_529_reg_n_0_[2] ;
  wire \p_4_i_i_reg_529_reg_n_0_[3] ;
  wire \p_4_i_i_reg_529_reg_n_0_[4] ;
  wire \p_4_i_i_reg_529_reg_n_0_[5] ;
  wire \p_4_i_i_reg_529_reg_n_0_[6] ;
  wire \p_4_i_i_reg_529_reg_n_0_[7] ;
  wire \p_4_i_i_reg_529_reg_n_0_[8] ;
  wire p_9_in;
  wire p_i_i_reg_518;
  wire \p_i_i_reg_518_reg_n_0_[0] ;
  wire \p_i_i_reg_518_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_V_dout;
  wire [3:1]phitmp4_i_i_fu_1902_p2;
  wire [8:0]r_V_1_i_i_fu_1180_p2;
  wire [8:0]r_V_1_i_i_reg_5577;
  wire \r_V_1_i_i_reg_5577[3]_i_2_n_0 ;
  wire \r_V_1_i_i_reg_5577[3]_i_3_n_0 ;
  wire \r_V_1_i_i_reg_5577[3]_i_4_n_0 ;
  wire \r_V_1_i_i_reg_5577[3]_i_5_n_0 ;
  wire \r_V_1_i_i_reg_5577[7]_i_2_n_0 ;
  wire \r_V_1_i_i_reg_5577[7]_i_3_n_0 ;
  wire \r_V_1_i_i_reg_5577[7]_i_4_n_0 ;
  wire \r_V_1_i_i_reg_5577[7]_i_5_n_0 ;
  wire \r_V_1_i_i_reg_5577_reg[3]_i_1_n_0 ;
  wire \r_V_1_i_i_reg_5577_reg[3]_i_1_n_1 ;
  wire \r_V_1_i_i_reg_5577_reg[3]_i_1_n_2 ;
  wire \r_V_1_i_i_reg_5577_reg[3]_i_1_n_3 ;
  wire \r_V_1_i_i_reg_5577_reg[7]_i_1_n_0 ;
  wire \r_V_1_i_i_reg_5577_reg[7]_i_1_n_1 ;
  wire \r_V_1_i_i_reg_5577_reg[7]_i_1_n_2 ;
  wire \r_V_1_i_i_reg_5577_reg[7]_i_1_n_3 ;
  wire \r_V_1_i_i_reg_5577_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_2_i_i_fu_1264_p2;
  wire [8:0]r_V_2_i_i_reg_5595;
  wire \r_V_2_i_i_reg_5595[3]_i_2_n_0 ;
  wire \r_V_2_i_i_reg_5595[3]_i_3_n_0 ;
  wire \r_V_2_i_i_reg_5595[3]_i_4_n_0 ;
  wire \r_V_2_i_i_reg_5595[3]_i_5_n_0 ;
  wire \r_V_2_i_i_reg_5595[7]_i_2_n_0 ;
  wire \r_V_2_i_i_reg_5595[7]_i_3_n_0 ;
  wire \r_V_2_i_i_reg_5595[7]_i_4_n_0 ;
  wire \r_V_2_i_i_reg_5595[7]_i_5_n_0 ;
  wire \r_V_2_i_i_reg_5595_reg[3]_i_1_n_0 ;
  wire \r_V_2_i_i_reg_5595_reg[3]_i_1_n_1 ;
  wire \r_V_2_i_i_reg_5595_reg[3]_i_1_n_2 ;
  wire \r_V_2_i_i_reg_5595_reg[3]_i_1_n_3 ;
  wire \r_V_2_i_i_reg_5595_reg[7]_i_1_n_0 ;
  wire \r_V_2_i_i_reg_5595_reg[7]_i_1_n_1 ;
  wire \r_V_2_i_i_reg_5595_reg[7]_i_1_n_2 ;
  wire \r_V_2_i_i_reg_5595_reg[7]_i_1_n_3 ;
  wire \r_V_2_i_i_reg_5595_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_3_i_i_fu_1348_p2;
  wire [8:0]r_V_3_i_i_reg_5619;
  wire \r_V_3_i_i_reg_5619[3]_i_2_n_0 ;
  wire \r_V_3_i_i_reg_5619[3]_i_3_n_0 ;
  wire \r_V_3_i_i_reg_5619[3]_i_4_n_0 ;
  wire \r_V_3_i_i_reg_5619[3]_i_5_n_0 ;
  wire \r_V_3_i_i_reg_5619[7]_i_2_n_0 ;
  wire \r_V_3_i_i_reg_5619[7]_i_3_n_0 ;
  wire \r_V_3_i_i_reg_5619[7]_i_4_n_0 ;
  wire \r_V_3_i_i_reg_5619[7]_i_5_n_0 ;
  wire \r_V_3_i_i_reg_5619_reg[3]_i_1_n_0 ;
  wire \r_V_3_i_i_reg_5619_reg[3]_i_1_n_1 ;
  wire \r_V_3_i_i_reg_5619_reg[3]_i_1_n_2 ;
  wire \r_V_3_i_i_reg_5619_reg[3]_i_1_n_3 ;
  wire \r_V_3_i_i_reg_5619_reg[7]_i_1_n_0 ;
  wire \r_V_3_i_i_reg_5619_reg[7]_i_1_n_1 ;
  wire \r_V_3_i_i_reg_5619_reg[7]_i_1_n_2 ;
  wire \r_V_3_i_i_reg_5619_reg[7]_i_1_n_3 ;
  wire \r_V_3_i_i_reg_5619_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_4_i_i_fu_1432_p2;
  wire [8:0]r_V_4_i_i_reg_5644;
  wire \r_V_4_i_i_reg_5644[3]_i_2_n_0 ;
  wire \r_V_4_i_i_reg_5644[3]_i_3_n_0 ;
  wire \r_V_4_i_i_reg_5644[3]_i_4_n_0 ;
  wire \r_V_4_i_i_reg_5644[3]_i_5_n_0 ;
  wire \r_V_4_i_i_reg_5644[7]_i_2_n_0 ;
  wire \r_V_4_i_i_reg_5644[7]_i_3_n_0 ;
  wire \r_V_4_i_i_reg_5644[7]_i_4_n_0 ;
  wire \r_V_4_i_i_reg_5644[7]_i_5_n_0 ;
  wire \r_V_4_i_i_reg_5644_reg[3]_i_1_n_0 ;
  wire \r_V_4_i_i_reg_5644_reg[3]_i_1_n_1 ;
  wire \r_V_4_i_i_reg_5644_reg[3]_i_1_n_2 ;
  wire \r_V_4_i_i_reg_5644_reg[3]_i_1_n_3 ;
  wire \r_V_4_i_i_reg_5644_reg[7]_i_1_n_0 ;
  wire \r_V_4_i_i_reg_5644_reg[7]_i_1_n_1 ;
  wire \r_V_4_i_i_reg_5644_reg[7]_i_1_n_2 ;
  wire \r_V_4_i_i_reg_5644_reg[7]_i_1_n_3 ;
  wire \r_V_4_i_i_reg_5644_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_5_i_i_fu_1494_p2;
  wire [8:0]r_V_5_i_i_reg_5673;
  wire \r_V_5_i_i_reg_5673[3]_i_2_n_0 ;
  wire \r_V_5_i_i_reg_5673[3]_i_3_n_0 ;
  wire \r_V_5_i_i_reg_5673[3]_i_4_n_0 ;
  wire \r_V_5_i_i_reg_5673[3]_i_5_n_0 ;
  wire \r_V_5_i_i_reg_5673[7]_i_2_n_0 ;
  wire \r_V_5_i_i_reg_5673[7]_i_3_n_0 ;
  wire \r_V_5_i_i_reg_5673[7]_i_4_n_0 ;
  wire \r_V_5_i_i_reg_5673[7]_i_5_n_0 ;
  wire \r_V_5_i_i_reg_5673_reg[3]_i_1_n_0 ;
  wire \r_V_5_i_i_reg_5673_reg[3]_i_1_n_1 ;
  wire \r_V_5_i_i_reg_5673_reg[3]_i_1_n_2 ;
  wire \r_V_5_i_i_reg_5673_reg[3]_i_1_n_3 ;
  wire \r_V_5_i_i_reg_5673_reg[7]_i_1_n_0 ;
  wire \r_V_5_i_i_reg_5673_reg[7]_i_1_n_1 ;
  wire \r_V_5_i_i_reg_5673_reg[7]_i_1_n_2 ;
  wire \r_V_5_i_i_reg_5673_reg[7]_i_1_n_3 ;
  wire \r_V_5_i_i_reg_5673_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_6_1_i_i_fu_1190_p2;
  wire [8:0]r_V_6_1_i_i_reg_5586;
  wire \r_V_6_1_i_i_reg_5586[3]_i_2_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[3]_i_3_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[3]_i_4_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[3]_i_5_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[7]_i_2_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[7]_i_3_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[7]_i_4_n_0 ;
  wire \r_V_6_1_i_i_reg_5586[7]_i_5_n_0 ;
  wire \r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_0 ;
  wire \r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_1 ;
  wire \r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_2 ;
  wire \r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_3 ;
  wire \r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_0 ;
  wire \r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_1 ;
  wire \r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_2 ;
  wire \r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_3 ;
  wire \r_V_6_1_i_i_reg_5586_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_6_2_i_i_fu_1274_p2;
  wire [8:0]r_V_6_2_i_i_reg_5604;
  wire \r_V_6_2_i_i_reg_5604[3]_i_2_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[3]_i_3_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[3]_i_4_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[3]_i_5_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[7]_i_2_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[7]_i_3_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[7]_i_4_n_0 ;
  wire \r_V_6_2_i_i_reg_5604[7]_i_5_n_0 ;
  wire \r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_0 ;
  wire \r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_1 ;
  wire \r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_2 ;
  wire \r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_3 ;
  wire \r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_0 ;
  wire \r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_1 ;
  wire \r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_2 ;
  wire \r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_3_i_i_fu_1358_p2;
  wire [8:0]r_V_6_3_i_i_reg_5628;
  wire \r_V_6_3_i_i_reg_5628[3]_i_2_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[3]_i_3_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[3]_i_4_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[3]_i_5_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[7]_i_2_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[7]_i_3_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[7]_i_4_n_0 ;
  wire \r_V_6_3_i_i_reg_5628[7]_i_5_n_0 ;
  wire \r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_0 ;
  wire \r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_1 ;
  wire \r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_2 ;
  wire \r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_3 ;
  wire \r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_0 ;
  wire \r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_1 ;
  wire \r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_2 ;
  wire \r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_4_i_i_fu_1442_p2;
  wire [8:0]r_V_6_4_i_i_reg_5653;
  wire \r_V_6_4_i_i_reg_5653[3]_i_2_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[3]_i_3_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[3]_i_4_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[3]_i_5_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[7]_i_2_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[7]_i_3_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[7]_i_4_n_0 ;
  wire \r_V_6_4_i_i_reg_5653[7]_i_5_n_0 ;
  wire \r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_0 ;
  wire \r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_1 ;
  wire \r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_2 ;
  wire \r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_3 ;
  wire \r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_0 ;
  wire \r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_1 ;
  wire \r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_2 ;
  wire \r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_5_i_i_fu_1504_p2;
  wire [8:0]r_V_6_5_i_i_reg_5682;
  wire \r_V_6_5_i_i_reg_5682[3]_i_2_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[3]_i_3_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[3]_i_4_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[3]_i_5_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[7]_i_2_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[7]_i_3_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[7]_i_4_n_0 ;
  wire \r_V_6_5_i_i_reg_5682[7]_i_5_n_0 ;
  wire \r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_0 ;
  wire \r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_1 ;
  wire \r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_2 ;
  wire \r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_3 ;
  wire \r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_0 ;
  wire \r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_1 ;
  wire \r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_2 ;
  wire \r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_6_i_i_fu_1556_p2;
  wire [8:0]r_V_6_6_i_i_reg_5702;
  wire \r_V_6_6_i_i_reg_5702[3]_i_2_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[3]_i_3_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[3]_i_4_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[3]_i_5_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[7]_i_2_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[7]_i_3_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[7]_i_4_n_0 ;
  wire \r_V_6_6_i_i_reg_5702[7]_i_5_n_0 ;
  wire \r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_0 ;
  wire \r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_1 ;
  wire \r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_2 ;
  wire \r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_3 ;
  wire \r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_0 ;
  wire \r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_1 ;
  wire \r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_2 ;
  wire \r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_7_i_i_fu_1608_p2;
  wire [8:0]r_V_6_7_i_i_reg_5722;
  wire \r_V_6_7_i_i_reg_5722[3]_i_2_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[3]_i_3_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[3]_i_4_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[3]_i_5_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[7]_i_2_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[7]_i_3_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[7]_i_4_n_0 ;
  wire \r_V_6_7_i_i_reg_5722[7]_i_5_n_0 ;
  wire \r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_0 ;
  wire \r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_1 ;
  wire \r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_2 ;
  wire \r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_3 ;
  wire \r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_0 ;
  wire \r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_1 ;
  wire \r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_2 ;
  wire \r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_i_i_fu_1106_p2;
  wire [8:0]r_V_6_i_i_reg_5563;
  wire \r_V_6_i_i_reg_5563[3]_i_2_n_0 ;
  wire \r_V_6_i_i_reg_5563[3]_i_3_n_0 ;
  wire \r_V_6_i_i_reg_5563[3]_i_4_n_0 ;
  wire \r_V_6_i_i_reg_5563[3]_i_5_n_0 ;
  wire \r_V_6_i_i_reg_5563[7]_i_2_n_0 ;
  wire \r_V_6_i_i_reg_5563[7]_i_3_n_0 ;
  wire \r_V_6_i_i_reg_5563[7]_i_4_n_0 ;
  wire \r_V_6_i_i_reg_5563[7]_i_5_n_0 ;
  wire \r_V_6_i_i_reg_5563_reg[3]_i_1_n_0 ;
  wire \r_V_6_i_i_reg_5563_reg[3]_i_1_n_1 ;
  wire \r_V_6_i_i_reg_5563_reg[3]_i_1_n_2 ;
  wire \r_V_6_i_i_reg_5563_reg[3]_i_1_n_3 ;
  wire \r_V_6_i_i_reg_5563_reg[7]_i_1_n_0 ;
  wire \r_V_6_i_i_reg_5563_reg[7]_i_1_n_1 ;
  wire \r_V_6_i_i_reg_5563_reg[7]_i_1_n_2 ;
  wire \r_V_6_i_i_reg_5563_reg[7]_i_1_n_3 ;
  wire \r_V_6_i_i_reg_5563_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_8_i_i_fu_1598_p2;
  wire [8:0]r_V_8_i_i_reg_5713;
  wire \r_V_8_i_i_reg_5713[3]_i_2_n_0 ;
  wire \r_V_8_i_i_reg_5713[3]_i_3_n_0 ;
  wire \r_V_8_i_i_reg_5713[3]_i_4_n_0 ;
  wire \r_V_8_i_i_reg_5713[3]_i_5_n_0 ;
  wire \r_V_8_i_i_reg_5713[7]_i_2_n_0 ;
  wire \r_V_8_i_i_reg_5713[7]_i_3_n_0 ;
  wire \r_V_8_i_i_reg_5713[7]_i_4_n_0 ;
  wire \r_V_8_i_i_reg_5713[7]_i_5_n_0 ;
  wire \r_V_8_i_i_reg_5713_reg[3]_i_1_n_0 ;
  wire \r_V_8_i_i_reg_5713_reg[3]_i_1_n_1 ;
  wire \r_V_8_i_i_reg_5713_reg[3]_i_1_n_2 ;
  wire \r_V_8_i_i_reg_5713_reg[3]_i_1_n_3 ;
  wire \r_V_8_i_i_reg_5713_reg[7]_i_1_n_0 ;
  wire \r_V_8_i_i_reg_5713_reg[7]_i_1_n_1 ;
  wire \r_V_8_i_i_reg_5713_reg[7]_i_1_n_2 ;
  wire \r_V_8_i_i_reg_5713_reg[7]_i_1_n_3 ;
  wire \r_V_8_i_i_reg_5713_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_i_i_83_fu_1546_p2;
  wire [8:0]r_V_i_i_83_reg_5693;
  wire \r_V_i_i_83_reg_5693[3]_i_2_n_0 ;
  wire \r_V_i_i_83_reg_5693[3]_i_3_n_0 ;
  wire \r_V_i_i_83_reg_5693[3]_i_4_n_0 ;
  wire \r_V_i_i_83_reg_5693[3]_i_5_n_0 ;
  wire \r_V_i_i_83_reg_5693[7]_i_2_n_0 ;
  wire \r_V_i_i_83_reg_5693[7]_i_3_n_0 ;
  wire \r_V_i_i_83_reg_5693[7]_i_4_n_0 ;
  wire \r_V_i_i_83_reg_5693[7]_i_5_n_0 ;
  wire \r_V_i_i_83_reg_5693_reg[3]_i_1_n_0 ;
  wire \r_V_i_i_83_reg_5693_reg[3]_i_1_n_1 ;
  wire \r_V_i_i_83_reg_5693_reg[3]_i_1_n_2 ;
  wire \r_V_i_i_83_reg_5693_reg[3]_i_1_n_3 ;
  wire \r_V_i_i_83_reg_5693_reg[7]_i_1_n_0 ;
  wire \r_V_i_i_83_reg_5693_reg[7]_i_1_n_1 ;
  wire \r_V_i_i_83_reg_5693_reg[7]_i_1_n_2 ;
  wire \r_V_i_i_83_reg_5693_reg[7]_i_1_n_3 ;
  wire \r_V_i_i_83_reg_5693_reg[8]_i_2_n_3 ;
  wire [8:0]r_V_i_i_fu_1096_p2;
  wire [8:0]r_V_i_i_reg_5554;
  wire \r_V_i_i_reg_5554[3]_i_2_n_0 ;
  wire \r_V_i_i_reg_5554[3]_i_3_n_0 ;
  wire \r_V_i_i_reg_5554[3]_i_4_n_0 ;
  wire \r_V_i_i_reg_5554[3]_i_5_n_0 ;
  wire \r_V_i_i_reg_5554[7]_i_2_n_0 ;
  wire \r_V_i_i_reg_5554[7]_i_3_n_0 ;
  wire \r_V_i_i_reg_5554[7]_i_4_n_0 ;
  wire \r_V_i_i_reg_5554[7]_i_5_n_0 ;
  wire \r_V_i_i_reg_5554_reg[3]_i_1_n_0 ;
  wire \r_V_i_i_reg_5554_reg[3]_i_1_n_1 ;
  wire \r_V_i_i_reg_5554_reg[3]_i_1_n_2 ;
  wire \r_V_i_i_reg_5554_reg[3]_i_1_n_3 ;
  wire \r_V_i_i_reg_5554_reg[7]_i_1_n_0 ;
  wire \r_V_i_i_reg_5554_reg[7]_i_1_n_1 ;
  wire \r_V_i_i_reg_5554_reg[7]_i_1_n_2 ;
  wire \r_V_i_i_reg_5554_reg[7]_i_1_n_3 ;
  wire ram_reg;
  wire [7:1]rhs_V_reg_5422;
  wire threhold_channel_empty_n;
  wire tmp10_fu_2466_p2;
  wire tmp10_reg_5904;
  wire \tmp10_reg_5904[0]_i_2_n_0 ;
  wire \tmp10_reg_5904[0]_i_3_n_0 ;
  wire tmp5_fu_2454_p2;
  wire tmp5_reg_5894;
  wire \tmp5_reg_5894[0]_i_2_n_0 ;
  wire \tmp5_reg_5894[0]_i_3_n_0 ;
  wire tmp9_fu_2460_p2;
  wire tmp9_reg_5899;
  wire \tmp9_reg_5899[0]_i_2_n_0 ;
  wire \tmp9_reg_5899[0]_i_3_n_0 ;
  wire \tmp9_reg_5899[0]_i_4_n_0 ;
  wire \tmp9_reg_5899[0]_i_5_n_0 ;
  wire \tmp9_reg_5899[0]_i_6_n_0 ;
  wire \tmp9_reg_5899[0]_i_7_n_0 ;
  wire \tmp9_reg_5899[0]_i_8_n_0 ;
  wire [31:0]tmp_108_2_i_i_fu_3622_p3;
  wire [31:0]tmp_108_2_i_i_reg_6010;
  wire [31:0]tmp_108_4_i_i_fu_3646_p3;
  wire [31:0]tmp_108_4_i_i_reg_6020;
  wire [31:0]tmp_108_9_i_i_fu_3569_p3;
  wire [31:0]tmp_108_9_i_i_reg_5990;
  wire [31:0]tmp_108_i_i_fu_3597_p3;
  wire [31:0]tmp_108_i_i_reg_6000;
  wire [31:0]tmp_109_2_i_i_reg_6127;
  wire tmp_10_i_i_fu_661_p2;
  wire [31:0]tmp_115_5_i_i_reg_6095;
  wire [7:0]tmp_122_5_i_i_reg_6111;
  wire tmp_125_1_i_i_fu_4937_p2;
  wire tmp_125_2_i_i_fu_4943_p2;
  wire tmp_125_i_i_fu_4931_p2;
  wire tmp_128_1_i_i_fu_4955_p2;
  wire tmp_128_2_i_i_fu_4961_p2;
  wire tmp_128_i_i_fu_4949_p2;
  wire tmp_16_i_i_reg_5546;
  wire \tmp_16_i_i_reg_5546[0]_i_1_n_0 ;
  wire \tmp_16_i_i_reg_5546[0]_i_2_n_0 ;
  wire [7:2]tmp_23_reg_5397;
  wire [8:0]tmp_24_reg_5402;
  wire [5:0]tmp_25_fu_634_p4;
  wire tmp_26_i_i_fu_4881_p2__0;
  wire tmp_26_i_i_reg_6162;
  wire \tmp_26_i_i_reg_6162[0]_i_2_n_0 ;
  wire tmp_27_i_i_fu_4967_p2;
  wire tmp_28_i_i_fu_4973_p2;
  wire tmp_2_i_i_fu_611_p2;
  wire tmp_2_i_i_reg_5477;
  wire \tmp_2_i_i_reg_5477[0]_i_10_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_1_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_3_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_4_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_5_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_6_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_7_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_8_n_0 ;
  wire \tmp_2_i_i_reg_5477[0]_i_9_n_0 ;
  wire \tmp_2_i_i_reg_5477_reg[0]_i_2_n_1 ;
  wire \tmp_2_i_i_reg_5477_reg[0]_i_2_n_2 ;
  wire \tmp_2_i_i_reg_5477_reg[0]_i_2_n_3 ;
  wire [7:7]tmp_30_reg_6036;
  wire [7:7]tmp_34_reg_6068;
  wire [7:7]tmp_38_reg_6100;
  wire [8:8]tmp_46_reg_6052;
  wire tmp_4_i_i_reg_5486;
  wire \tmp_4_i_i_reg_5486[0]_i_1_n_0 ;
  wire [8:8]tmp_50_reg_6084;
  wire [8:8]tmp_54_reg_6116;
  wire tmp_59_1_i_i_fu_1196_p2;
  wire tmp_59_2_i_i_fu_1280_p2;
  wire tmp_59_3_i_i_fu_1364_p2;
  wire tmp_59_4_i_i_fu_1448_p2;
  wire tmp_59_5_i_i_fu_1510_p2;
  wire tmp_59_6_i_i_fu_1562_p2;
  wire tmp_59_7_i_i_fu_1614_p2;
  wire tmp_59_i_i_fu_1112_p2;
  wire tmp_60_1_i_i_fu_1201_p2;
  wire tmp_60_2_i_i_fu_1285_p2;
  wire tmp_60_3_i_i_fu_1369_p2;
  wire tmp_60_4_i_i_fu_1453_p2;
  wire tmp_60_5_i_i_fu_1515_p2;
  wire tmp_60_6_i_i_fu_1567_p2;
  wire tmp_60_7_i_i_fu_1619_p2;
  wire [6:0]tmp_60_fu_693_p4;
  wire tmp_60_i_i_fu_1117_p2;
  wire tmp_64_1_not_i_i_fu_1664_p2;
  wire tmp_64_1_not_i_i_reg_5744;
  wire tmp_64_2_not_i_i_fu_1682_p2;
  wire tmp_64_2_not_i_i_reg_5759;
  wire tmp_64_3_not_i_i_fu_1700_p2;
  wire tmp_64_3_not_i_i_reg_5774;
  wire tmp_64_4_not_i_i_fu_1718_p2;
  wire tmp_64_4_not_i_i_reg_5789;
  wire tmp_64_5_not_i_i_fu_1736_p2;
  wire tmp_64_5_not_i_i_reg_5804;
  wire tmp_64_9_i_i_fu_1916_p2;
  wire tmp_64_9_i_i_reg_5845;
  wire \tmp_64_9_i_i_reg_5845[0]_i_10_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_11_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_12_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_13_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_14_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_15_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_16_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_17_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_18_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_19_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_20_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_21_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_22_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_23_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_5_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_6_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_8_n_0 ;
  wire \tmp_64_9_i_i_reg_5845[0]_i_9_n_0 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_0 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_1 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_2 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_3 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_0 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_1 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_2 ;
  wire \tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_3 ;
  wire tmp_65_1_i_i_fu_1228_p2;
  wire tmp_65_2_i_i_fu_1312_p2;
  wire tmp_65_3_i_i_fu_1396_p2;
  wire tmp_65_4_i_i_fu_1480_p2;
  wire tmp_65_4_i_i_reg_5662;
  wire \tmp_65_4_i_i_reg_5662[0]_i_10_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_11_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_4_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_5_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_6_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_7_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_8_n_0 ;
  wire \tmp_65_4_i_i_reg_5662[0]_i_9_n_0 ;
  wire \tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_0 ;
  wire \tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_1 ;
  wire \tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_2 ;
  wire \tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_3 ;
  wire \tmp_65_4_i_i_reg_5662_reg[0]_i_3_n_3 ;
  wire tmp_65_5_i_i_fu_1959_p2;
  wire tmp_65_6_i_i_fu_1989_p2;
  wire tmp_65_7_i_i_fu_2019_p2;
  wire tmp_65_i_i_fu_1144_p2;
  wire tmp_66_1_i_i_fu_1670_p2;
  wire tmp_66_1_i_i_reg_5749;
  wire tmp_66_2_i_i_fu_1688_p2;
  wire tmp_66_2_i_i_reg_5764;
  wire tmp_66_3_i_i_fu_1706_p2;
  wire tmp_66_3_i_i_reg_5779;
  wire tmp_66_4_i_i_fu_1724_p2;
  wire tmp_66_4_i_i_reg_5794;
  wire tmp_66_5_i_i_fu_1742_p2;
  wire tmp_66_5_i_i_reg_5809;
  wire \tmp_66_9_i_i_reg_5851[0]_i_1_n_0 ;
  wire \tmp_66_9_i_i_reg_5851_reg_n_0_[0] ;
  wire tmp_66_i_i_fu_1652_p2;
  wire tmp_66_i_i_reg_5733;
  wire tmp_67_1_i_i_fu_1233_p2;
  wire tmp_67_2_i_i_fu_1317_p2;
  wire tmp_67_3_i_i_fu_1401_p2;
  wire tmp_67_4_i_i_fu_1485_p2;
  wire tmp_67_4_i_i_reg_5668;
  wire \tmp_67_4_i_i_reg_5668[0]_i_10_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_11_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_12_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_3_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_4_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_5_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_6_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_7_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_8_n_0 ;
  wire \tmp_67_4_i_i_reg_5668[0]_i_9_n_0 ;
  wire \tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_0 ;
  wire \tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_1 ;
  wire \tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_2 ;
  wire \tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_3 ;
  wire tmp_67_5_i_i_fu_1963_p2;
  wire tmp_67_6_i_i_fu_1993_p2;
  wire tmp_67_7_i_i_fu_2023_p2;
  wire tmp_67_i_i_fu_1149_p2;
  wire tmp_68_5_i_i_reg_5873;
  wire \tmp_68_5_i_i_reg_5873[0]_i_1_n_0 ;
  wire tmp_68_6_i_i_fu_2416_p2;
  wire tmp_68_6_i_i_reg_5878;
  wire tmp_68_7_i_i_fu_1864_p2;
  wire tmp_68_7_i_i_reg_5824;
  wire \tmp_68_7_i_i_reg_5824[0]_i_2_n_0 ;
  wire tmp_68_8_i_i_fu_1896_p2;
  wire tmp_68_8_i_i_reg_5834;
  wire [8:2]tmp_6_fu_570_p2__0;
  wire [8:2]tmp_6_reg_5407;
  wire \tmp_6_reg_5407[8]_i_3_n_0 ;
  wire [7:2]tmp_8_fu_576_p2;
  wire [7:0]tmp_8_reg_5412;
  wire [31:0]tmp_93_2_i_i_fu_3610_p3;
  wire [31:0]tmp_93_2_i_i_reg_6005;
  wire [31:0]tmp_93_4_i_i_fu_3634_p3;
  wire [31:0]tmp_93_4_i_i_reg_6015;
  wire [31:0]tmp_93_9_i_i_fu_3555_p3;
  wire [31:0]tmp_93_9_i_i_reg_5985;
  wire [31:0]tmp_93_i_i_fu_3583_p3;
  wire [31:0]tmp_93_i_i_reg_5995;
  wire [31:0]tmp_94_2_i_i_reg_6121;
  wire [7:0]win_val_0_V_2_1_fu_168;
  wire [7:0]win_val_0_V_2_fu_164;
  wire [7:0]win_val_0_V_3_fu_172;
  wire [7:0]win_val_0_V_4_fu_176;
  wire [7:0]win_val_0_V_5_fu_180;
  wire \win_val_1_V_1_1_fu_188_reg[0]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[1]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[2]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[3]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[4]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[5]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[6]_srl3_n_0 ;
  wire \win_val_1_V_1_1_fu_188_reg[7]_srl3_n_0 ;
  wire [7:0]win_val_1_V_1_fu_184;
  wire [7:0]win_val_1_V_4_fu_200;
  wire [7:0]win_val_1_V_5_fu_204;
  wire \win_val_2_V_0_1_fu_212_reg[0]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[1]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[2]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[3]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[4]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[5]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[6]_srl5_n_0 ;
  wire \win_val_2_V_0_1_fu_212_reg[7]_srl5_n_0 ;
  wire [7:0]win_val_2_V_0_fu_208;
  wire [7:0]win_val_2_V_5_fu_232;
  wire \win_val_3_V_0_1_fu_240_reg[0]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[1]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[2]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[3]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[4]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[5]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[6]_srl2_n_0 ;
  wire \win_val_3_V_0_1_fu_240_reg[7]_srl2_n_0 ;
  wire [7:0]win_val_3_V_0_fu_236;
  wire [7:0]win_val_3_V_2_fu_248;
  wire \win_val_3_V_3_fu_252_reg[0]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[1]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[2]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[3]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[4]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[5]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[6]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_252_reg[7]_srl2_n_0 ;
  wire [7:0]win_val_3_V_5_fu_260;
  wire \win_val_4_V_0_1_fu_268_reg[0]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[1]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[2]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[3]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[4]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[5]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[6]_srl5_n_0 ;
  wire \win_val_4_V_0_1_fu_268_reg[7]_srl5_n_0 ;
  wire [7:0]win_val_4_V_0_fu_264;
  wire [7:0]win_val_4_V_5_fu_288;
  wire \win_val_5_V_1_1_fu_296_reg[0]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[1]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[2]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[3]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[4]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[5]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[6]_srl3_n_0 ;
  wire \win_val_5_V_1_1_fu_296_reg[7]_srl3_n_0 ;
  wire [7:0]win_val_5_V_1_fu_292;
  wire [7:0]win_val_5_V_4_fu_308;
  wire [7:0]win_val_5_V_5_fu_312;
  wire [7:0]win_val_6_V_2_1_fu_320;
  wire [7:0]win_val_6_V_2_fu_316;
  wire [7:0]win_val_6_V_3_fu_324;
  wire \win_val_6_V_4_fu_328_reg[0]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[1]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[2]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[3]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[4]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[5]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[6]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_328_reg[7]_srl2_n_0 ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_44_O_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_144_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_95_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_141_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_92_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_119_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_176_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_119_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_176_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_66_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_12_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond_reg_5496_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_5496_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_119_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_176_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_144_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_95_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_k_buf_val_0_V_addr_reg_5510_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_val_0_V_addr_reg_5510_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond10_i_i_reg_5814_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond20_i_i_reg_5868_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_5868_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond20_i_i_reg_5868_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_5868_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_5868_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_5868_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond5_i_i_reg_5738_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_5738_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_5738_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_i_reg_5754_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_5784_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_i_i_reg_5577_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_i_i_reg_5577_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_2_i_i_reg_5595_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_2_i_i_reg_5595_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_3_i_i_reg_5619_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_3_i_i_reg_5619_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_4_i_i_reg_5644_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_4_i_i_reg_5644_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_5_i_i_reg_5673_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_5_i_i_reg_5673_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_1_i_i_reg_5586_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_1_i_i_reg_5586_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_5_i_i_reg_5682_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_5_i_i_reg_5682_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_6_i_i_reg_5702_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_6_i_i_reg_5702_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_7_i_i_reg_5722_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_7_i_i_reg_5722_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_i_i_reg_5563_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_i_i_reg_5563_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_8_i_i_reg_5713_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_8_i_i_reg_5713_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_i_i_83_reg_5693_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_i_i_83_reg_5693_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_i_reg_5477_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_67_4_i_i_reg_5668_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_67_4_i_i_reg_5668_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_67_4_i_i_reg_5668_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_100 
       (.I0(core_win_val_2_V_0_fu_144[3]),
        .I1(core_win_val_1_V_1_fu_148[3]),
        .I2(core_win_val_2_V_0_fu_144[2]),
        .I3(core_win_val_1_V_1_fu_148[2]),
        .O(\SRL_SIG[0][7]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_101 
       (.I0(core_win_val_2_V_0_fu_144[1]),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(core_win_val_2_V_0_fu_144[0]),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .O(\SRL_SIG[0][7]_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_102 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(core_win_val_0_V_0_fu_160[7]),
        .I2(core_win_val_1_V_1_fu_148[6]),
        .I3(core_win_val_0_V_0_fu_160[6]),
        .O(\SRL_SIG[0][7]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_103 
       (.I0(core_win_val_1_V_1_fu_148[5]),
        .I1(core_win_val_0_V_0_fu_160[5]),
        .I2(core_win_val_1_V_1_fu_148[4]),
        .I3(core_win_val_0_V_0_fu_160[4]),
        .O(\SRL_SIG[0][7]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_104 
       (.I0(core_win_val_1_V_1_fu_148[3]),
        .I1(core_win_val_0_V_0_fu_160[3]),
        .I2(core_win_val_1_V_1_fu_148[2]),
        .I3(core_win_val_0_V_0_fu_160[2]),
        .O(\SRL_SIG[0][7]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_105 
       (.I0(core_win_val_1_V_1_fu_148[1]),
        .I1(core_win_val_0_V_0_fu_160[1]),
        .I2(core_win_val_1_V_1_fu_148[0]),
        .I3(core_win_val_0_V_0_fu_160[0]),
        .O(\SRL_SIG[0][7]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_106 
       (.I0(core_win_val_0_V_0_fu_160[7]),
        .I1(core_win_val_1_V_1_fu_148[7]),
        .I2(core_win_val_0_V_0_fu_160[6]),
        .I3(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_107 
       (.I0(core_win_val_0_V_0_fu_160[5]),
        .I1(core_win_val_1_V_1_fu_148[5]),
        .I2(core_win_val_0_V_0_fu_160[4]),
        .I3(core_win_val_1_V_1_fu_148[4]),
        .O(\SRL_SIG[0][7]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_108 
       (.I0(core_win_val_0_V_0_fu_160[3]),
        .I1(core_win_val_1_V_1_fu_148[3]),
        .I2(core_win_val_0_V_0_fu_160[2]),
        .I3(core_win_val_1_V_1_fu_148[2]),
        .O(\SRL_SIG[0][7]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_109 
       (.I0(core_win_val_0_V_0_fu_160[1]),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(core_win_val_0_V_0_fu_160[0]),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .O(\SRL_SIG[0][7]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_15 
       (.I0(core_win_val_0_V_1_fu_156[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_16 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_0_V_1_fu_156[10]),
        .O(\SRL_SIG[0][7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_17 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_0_V_1_fu_156[10]),
        .O(\SRL_SIG[0][7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_18 
       (.I0(core_win_val_0_V_1_fu_156[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(FAST_t_opr_U0_p_mask_data_stream_V_din),
        .I1(mask_data_stream_0_s_full_n),
        .I2(ap_condition_94),
        .I3(ram_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\SRL_SIG_reg[0]_0 ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_25 
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .I1(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I2(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG[0][7]_i_26 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .O(\SRL_SIG[0][7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \SRL_SIG[0][7]_i_27 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .O(\SRL_SIG[0][7]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \SRL_SIG[0][7]_i_28 
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .I1(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I2(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(\SRL_SIG[0][7]_i_3_n_0 ),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(core_win_val_1_V_1_fu_148[3]),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(\SRL_SIG[0][7]_i_5_n_0 ),
        .O(FAST_t_opr_U0_p_mask_data_stream_V_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(core_win_val_1_V_1_fu_148[2]),
        .I2(core_win_val_1_V_1_fu_148[4]),
        .I3(core_win_val_1_V_1_fu_148[10]),
        .I4(core_win_val_1_V_1_fu_148[5]),
        .I5(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_30 
       (.I0(core_win_val_1_V_0_fu_152[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_31 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_1_V_0_fu_152[10]),
        .O(\SRL_SIG[0][7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_32 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_1_V_0_fu_152[10]),
        .O(\SRL_SIG[0][7]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_33 
       (.I0(core_win_val_1_V_0_fu_152[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_35 
       (.I0(core_win_val_2_V_1_fu_140[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_36 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_2_V_1_fu_140[10]),
        .O(\SRL_SIG[0][7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_37 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_2_V_1_fu_140[10]),
        .O(\SRL_SIG[0][7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_38 
       (.I0(core_win_val_2_V_1_fu_140[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(tmp_125_1_i_i_fu_4937_p2),
        .I1(tmp_125_2_i_i_fu_4943_p2),
        .I2(tmp_128_2_i_i_fu_4961_p2),
        .I3(tmp_4_i_i_reg_5486),
        .I4(tmp_27_i_i_fu_4967_p2),
        .I5(tmp_128_1_i_i_fu_4955_p2),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_40 
       (.I0(core_win_val_2_V_0_fu_144[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_41 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_2_V_0_fu_144[10]),
        .O(\SRL_SIG[0][7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_42 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_2_V_0_fu_144[10]),
        .O(\SRL_SIG[0][7]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_43 
       (.I0(core_win_val_2_V_0_fu_144[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_45 
       (.I0(core_win_val_0_V_0_fu_160[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_46 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_0_V_0_fu_160[10]),
        .O(\SRL_SIG[0][7]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_47 
       (.I0(core_win_val_1_V_1_fu_148[10]),
        .I1(core_win_val_0_V_0_fu_160[10]),
        .O(\SRL_SIG[0][7]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_48 
       (.I0(core_win_val_0_V_0_fu_160[10]),
        .I1(core_win_val_1_V_1_fu_148[10]),
        .O(\SRL_SIG[0][7]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp_26_i_i_reg_6162),
        .I1(tmp_128_i_i_fu_4949_p2),
        .I2(tmp_125_i_i_fu_4931_p2),
        .I3(tmp_28_i_i_fu_4973_p2),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_54 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(core_win_val_0_V_1_fu_156[7]),
        .I2(core_win_val_1_V_1_fu_148[6]),
        .I3(core_win_val_0_V_1_fu_156[6]),
        .O(\SRL_SIG[0][7]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_55 
       (.I0(core_win_val_1_V_1_fu_148[5]),
        .I1(core_win_val_0_V_1_fu_156[5]),
        .I2(core_win_val_1_V_1_fu_148[4]),
        .I3(core_win_val_0_V_1_fu_156[4]),
        .O(\SRL_SIG[0][7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_56 
       (.I0(core_win_val_1_V_1_fu_148[3]),
        .I1(core_win_val_0_V_1_fu_156[3]),
        .I2(core_win_val_1_V_1_fu_148[2]),
        .I3(core_win_val_0_V_1_fu_156[2]),
        .O(\SRL_SIG[0][7]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_57 
       (.I0(core_win_val_1_V_1_fu_148[1]),
        .I1(core_win_val_0_V_1_fu_156[1]),
        .I2(core_win_val_1_V_1_fu_148[0]),
        .I3(core_win_val_0_V_1_fu_156[0]),
        .O(\SRL_SIG[0][7]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_58 
       (.I0(core_win_val_0_V_1_fu_156[7]),
        .I1(core_win_val_1_V_1_fu_148[7]),
        .I2(core_win_val_0_V_1_fu_156[6]),
        .I3(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_59 
       (.I0(core_win_val_0_V_1_fu_156[5]),
        .I1(core_win_val_1_V_1_fu_148[5]),
        .I2(core_win_val_0_V_1_fu_156[4]),
        .I3(core_win_val_1_V_1_fu_148[4]),
        .O(\SRL_SIG[0][7]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_60 
       (.I0(core_win_val_0_V_1_fu_156[3]),
        .I1(core_win_val_1_V_1_fu_148[3]),
        .I2(core_win_val_0_V_1_fu_156[2]),
        .I3(core_win_val_1_V_1_fu_148[2]),
        .O(\SRL_SIG[0][7]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_61 
       (.I0(core_win_val_0_V_1_fu_156[1]),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(core_win_val_0_V_1_fu_156[0]),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .O(\SRL_SIG[0][7]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    \SRL_SIG[0][7]_i_70 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(core_win_val_1_V_1_fu_148[6]),
        .I4(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]),
        .O(\SRL_SIG[0][7]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    \SRL_SIG[0][7]_i_71 
       (.I0(core_win_val_1_V_1_fu_148[5]),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(core_win_val_1_V_1_fu_148[4]),
        .I4(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]),
        .O(\SRL_SIG[0][7]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    \SRL_SIG[0][7]_i_72 
       (.I0(core_win_val_1_V_1_fu_148[3]),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(core_win_val_1_V_1_fu_148[2]),
        .I4(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]),
        .O(\SRL_SIG[0][7]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    \SRL_SIG[0][7]_i_73 
       (.I0(core_win_val_1_V_1_fu_148[1]),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .I4(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]),
        .O(\SRL_SIG[0][7]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h90000393)) 
    \SRL_SIG[0][7]_i_74 
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]),
        .I1(core_win_val_1_V_1_fu_148[7]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]),
        .I4(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h90000393)) 
    \SRL_SIG[0][7]_i_75 
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]),
        .I1(core_win_val_1_V_1_fu_148[5]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]),
        .I4(core_win_val_1_V_1_fu_148[4]),
        .O(\SRL_SIG[0][7]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h90000393)) 
    \SRL_SIG[0][7]_i_76 
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]),
        .I1(core_win_val_1_V_1_fu_148[3]),
        .I2(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I3(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]),
        .I4(core_win_val_1_V_1_fu_148[2]),
        .O(\SRL_SIG[0][7]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h90000933)) 
    \SRL_SIG[0][7]_i_77 
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]),
        .I3(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I4(core_win_val_1_V_1_fu_148[0]),
        .O(\SRL_SIG[0][7]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_78 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(core_win_val_1_V_0_fu_152[7]),
        .I2(core_win_val_1_V_1_fu_148[6]),
        .I3(core_win_val_1_V_0_fu_152[6]),
        .O(\SRL_SIG[0][7]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_79 
       (.I0(core_win_val_1_V_1_fu_148[5]),
        .I1(core_win_val_1_V_0_fu_152[5]),
        .I2(core_win_val_1_V_1_fu_148[4]),
        .I3(core_win_val_1_V_0_fu_152[4]),
        .O(\SRL_SIG[0][7]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_80 
       (.I0(core_win_val_1_V_1_fu_148[3]),
        .I1(core_win_val_1_V_0_fu_152[3]),
        .I2(core_win_val_1_V_1_fu_148[2]),
        .I3(core_win_val_1_V_0_fu_152[2]),
        .O(\SRL_SIG[0][7]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_81 
       (.I0(core_win_val_1_V_1_fu_148[1]),
        .I1(core_win_val_1_V_0_fu_152[1]),
        .I2(core_win_val_1_V_1_fu_148[0]),
        .I3(core_win_val_1_V_0_fu_152[0]),
        .O(\SRL_SIG[0][7]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_82 
       (.I0(core_win_val_1_V_0_fu_152[7]),
        .I1(core_win_val_1_V_1_fu_148[7]),
        .I2(core_win_val_1_V_0_fu_152[6]),
        .I3(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_83 
       (.I0(core_win_val_1_V_0_fu_152[5]),
        .I1(core_win_val_1_V_1_fu_148[5]),
        .I2(core_win_val_1_V_0_fu_152[4]),
        .I3(core_win_val_1_V_1_fu_148[4]),
        .O(\SRL_SIG[0][7]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_84 
       (.I0(core_win_val_1_V_0_fu_152[3]),
        .I1(core_win_val_1_V_1_fu_148[3]),
        .I2(core_win_val_1_V_0_fu_152[2]),
        .I3(core_win_val_1_V_1_fu_148[2]),
        .O(\SRL_SIG[0][7]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_85 
       (.I0(core_win_val_1_V_0_fu_152[1]),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(core_win_val_1_V_0_fu_152[0]),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .O(\SRL_SIG[0][7]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_86 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(core_win_val_2_V_1_fu_140[7]),
        .I2(core_win_val_1_V_1_fu_148[6]),
        .I3(core_win_val_2_V_1_fu_140[6]),
        .O(\SRL_SIG[0][7]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_87 
       (.I0(core_win_val_1_V_1_fu_148[5]),
        .I1(core_win_val_2_V_1_fu_140[5]),
        .I2(core_win_val_1_V_1_fu_148[4]),
        .I3(core_win_val_2_V_1_fu_140[4]),
        .O(\SRL_SIG[0][7]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_88 
       (.I0(core_win_val_1_V_1_fu_148[3]),
        .I1(core_win_val_2_V_1_fu_140[3]),
        .I2(core_win_val_1_V_1_fu_148[2]),
        .I3(core_win_val_2_V_1_fu_140[2]),
        .O(\SRL_SIG[0][7]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_89 
       (.I0(core_win_val_1_V_1_fu_148[1]),
        .I1(core_win_val_2_V_1_fu_140[1]),
        .I2(core_win_val_1_V_1_fu_148[0]),
        .I3(core_win_val_2_V_1_fu_140[0]),
        .O(\SRL_SIG[0][7]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_90 
       (.I0(core_win_val_2_V_1_fu_140[7]),
        .I1(core_win_val_1_V_1_fu_148[7]),
        .I2(core_win_val_2_V_1_fu_140[6]),
        .I3(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_91 
       (.I0(core_win_val_2_V_1_fu_140[5]),
        .I1(core_win_val_1_V_1_fu_148[5]),
        .I2(core_win_val_2_V_1_fu_140[4]),
        .I3(core_win_val_1_V_1_fu_148[4]),
        .O(\SRL_SIG[0][7]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_92 
       (.I0(core_win_val_2_V_1_fu_140[3]),
        .I1(core_win_val_1_V_1_fu_148[3]),
        .I2(core_win_val_2_V_1_fu_140[2]),
        .I3(core_win_val_1_V_1_fu_148[2]),
        .O(\SRL_SIG[0][7]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_93 
       (.I0(core_win_val_2_V_1_fu_140[1]),
        .I1(core_win_val_1_V_1_fu_148[1]),
        .I2(core_win_val_2_V_1_fu_140[0]),
        .I3(core_win_val_1_V_1_fu_148[0]),
        .O(\SRL_SIG[0][7]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_94 
       (.I0(core_win_val_1_V_1_fu_148[7]),
        .I1(core_win_val_2_V_0_fu_144[7]),
        .I2(core_win_val_1_V_1_fu_148[6]),
        .I3(core_win_val_2_V_0_fu_144[6]),
        .O(\SRL_SIG[0][7]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_95 
       (.I0(core_win_val_1_V_1_fu_148[5]),
        .I1(core_win_val_2_V_0_fu_144[5]),
        .I2(core_win_val_1_V_1_fu_148[4]),
        .I3(core_win_val_2_V_0_fu_144[4]),
        .O(\SRL_SIG[0][7]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_96 
       (.I0(core_win_val_1_V_1_fu_148[3]),
        .I1(core_win_val_2_V_0_fu_144[3]),
        .I2(core_win_val_1_V_1_fu_148[2]),
        .I3(core_win_val_2_V_0_fu_144[2]),
        .O(\SRL_SIG[0][7]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_97 
       (.I0(core_win_val_1_V_1_fu_148[1]),
        .I1(core_win_val_2_V_0_fu_144[1]),
        .I2(core_win_val_1_V_1_fu_148[0]),
        .I3(core_win_val_2_V_0_fu_144[0]),
        .O(\SRL_SIG[0][7]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_98 
       (.I0(core_win_val_2_V_0_fu_144[7]),
        .I1(core_win_val_1_V_1_fu_148[7]),
        .I2(core_win_val_2_V_0_fu_144[6]),
        .I3(core_win_val_1_V_1_fu_148[6]),
        .O(\SRL_SIG[0][7]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_99 
       (.I0(core_win_val_2_V_0_fu_144[5]),
        .I1(core_win_val_1_V_1_fu_148[5]),
        .I2(core_win_val_2_V_0_fu_144[4]),
        .I3(core_win_val_1_V_1_fu_148[4]),
        .O(\SRL_SIG[0][7]_i_99_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_10 
       (.CI(\SRL_SIG_reg[0][7]_i_34_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_10_CO_UNCONNECTED [3:2],tmp_128_1_i_i_fu_4955_p2,\SRL_SIG_reg[0][7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_35_n_0 ,\SRL_SIG[0][7]_i_36_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_37_n_0 ,\SRL_SIG[0][7]_i_38_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_11 
       (.CI(\SRL_SIG_reg[0][7]_i_39_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_11_CO_UNCONNECTED [3:2],tmp_128_i_i_fu_4949_p2,\SRL_SIG_reg[0][7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_40_n_0 ,\SRL_SIG[0][7]_i_41_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_42_n_0 ,\SRL_SIG[0][7]_i_43_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_12 
       (.CI(\SRL_SIG_reg[0][7]_i_44_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_12_CO_UNCONNECTED [3:2],tmp_125_i_i_fu_4931_p2,\SRL_SIG_reg[0][7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_45_n_0 ,\SRL_SIG[0][7]_i_46_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_47_n_0 ,\SRL_SIG[0][7]_i_48_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_14 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_14_n_0 ,\SRL_SIG_reg[0][7]_i_14_n_1 ,\SRL_SIG_reg[0][7]_i_14_n_2 ,\SRL_SIG_reg[0][7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_54_n_0 ,\SRL_SIG[0][7]_i_55_n_0 ,\SRL_SIG[0][7]_i_56_n_0 ,\SRL_SIG[0][7]_i_57_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_14_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_58_n_0 ,\SRL_SIG[0][7]_i_59_n_0 ,\SRL_SIG[0][7]_i_60_n_0 ,\SRL_SIG[0][7]_i_61_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_24 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_24_n_0 ,\SRL_SIG_reg[0][7]_i_24_n_1 ,\SRL_SIG_reg[0][7]_i_24_n_2 ,\SRL_SIG_reg[0][7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_70_n_0 ,\SRL_SIG[0][7]_i_71_n_0 ,\SRL_SIG[0][7]_i_72_n_0 ,\SRL_SIG[0][7]_i_73_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_24_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_74_n_0 ,\SRL_SIG[0][7]_i_75_n_0 ,\SRL_SIG[0][7]_i_76_n_0 ,\SRL_SIG[0][7]_i_77_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_29 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_29_n_0 ,\SRL_SIG_reg[0][7]_i_29_n_1 ,\SRL_SIG_reg[0][7]_i_29_n_2 ,\SRL_SIG_reg[0][7]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_78_n_0 ,\SRL_SIG[0][7]_i_79_n_0 ,\SRL_SIG[0][7]_i_80_n_0 ,\SRL_SIG[0][7]_i_81_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_29_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_82_n_0 ,\SRL_SIG[0][7]_i_83_n_0 ,\SRL_SIG[0][7]_i_84_n_0 ,\SRL_SIG[0][7]_i_85_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_34 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_34_n_0 ,\SRL_SIG_reg[0][7]_i_34_n_1 ,\SRL_SIG_reg[0][7]_i_34_n_2 ,\SRL_SIG_reg[0][7]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_86_n_0 ,\SRL_SIG[0][7]_i_87_n_0 ,\SRL_SIG[0][7]_i_88_n_0 ,\SRL_SIG[0][7]_i_89_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_34_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_90_n_0 ,\SRL_SIG[0][7]_i_91_n_0 ,\SRL_SIG[0][7]_i_92_n_0 ,\SRL_SIG[0][7]_i_93_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_39 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_39_n_0 ,\SRL_SIG_reg[0][7]_i_39_n_1 ,\SRL_SIG_reg[0][7]_i_39_n_2 ,\SRL_SIG_reg[0][7]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_94_n_0 ,\SRL_SIG[0][7]_i_95_n_0 ,\SRL_SIG[0][7]_i_96_n_0 ,\SRL_SIG[0][7]_i_97_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_39_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_98_n_0 ,\SRL_SIG[0][7]_i_99_n_0 ,\SRL_SIG[0][7]_i_100_n_0 ,\SRL_SIG[0][7]_i_101_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_44 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_44_n_0 ,\SRL_SIG_reg[0][7]_i_44_n_1 ,\SRL_SIG_reg[0][7]_i_44_n_2 ,\SRL_SIG_reg[0][7]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_102_n_0 ,\SRL_SIG[0][7]_i_103_n_0 ,\SRL_SIG[0][7]_i_104_n_0 ,\SRL_SIG[0][7]_i_105_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_44_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_106_n_0 ,\SRL_SIG[0][7]_i_107_n_0 ,\SRL_SIG[0][7]_i_108_n_0 ,\SRL_SIG[0][7]_i_109_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_6 
       (.CI(\SRL_SIG_reg[0][7]_i_14_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_6_CO_UNCONNECTED [3:2],tmp_125_1_i_i_fu_4937_p2,\SRL_SIG_reg[0][7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_15_n_0 ,\SRL_SIG[0][7]_i_16_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_17_n_0 ,\SRL_SIG[0][7]_i_18_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_8 
       (.CI(\SRL_SIG_reg[0][7]_i_24_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_8_CO_UNCONNECTED [3:2],tmp_128_2_i_i_fu_4961_p2,\SRL_SIG_reg[0][7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_25_n_0 ,\SRL_SIG[0][7]_i_26_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_27_n_0 ,\SRL_SIG[0][7]_i_28_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_9 
       (.CI(\SRL_SIG_reg[0][7]_i_29_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_9_CO_UNCONNECTED [3:2],tmp_27_i_i_fu_4967_p2,\SRL_SIG_reg[0][7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_30_n_0 ,\SRL_SIG[0][7]_i_31_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_32_n_0 ,\SRL_SIG[0][7]_i_33_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_145 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_145_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_146 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_146_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_147 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_147_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_148 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_187 
       (.I0(flag_d_min8_7_2_reg_6057[7]),
        .I1(tmp_34_reg_6068),
        .I2(flag_d_min8_7_2_reg_6057[6]),
        .I3(flag_d_min8_7_3_reg_6063[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_187_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_188 
       (.I0(flag_d_min8_7_2_reg_6057[5]),
        .I1(flag_d_min8_7_3_reg_6063[5]),
        .I2(flag_d_min8_7_2_reg_6057[4]),
        .I3(flag_d_min8_7_3_reg_6063[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_188_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_189 
       (.I0(flag_d_min8_7_2_reg_6057[3]),
        .I1(flag_d_min8_7_3_reg_6063[3]),
        .I2(flag_d_min8_7_2_reg_6057[2]),
        .I3(flag_d_min8_7_3_reg_6063[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_190 
       (.I0(flag_d_min8_7_2_reg_6057[1]),
        .I1(flag_d_min8_7_3_reg_6063[1]),
        .I2(flag_d_min8_7_2_reg_6057[0]),
        .I3(flag_d_min8_7_3_reg_6063[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_190_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_191 
       (.I0(tmp_34_reg_6068),
        .I1(flag_d_min8_7_2_reg_6057[7]),
        .I2(flag_d_min8_7_3_reg_6063[6]),
        .I3(flag_d_min8_7_2_reg_6057[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_192 
       (.I0(flag_d_min8_7_3_reg_6063[5]),
        .I1(flag_d_min8_7_2_reg_6057[5]),
        .I2(flag_d_min8_7_3_reg_6063[4]),
        .I3(flag_d_min8_7_2_reg_6057[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_192_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_193 
       (.I0(flag_d_min8_7_3_reg_6063[3]),
        .I1(flag_d_min8_7_2_reg_6057[3]),
        .I2(flag_d_min8_7_3_reg_6063[2]),
        .I3(flag_d_min8_7_2_reg_6057[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_194 
       (.I0(flag_d_min8_7_3_reg_6063[1]),
        .I1(flag_d_min8_7_2_reg_6057[1]),
        .I2(flag_d_min8_7_3_reg_6063[0]),
        .I3(flag_d_min8_7_2_reg_6057[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_194_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_220 
       (.I0(flag_d_min8_7_2_reg_6057[7]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ),
        .I2(tmp_34_reg_6068),
        .O(\a0_1_5_i_i_reg_6089[7]_i_220_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_221 
       (.I0(flag_d_min8_7_2_reg_6057[5]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[5]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_221_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_222 
       (.I0(flag_d_min8_7_2_reg_6057[3]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[3]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_222_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_223 
       (.I0(flag_d_min8_7_2_reg_6057[1]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[1]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_223_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_56 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_57 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_58 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_59 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_96 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_97 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_98 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_5_i_i_reg_6089[7]_i_99 
       (.I0(flag_d_min8_7_3_reg_6063[31]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_99_n_0 ));
  FDRE \a0_1_5_i_i_reg_6089_reg[0] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[0]),
        .Q(a0_1_5_i_i_reg_6089[0]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[1] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[1]),
        .Q(a0_1_5_i_i_reg_6089[1]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[2] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[2]),
        .Q(a0_1_5_i_i_reg_6089[2]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[3] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[3]),
        .Q(a0_1_5_i_i_reg_6089[3]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[4] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[4]),
        .Q(a0_1_5_i_i_reg_6089[4]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[5] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[5]),
        .Q(a0_1_5_i_i_reg_6089[5]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[6] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[6]),
        .Q(a0_1_5_i_i_reg_6089[6]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_6089_reg[7] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(a0_1_5_i_i_fu_4351_p3[7]),
        .Q(a0_1_5_i_i_reg_6089[7]),
        .R(1'b0));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_144 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_144_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_144_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_144_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_144_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_187_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_188_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_189_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_190_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_144_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_191_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_192_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_193_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_194_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_23 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_55_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({flag_d_min8_7_3_reg_6063[31],1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_23_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_56_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_57_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_58_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_59_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_55 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_95_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_55_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_55_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_55_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_55_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_96_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_97_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_98_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_99_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_95 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_144_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_95_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_95_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_95_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_95_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_95_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_145_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_146_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_147_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_148_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_142 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_142_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_143 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_143_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_144 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_144_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_145 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_145_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_180 
       (.I0(a0_1_5_i_i_reg_6089[6]),
        .I1(tmp_115_5_i_i_reg_6095[6]),
        .I2(tmp_38_reg_6100),
        .I3(a0_1_5_i_i_reg_6089[7]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_180_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_181 
       (.I0(a0_1_5_i_i_reg_6089[4]),
        .I1(tmp_115_5_i_i_reg_6095[4]),
        .I2(tmp_115_5_i_i_reg_6095[5]),
        .I3(a0_1_5_i_i_reg_6089[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_181_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_182 
       (.I0(a0_1_5_i_i_reg_6089[2]),
        .I1(tmp_115_5_i_i_reg_6095[2]),
        .I2(tmp_115_5_i_i_reg_6095[3]),
        .I3(a0_1_5_i_i_reg_6089[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_182_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_183 
       (.I0(a0_1_5_i_i_reg_6089[0]),
        .I1(tmp_115_5_i_i_reg_6095[0]),
        .I2(tmp_115_5_i_i_reg_6095[1]),
        .I3(a0_1_5_i_i_reg_6089[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_183_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_184 
       (.I0(a0_1_5_i_i_reg_6089[6]),
        .I1(tmp_115_5_i_i_reg_6095[6]),
        .I2(a0_1_5_i_i_reg_6089[7]),
        .I3(tmp_38_reg_6100),
        .O(\a0_1_7_i_i_reg_6133[7]_i_184_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_185 
       (.I0(a0_1_5_i_i_reg_6089[4]),
        .I1(tmp_115_5_i_i_reg_6095[4]),
        .I2(a0_1_5_i_i_reg_6089[5]),
        .I3(tmp_115_5_i_i_reg_6095[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_185_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_186 
       (.I0(a0_1_5_i_i_reg_6089[2]),
        .I1(tmp_115_5_i_i_reg_6095[2]),
        .I2(a0_1_5_i_i_reg_6089[3]),
        .I3(tmp_115_5_i_i_reg_6095[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_186_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_187 
       (.I0(a0_1_5_i_i_reg_6089[0]),
        .I1(tmp_115_5_i_i_reg_6095[0]),
        .I2(a0_1_5_i_i_reg_6089[1]),
        .I3(tmp_115_5_i_i_reg_6095[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_187_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_221 
       (.I0(a0_1_5_i_i_reg_6089[7]),
        .I1(tmp_38_reg_6100),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_221_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_222 
       (.I0(a0_1_5_i_i_reg_6089[5]),
        .I1(tmp_115_5_i_i_reg_6095[5]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_222_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_223 
       (.I0(a0_1_5_i_i_reg_6089[3]),
        .I1(tmp_115_5_i_i_reg_6095[3]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_223_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_224 
       (.I0(a0_1_5_i_i_reg_6089[1]),
        .I1(tmp_115_5_i_i_reg_6095[1]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_224_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_225 
       (.I0(a0_1_5_i_i_reg_6089[6]),
        .I1(tmp_115_5_i_i_reg_6095[6]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_225_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_227 
       (.I0(a0_1_5_i_i_reg_6089[4]),
        .I1(tmp_115_5_i_i_reg_6095[4]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_227_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_229 
       (.I0(a0_1_5_i_i_reg_6089[2]),
        .I1(tmp_115_5_i_i_reg_6095[2]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_229_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_231 
       (.I0(a0_1_5_i_i_reg_6089[0]),
        .I1(tmp_115_5_i_i_reg_6095[0]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_231_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_54 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_55 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_56 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_57 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_93 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_94 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_95 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a0_1_7_i_i_reg_6133[7]_i_96 
       (.I0(tmp_115_5_i_i_reg_6095[31]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_96_n_0 ));
  FDRE \a0_1_7_i_i_reg_6133_reg[0] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[0]),
        .Q(a0_1_7_i_i_reg_6133[0]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[1] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[1]),
        .Q(a0_1_7_i_i_reg_6133[1]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[2] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[2]),
        .Q(a0_1_7_i_i_reg_6133[2]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[3] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[3]),
        .Q(a0_1_7_i_i_reg_6133[3]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[4] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[4]),
        .Q(a0_1_7_i_i_reg_6133[4]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[5] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[5]),
        .Q(a0_1_7_i_i_reg_6133[5]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[6] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[6]),
        .Q(a0_1_7_i_i_reg_6133[6]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_6133_reg[7] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(a0_1_7_i_i_fu_4640_p3[7]),
        .Q(a0_1_7_i_i_reg_6133[7]),
        .R(1'b0));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_141 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_141_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_141_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_141_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_141_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_180_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_181_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_182_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_183_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_141_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_184_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_185_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_186_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_187_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_22 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_53_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_115_5_i_i_reg_6095[31],1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_22_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_54_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_55_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_56_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_57_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_53 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_92_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_53_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_53_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_53_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_53_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_93_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_94_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_95_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_96_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_92 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_141_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_92_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_92_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_92_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_92_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_142_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_143_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_144_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_145_n_0 }));
  FDRE \a0_reg_5417_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [1]),
        .Q(rhs_V_reg_5422[1]),
        .R(1'b0));
  FDRE \a0_reg_5417_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [2]),
        .Q(rhs_V_reg_5422[2]),
        .R(1'b0));
  FDRE \a0_reg_5417_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [3]),
        .Q(rhs_V_reg_5422[3]),
        .R(1'b0));
  FDRE \a0_reg_5417_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [4]),
        .Q(rhs_V_reg_5422[4]),
        .R(1'b0));
  FDRE \a0_reg_5417_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [5]),
        .Q(rhs_V_reg_5422[5]),
        .R(1'b0));
  FDRE \a0_reg_5417_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [6]),
        .Q(rhs_V_reg_5422[6]),
        .R(1'b0));
  FDRE \a0_reg_5417_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [7]),
        .Q(rhs_V_reg_5422[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(FAST_t_opr_U0_ap_ready),
        .I1(gray_rows_V_channel_empty_n),
        .I2(threhold_channel_empty_n),
        .I3(FAST_t_opr_U0_ap_start),
        .I4(gray_cols_V_channel_empty_n),
        .I5(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\p_4_i_i_reg_529[8]_i_4_n_0 ),
        .O(FAST_t_opr_U0_ap_ready));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state16),
        .I1(gray_rows_V_channel_empty_n),
        .I2(threhold_channel_empty_n),
        .I3(FAST_t_opr_U0_ap_start),
        .I4(gray_cols_V_channel_empty_n),
        .I5(Q),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hBFBFBF00BFBFBFBF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ram_reg),
        .I2(ap_condition_94),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(p_36_in),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(p_36_in),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(core_buf_val_0_V_ce1),
        .I5(ap_enable_reg_pp0_iter11),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(p_33_in),
        .I1(\exitcond_reg_5496_reg[0]_i_2_n_1 ),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter12_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(ap_condition_94),
        .I3(ram_reg),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter12_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter12_i_1_n_0),
        .Q(ram_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_33_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F800000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_condition_94),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88B7447)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_4_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2 
       (.I0(a0_1_7_i_i_reg_6133[0]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[0]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3 
       (.I0(b0_1_7_i_i_reg_6139[0]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[0]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I3(tmp_109_2_i_i_reg_6127[1]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[1]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5 
       (.I0(a0_1_7_i_i_reg_6133[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[1]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEF1A10E5E0151)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5_n_0 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h050503FCFAFA03FC)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3 
       (.I0(b0_1_7_i_i_reg_6139[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_8_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4 
       (.I0(a0_1_7_i_i_reg_6133[2]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[2]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00011101FFFEEEFE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I4(b0_1_7_i_i_reg_6139[1]),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6 
       (.I0(a0_1_7_i_i_reg_6133[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[3]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7 
       (.I0(tmp_109_2_i_i_reg_6127[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_8 
       (.I0(tmp_109_2_i_i_reg_6127[2]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_4_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2 
       (.I0(a0_1_7_i_i_reg_6133[4]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[4]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5 
       (.I0(b0_1_7_i_i_reg_6139[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[3]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6 
       (.I0(b0_1_7_i_i_reg_6139[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[1]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7 
       (.I0(b0_1_7_i_i_reg_6139[2]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[2]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8 
       (.I0(b0_1_7_i_i_reg_6139[4]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[4]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_2_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_15 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_16 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_17 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_18 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I3(tmp_109_2_i_i_reg_6127[6]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_20 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_21 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_22 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_24 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_25 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_26 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_27 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_28 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_29 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3 
       (.I0(a0_1_7_i_i_reg_6133[6]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[6]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_30 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .I1(tmp_109_2_i_i_reg_6127[7]),
        .I2(tmp_109_2_i_i_reg_6127[6]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I1(tmp_109_2_i_i_reg_6127[5]),
        .I2(tmp_109_2_i_i_reg_6127[4]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I1(tmp_109_2_i_i_reg_6127[3]),
        .I2(tmp_109_2_i_i_reg_6127[2]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I1(tmp_109_2_i_i_reg_6127[1]),
        .I2(tmp_109_2_i_i_reg_6127[0]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_36 
       (.I0(tmp_109_2_i_i_reg_6127[7]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .I2(tmp_109_2_i_i_reg_6127[6]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_37 
       (.I0(tmp_109_2_i_i_reg_6127[5]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I2(tmp_109_2_i_i_reg_6127[4]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_38 
       (.I0(tmp_109_2_i_i_reg_6127[3]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I2(tmp_109_2_i_i_reg_6127[2]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_39 
       (.I0(tmp_109_2_i_i_reg_6127[1]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I2(tmp_109_2_i_i_reg_6127[0]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_7 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_8 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_9 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1 
       (.I0(ap_condition_94),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(ap_pipeline_reg_pp0_iter10_exitcond_reg_5496),
        .I3(ap_pipeline_reg_pp0_iter10_tmp_16_i_i_reg_5546),
        .I4(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I5(ap_pipeline_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5909),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_10 
       (.I0(tmp_109_2_i_i_reg_6127[6]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_100 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_101 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_105 
       (.I0(b0_1_7_i_i_reg_6139[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_16_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(tmp_109_2_i_i_reg_6127[6]),
        .I5(b0_1_7_i_i_reg_6139[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_106 
       (.I0(b0_1_7_i_i_reg_6139[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_129_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(tmp_109_2_i_i_reg_6127[4]),
        .I5(b0_1_7_i_i_reg_6139[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_107 
       (.I0(b0_1_7_i_i_reg_6139[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_130_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(tmp_109_2_i_i_reg_6127[2]),
        .I5(b0_1_7_i_i_reg_6139[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_108 
       (.I0(b0_1_7_i_i_reg_6139[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(tmp_109_2_i_i_reg_6127[0]),
        .I5(b0_1_7_i_i_reg_6139[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_109 
       (.I0(tmp_109_2_i_i_reg_6127[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .I3(b0_1_7_i_i_reg_6139[7]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_10_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_110 
       (.I0(tmp_109_2_i_i_reg_6127[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I3(b0_1_7_i_i_reg_6139[5]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_131_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_111 
       (.I0(tmp_109_2_i_i_reg_6127[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I3(b0_1_7_i_i_reg_6139[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_8_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_112 
       (.I0(tmp_109_2_i_i_reg_6127[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I3(b0_1_7_i_i_reg_6139[1]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_132_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_113 
       (.I0(a0_1_7_i_i_reg_6133[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_133_n_0 ),
        .I2(a0_1_7_i_i_reg_6133[6]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I5(tmp_94_2_i_i_reg_6121[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_114 
       (.I0(a0_1_7_i_i_reg_6133[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_134_n_0 ),
        .I2(a0_1_7_i_i_reg_6133[4]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I5(tmp_94_2_i_i_reg_6121[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_115 
       (.I0(a0_1_7_i_i_reg_6133[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_135_n_0 ),
        .I2(a0_1_7_i_i_reg_6133[2]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I5(tmp_94_2_i_i_reg_6121[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_116 
       (.I0(a0_1_7_i_i_reg_6133[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_136_n_0 ),
        .I2(a0_1_7_i_i_reg_6133[0]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I5(tmp_94_2_i_i_reg_6121[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_117 
       (.I0(tmp_94_2_i_i_reg_6121[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .I3(a0_1_7_i_i_reg_6133[7]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_137_n_0 ),
        .I5(a0_1_7_i_i_reg_6133[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_118 
       (.I0(tmp_94_2_i_i_reg_6121[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I3(a0_1_7_i_i_reg_6133[5]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_138_n_0 ),
        .I5(a0_1_7_i_i_reg_6133[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_119 
       (.I0(tmp_94_2_i_i_reg_6121[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I3(a0_1_7_i_i_reg_6133[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_139_n_0 ),
        .I5(a0_1_7_i_i_reg_6133[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h8888888BBBBBBBB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_12 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_120 
       (.I0(tmp_94_2_i_i_reg_6121[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I3(a0_1_7_i_i_reg_6133[1]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_140_n_0 ),
        .I5(a0_1_7_i_i_reg_6133[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_120_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_121 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .I1(tmp_94_2_i_i_reg_6121[7]),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .I3(tmp_94_2_i_i_reg_6121[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_122 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I1(tmp_94_2_i_i_reg_6121[5]),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .I3(tmp_94_2_i_i_reg_6121[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_123 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I1(tmp_94_2_i_i_reg_6121[3]),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .I3(tmp_94_2_i_i_reg_6121[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_124 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I1(tmp_94_2_i_i_reg_6121[1]),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .I3(tmp_94_2_i_i_reg_6121[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_125 
       (.I0(tmp_94_2_i_i_reg_6121[7]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .I2(tmp_94_2_i_i_reg_6121[6]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_126 
       (.I0(tmp_94_2_i_i_reg_6121[5]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I2(tmp_94_2_i_i_reg_6121[4]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_127 
       (.I0(tmp_94_2_i_i_reg_6121[3]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I2(tmp_94_2_i_i_reg_6121[2]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_128 
       (.I0(tmp_94_2_i_i_reg_6121[1]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .I2(tmp_94_2_i_i_reg_6121[0]),
        .I3(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_129 
       (.I0(tmp_109_2_i_i_reg_6127[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h888BBBB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_13 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_130 
       (.I0(tmp_109_2_i_i_reg_6127[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_130_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_131 
       (.I0(tmp_109_2_i_i_reg_6127[4]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_131_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_132 
       (.I0(tmp_109_2_i_i_reg_6127[0]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_132_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_133 
       (.I0(tmp_94_2_i_i_reg_6121[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_134 
       (.I0(tmp_94_2_i_i_reg_6121[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_134_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_135 
       (.I0(tmp_94_2_i_i_reg_6121[3]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_136 
       (.I0(tmp_94_2_i_i_reg_6121[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_137 
       (.I0(tmp_94_2_i_i_reg_6121[6]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_137_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_138 
       (.I0(tmp_94_2_i_i_reg_6121[4]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_138_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_139 
       (.I0(tmp_94_2_i_i_reg_6121[2]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_139_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_14 
       (.I0(a0_1_7_i_i_reg_6133[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[5]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_140 
       (.I0(tmp_94_2_i_i_reg_6121[0]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_15 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_21_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_16 
       (.I0(tmp_109_2_i_i_reg_6127[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_18 
       (.I0(b0_1_7_i_i_reg_6139[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_16_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_39_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_40_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE010101FE01)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_3_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_6_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_21 
       (.I0(b0_1_7_i_i_reg_6139[5]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[5]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_23 
       (.I0(b0_1_7_i_i_reg_6139[8]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I3(tmp_109_2_i_i_reg_6127[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_24 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_25 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_26 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_27 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_28 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_29 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_3 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_10_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_30 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_31 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_6_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_2_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hEB81A900)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_32 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_21_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_65_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_14_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_33 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_6_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB8FF0047B8470000)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_34 
       (.I0(b0_1_7_i_i_reg_6139[1]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5_n_0 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_35 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_6_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_2_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_36 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_66_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_3_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_37 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_67_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_4_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_3_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h56A600000000A959)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_38 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_5_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I3(b0_1_7_i_i_reg_6139[1]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_2_n_0 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_39 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I3(tmp_109_2_i_i_reg_6127[6]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_12_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_2_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_13_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_3_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_2_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_40 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_42 
       (.I0(tmp_94_2_i_i_reg_6121[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_43 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_44 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_45 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_46 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_48 
       (.I0(tmp_94_2_i_i_reg_6121[31]),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_14_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_15_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_53 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_54 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_55 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_57 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_58 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_59 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h050503FCFAFA03FC)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_6 
       (.I0(b0_1_7_i_i_reg_6139[6]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_10_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_16_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I5(b0_1_7_i_i_reg_6139[7]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_60 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_61 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_62 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_63 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_64 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEFE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_65 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_7_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I4(b0_1_7_i_i_reg_6139[1]),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA9595555A959)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_66 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_15_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I3(tmp_94_2_i_i_reg_6121[5]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I5(a0_1_7_i_i_reg_6133[5]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_67 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_5_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I3(tmp_94_2_i_i_reg_6121[3]),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I5(a0_1_7_i_i_reg_6133[3]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_69 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_70 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_71 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_72 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_74 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_75 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_76 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_77 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_78 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_79 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8 
       (.I0(a0_1_7_i_i_reg_6133[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[7]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_80 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_81 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_83 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_86 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[31]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_87 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_88 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_89 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_8_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_7_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_3_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_6_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_5_n_0 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_21_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_90 
       (.I0(tmp_109_2_i_i_reg_6127[31]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I3(b0_1_7_i_i_reg_6139[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_92 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_93 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_93_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_94 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_95 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ),
        .I2(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_97 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_98 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_99 
       (.I0(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .I1(tmp_94_2_i_i_reg_6121[31]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_1 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_2_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_3_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_4_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_5_n_0 ),
        .I4(ap_condition_1043),
        .I5(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00008882AAAA8882)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_2 
       (.I0(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_3_n_0 ),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_4_n_0 ),
        .I2(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_9_n_0 ),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_5_n_0 ),
        .I4(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 ),
        .I5(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_8_n_0 ),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_3 
       (.I0(ap_pipeline_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5909),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter10_tmp_16_i_i_reg_5546),
        .I3(ap_pipeline_reg_pp0_iter10_exitcond_reg_5496),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_4 
       (.I0(b0_1_7_i_i_reg_6139[7]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[7]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_5 
       (.I0(b0_1_7_i_i_reg_6139[6]),
        .I1(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ),
        .I2(tmp_109_2_i_i_reg_6127[6]),
        .I3(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .O(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_5_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_24_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_25_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_26_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_27_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_28_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_29_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_30_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_31_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23 
       (.CI(1'b0),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_32_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_33_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_34_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_35_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_36_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_37_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_38_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_39_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_6_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_7_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_8_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_9_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_10_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_11_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_12_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_13_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_14_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_15_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_16_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_17_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_18_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[6]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_19_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_20_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_21_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]_i_22_n_0 }));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1043),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_2_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]),
        .R(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_1_n_0 ));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_23_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_24_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_25_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_26_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_11_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_27_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_28_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_29_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_30_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_31_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_32_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_33_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_34_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_35_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_36_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_37_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_38_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_42_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_19_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_43_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_44_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_45_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_46_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_48_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_49_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_50_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_51_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_20_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_52_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_53_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_54_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_55_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_57_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_58_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_59_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_60_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_61_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_62_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_63_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_64_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_41_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_69_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_70_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_71_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_72_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_74_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_75_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_76_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_77_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_47_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_78_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_79_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_80_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_81_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_83_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_84_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_85_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_86_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_56_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_87_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_88_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_89_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_90_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_68_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_92_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_93_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_94_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_95_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_17_n_0 ),
        .CO({\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_CO_UNCONNECTED [3:1],\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_18_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73 
       (.CI(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_0 ),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_97_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_98_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_99_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_100_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_73_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_101_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_102_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_103_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_104_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82 
       (.CI(1'b0),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_105_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_106_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_107_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_108_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_82_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_109_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_110_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_111_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_112_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91 
       (.CI(1'b0),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_113_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_114_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_115_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_116_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_91_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_117_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_118_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_119_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_120_n_0 }));
  CARRY4 \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96 
       (.CI(1'b0),
        .CO({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_1 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_2 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_121_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_122_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_123_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_124_n_0 }),
        .O(\NLW_ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[7]_i_96_O_UNCONNECTED [3:0]),
        .S({\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_125_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_126_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_127_n_0 ,\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]_i_128_n_0 }));
  FDRE \ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]_i_1_n_0 ),
        .Q(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter9_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter10_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5909),
        .Q(ap_pipeline_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter10_or_cond4_i_i_reg_5550_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter10_or_cond4_i_i_reg_5550_reg[0]_srl9 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter10_or_cond4_i_i_reg_5550_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_or_cond4_i_i_reg_5550),
        .Q(\ap_pipeline_reg_pp0_iter10_or_cond4_i_i_reg_5550_reg[0]_srl9_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter10_or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter9_or_cond_i_i_reg_5505),
        .Q(ap_pipeline_reg_pp0_iter10_or_cond_i_i_reg_5505),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[0]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[1]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[2]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[3]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[4]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[5]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[6]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[7]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[8]_srl8_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[0]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[1]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[2]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[3]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[4]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[5]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[6]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[7]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[8]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter10_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter9_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter10_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter11_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter10_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter11_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter10_or_cond4_i_i_reg_5550_reg[0]_srl9_n_0 ),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter10_or_cond_i_i_reg_5505),
        .Q(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\exitcond_reg_5496_reg_n_0_[0] ),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_or_cond4_i_i_reg_5550_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(or_cond4_i_i_reg_5550),
        .Q(ap_pipeline_reg_pp0_iter1_or_cond4_i_i_reg_5550),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(or_cond_i_i_reg_5505),
        .Q(ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_5505),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[2] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[3] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[4] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[5] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[6] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[7] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\p_4_i_i_reg_529_reg_n_0_[8] ),
        .Q(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter1_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter2_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter1_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter2_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter2_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter3_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_not_or_cond11_i_i_reg_5857_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(not_or_cond11_i_i_reg_5857),
        .Q(ap_pipeline_reg_pp0_iter3_not_or_cond11_i_i_reg_5857),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_or_cond10_i_i_reg_5814_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(or_cond10_i_i_reg_5814),
        .Q(ap_pipeline_reg_pp0_iter3_or_cond10_i_i_reg_5814),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_or_cond5_i_i_reg_5738_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(or_cond5_i_i_reg_5738),
        .Q(ap_pipeline_reg_pp0_iter3_or_cond5_i_i_reg_5738),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_or_cond7_i_i_reg_5769_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(or_cond7_i_i_reg_5769),
        .Q(ap_pipeline_reg_pp0_iter3_or_cond7_i_i_reg_5769),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_or_cond8_i_i_reg_5784_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(or_cond8_i_i_reg_5784),
        .Q(ap_pipeline_reg_pp0_iter3_or_cond8_i_i_reg_5784),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_or_cond9_i_i_reg_5799_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(or_cond9_i_i_reg_5799),
        .Q(ap_pipeline_reg_pp0_iter3_or_cond9_i_i_reg_5799),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_1_i_i_reg_5577[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_2_i_i_reg_5595[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_3_i_i_reg_5619[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_4_i_i_reg_5644[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_5_i_i_reg_5673[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_1_i_i_reg_5586[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_2_i_i_reg_5604[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_3_i_i_reg_5628[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_4_i_i_reg_5653[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_5_i_i_reg_5682[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_6_i_i_reg_5702[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_7_i_i_reg_5722[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_6_i_i_reg_5563[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_8_i_i_reg_5713[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_83_reg_5693[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[0]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[1]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[2]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[3]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[4]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[5]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[6]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[7]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(r_V_i_i_reg_5554[8]),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter2_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_64_1_not_i_i_reg_5744_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_64_1_not_i_i_reg_5744),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_64_1_not_i_i_reg_5744),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_64_2_not_i_i_reg_5759_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_64_2_not_i_i_reg_5759),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_64_2_not_i_i_reg_5759),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_64_3_not_i_i_reg_5774_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_64_3_not_i_i_reg_5774),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_64_3_not_i_i_reg_5774),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_64_4_not_i_i_reg_5789_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_64_4_not_i_i_reg_5789),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_64_4_not_i_i_reg_5789),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_64_5_not_i_i_reg_5804_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_64_5_not_i_i_reg_5804),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_64_5_not_i_i_reg_5804),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_66_1_i_i_reg_5749_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_66_1_i_i_reg_5749),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_66_1_i_i_reg_5749),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_66_2_i_i_reg_5764_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_66_2_i_i_reg_5764),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_66_2_i_i_reg_5764),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_66_3_i_i_reg_5779_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_66_3_i_i_reg_5779),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_66_3_i_i_reg_5779),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_66_4_i_i_reg_5794_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_66_4_i_i_reg_5794),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_66_4_i_i_reg_5794),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_tmp_66_5_i_i_reg_5809_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_66_5_i_i_reg_5809),
        .Q(ap_pipeline_reg_pp0_iter3_tmp_66_5_i_i_reg_5809),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter4_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[0]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[1]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[2]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[3]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[4]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[5]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[6]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[7]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_3_i_i_reg_5628[8]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[0]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[1]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[2]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[3]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[4]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[5]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[6]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[7]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_4_i_i_reg_5653[8]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[0]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[1]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[2]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[3]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[4]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[5]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[6]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[7]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_5_i_i_reg_5682[8]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[0]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[1]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[2]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[3]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[4]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[5]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[6]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[7]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_6_i_i_reg_5702[8]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[0]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[1]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[2]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[3]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[4]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[5]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[6]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[7]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_7_i_i_reg_5722[8]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[0]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[1]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[2]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[3]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[4]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[5]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[6]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[7]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_reg_5554[8]),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter4_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter3_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter4_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter5_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(iscorner_2_i_16_i_i_reg_5909),
        .Q(ap_pipeline_reg_pp0_iter5_iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_or_cond_i_i_reg_5505_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_or_cond_i_i_reg_5505_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_or_cond_i_i_reg_5505_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_5505),
        .Q(\ap_pipeline_reg_pp0_iter5_or_cond_i_i_reg_5505_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[0]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[0]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[1]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[2]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[2]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[3]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[3]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[4]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[4]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[5]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[5]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[6]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[6]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[7]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[7]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[8]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595[8]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[0]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[0]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[1]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[2]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[2]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[3]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[3]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[4]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[4]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[5]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[5]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[6]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[6]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[7]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[7]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[8]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586[8]),
        .Q(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[8]_srl2_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[0]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[1]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[2]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[3]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[4]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[5]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[6]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[7]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628[8]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[0]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[1]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[2]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[3]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[4]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[5]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[6]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[7]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554[8]),
        .Q(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter5_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter4_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter5_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter6_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_iscorner_2_i_16_i_i_reg_5909),
        .Q(ap_pipeline_reg_pp0_iter6_iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_or_cond_i_i_reg_5505_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_or_cond_i_i_reg_5505_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_or_cond_i_i_reg_5505),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[0]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[1]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[2]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[3]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[4]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[5]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[6]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[7]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_2_i_i_reg_5595_reg[8]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[0]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[0]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[1]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[1]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[2]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[2]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[3]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[3]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[4]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[4]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[5]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[5]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[6]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[6]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[7]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[7]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[8]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644[8]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[8]_srl3_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[0]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[1]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[2]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[3]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[4]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[5]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[6]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[7]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter5_r_V_6_1_i_i_reg_5586_reg[8]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[0]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[1]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[2]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[3]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[4]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[5]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[6]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[7]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_6_3_i_i_reg_5628[8]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[0]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[0]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[1]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[1]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[2]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[2]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[3]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[3]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[4]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[4]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[5]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[5]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[6]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[6]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[7]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[7]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[8]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682[8]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[0]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[0]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[1]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[1]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[2]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[2]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[3]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[3]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[4]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[4]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[5]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[5]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[6]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[6]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[7]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[7]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[8]_srl2 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722[8]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[0]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[0]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[1]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[1]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[2]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[2]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[3]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[3]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[4]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[4]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[5]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[5]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[6]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[6]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[7]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[7]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[8]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693[8]),
        .Q(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[8]_srl3_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[0]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[1]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[2]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[3]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[4]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[5]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[6]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[7]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_r_V_i_i_reg_5554[8]),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter5_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter6_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter7_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter6_iscorner_2_i_16_i_i_reg_5909),
        .Q(ap_pipeline_reg_pp0_iter7_iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter6_or_cond_i_i_reg_5505),
        .Q(ap_pipeline_reg_pp0_iter7_or_cond_i_i_reg_5505),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[0]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[1]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[1]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[2]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[3]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[4]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[5]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[6]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[6]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[7]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[7]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[8]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577[8]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[0]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[1]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[1]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[2]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[3]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[4]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[5]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[6]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[6]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[7]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[7]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[8]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619[8]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[8]_srl4_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[0]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[1]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[2]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[3]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[4]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[5]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[6]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[7]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_4_i_i_reg_5644_reg[8]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[0]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[1]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[1]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[2]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[3]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[4]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[5]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[6]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[6]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[7]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[7]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[8]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604[8]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[8]_srl4_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[0]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[1]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[2]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[3]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[4]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[5]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[6]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[7]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_5_i_i_reg_5682_reg[8]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[0]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[1]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[2]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[3]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[4]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[5]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[6]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[7]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_6_7_i_i_reg_5722_reg[8]_srl2_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[0]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[1]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[1]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[2]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[3]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[4]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[5]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[6]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[6]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[7]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[7]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[8]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563[8]),
        .Q(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[8]_srl4_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[0]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[1]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[2]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[3]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[4]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[5]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[6]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[7]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter6_r_V_i_i_83_reg_5693_reg[8]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter7_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter6_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter7_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter7_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter8_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter7_iscorner_2_i_16_i_i_reg_5909),
        .Q(ap_pipeline_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter7_or_cond_i_i_reg_5505),
        .Q(ap_pipeline_reg_pp0_iter8_or_cond_i_i_reg_5505),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[1]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[2]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[3]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[4]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[5]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[6]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[7]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_1_i_i_reg_5577_reg[8]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[1]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[2]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[3]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[4]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[5]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[6]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[7]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_3_i_i_reg_5619_reg[8]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[0]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[1]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[1]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[2]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[2]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[3]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[3]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[4]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[4]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[5]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[5]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[6]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[6]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[7]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[7]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[8]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673[8]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[8]_srl5_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[1]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[2]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[3]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[4]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[5]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[6]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[7]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_2_i_i_reg_5604_reg[8]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[0]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[1]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[1]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[2]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[3]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[4]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[5]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[6]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[6]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[7]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[7]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[8]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653[8]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[0]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[1]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[1]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[2]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[2]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[3]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[3]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[4]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[4]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[5]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[5]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[6]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[6]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[7]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[7]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[8]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702[8]),
        .Q(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[8]_srl4_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[1]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[2]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[3]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[4]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[5]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[6]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[7]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter7_r_V_6_i_i_reg_5563_reg[8]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[0]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[1]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[2]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[31]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[31]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[3]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[4]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[5]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[6]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_2_i_i_reg_6010[7]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[0]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[1]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[2]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[31]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[31]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[3]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[4]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[5]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[6]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_108_4_i_i_reg_6020[7]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter7_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[0]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[1]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[2]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[31]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[31]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[3]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[4]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[5]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[6]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_2_i_i_reg_6005[7]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[0]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[1]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[2]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[31]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[31]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[3]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[4]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[5]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[6]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_93_4_i_i_reg_6015[7]),
        .Q(ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter8_exitcond_reg_5496),
        .Q(ap_pipeline_reg_pp0_iter9_exitcond_reg_5496),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5909),
        .Q(ap_pipeline_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter8_or_cond_i_i_reg_5505),
        .Q(ap_pipeline_reg_pp0_iter9_or_cond_i_i_reg_5505),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[0]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[0]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[0]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[1]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[1]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[1]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[2]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[2]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[2]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[3]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[3]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[3]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[4]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[4]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[4]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[5]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[5]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[5]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[6]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[6]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[6]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[7]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[7]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[7]_srl8_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[8]_srl8 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_p_4_i_i_reg_529[8]),
        .Q(\ap_pipeline_reg_pp0_iter9_p_4_i_i_reg_529_reg[8]_srl8_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[0]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[1]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[2]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[3]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[4]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[5]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[6]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[7]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_5_i_i_reg_5673_reg[8]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[1]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[2]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[3]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[4]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[5]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[6]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[7]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_4_i_i_reg_5653_reg[8]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[1]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[2]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[3]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[4]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[5]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[6]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[7]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(\ap_pipeline_reg_pp0_iter8_r_V_6_6_i_i_reg_5702_reg[8]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[0]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[0]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[1]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[1]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[2]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[2]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[3]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[3]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[4]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[4]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[5]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[5]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[6]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[6]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[7]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[7]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[8]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_94),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713[8]),
        .Q(\ap_pipeline_reg_pp0_iter9_r_V_8_i_i_reg_5713_reg[8]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter9_tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(ap_pipeline_reg_pp0_iter8_tmp_16_i_i_reg_5546),
        .Q(ap_pipeline_reg_pp0_iter9_tmp_16_i_i_reg_5546),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \b0_1_5_i_i_reg_6105[8]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter8_exitcond_reg_5496),
        .I3(ap_pipeline_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5909),
        .I4(ap_pipeline_reg_pp0_iter8_or_cond_i_i_reg_5505),
        .I5(ap_pipeline_reg_pp0_iter8_tmp_16_i_i_reg_5546),
        .O(a0_1_5_i_i_reg_60890));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_120 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_121 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_122 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_123 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_124 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_125 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_125_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_126 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_127 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_177 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_177_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_178 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_178_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_179 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_179_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_180 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_180_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_181 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_182 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_182_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_183 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_183_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_184 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_184_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_223 
       (.I0(flag_d_max8_7_3_reg_6079[7]),
        .I1(flag_d_max8_7_2_reg_6073[7]),
        .I2(flag_d_max8_7_3_reg_6079[6]),
        .I3(flag_d_max8_7_2_reg_6073[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_224 
       (.I0(flag_d_max8_7_3_reg_6079[5]),
        .I1(flag_d_max8_7_2_reg_6073[5]),
        .I2(flag_d_max8_7_3_reg_6079[4]),
        .I3(flag_d_max8_7_2_reg_6073[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_225 
       (.I0(flag_d_max8_7_3_reg_6079[3]),
        .I1(flag_d_max8_7_2_reg_6073[3]),
        .I2(flag_d_max8_7_3_reg_6079[2]),
        .I3(flag_d_max8_7_2_reg_6073[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_226 
       (.I0(flag_d_max8_7_3_reg_6079[1]),
        .I1(flag_d_max8_7_2_reg_6073[1]),
        .I2(flag_d_max8_7_3_reg_6079[0]),
        .I3(flag_d_max8_7_2_reg_6073[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_227 
       (.I0(flag_d_max8_7_2_reg_6073[7]),
        .I1(flag_d_max8_7_3_reg_6079[7]),
        .I2(flag_d_max8_7_2_reg_6073[6]),
        .I3(flag_d_max8_7_3_reg_6079[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_228 
       (.I0(flag_d_max8_7_2_reg_6073[5]),
        .I1(flag_d_max8_7_3_reg_6079[5]),
        .I2(flag_d_max8_7_2_reg_6073[4]),
        .I3(flag_d_max8_7_3_reg_6079[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_229 
       (.I0(flag_d_max8_7_2_reg_6073[3]),
        .I1(flag_d_max8_7_3_reg_6079[3]),
        .I2(flag_d_max8_7_2_reg_6073[2]),
        .I3(flag_d_max8_7_3_reg_6079[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_230 
       (.I0(flag_d_max8_7_2_reg_6073[1]),
        .I1(flag_d_max8_7_3_reg_6079[1]),
        .I2(flag_d_max8_7_2_reg_6073[0]),
        .I3(flag_d_max8_7_3_reg_6079[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_230_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_256 
       (.I0(flag_d_max8_7_2_reg_6073[7]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[7]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_256_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_257 
       (.I0(flag_d_max8_7_2_reg_6073[6]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_257_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_258 
       (.I0(flag_d_max8_7_2_reg_6073[5]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[5]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_258_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_259 
       (.I0(flag_d_max8_7_2_reg_6073[4]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_259_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_260 
       (.I0(flag_d_max8_7_2_reg_6073[3]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[3]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_260_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_261 
       (.I0(flag_d_max8_7_2_reg_6073[2]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_261_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_262 
       (.I0(flag_d_max8_7_2_reg_6073[1]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[1]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_262_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_263 
       (.I0(flag_d_max8_7_2_reg_6073[0]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_7_3_reg_6079[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_263_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_67 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_68 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_69 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_70 
       (.I0(tmp_50_reg_6084),
        .I1(flag_d_max8_7_2_reg_6073[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_71 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_72 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_73 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_74 
       (.I0(flag_d_max8_7_2_reg_6073[8]),
        .I1(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_74_n_0 ));
  FDRE \b0_1_5_i_i_reg_6105_reg[0] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[0]),
        .Q(b0_1_5_i_i_reg_6105[0]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[1] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[1]),
        .Q(b0_1_5_i_i_reg_6105[1]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[2] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[2]),
        .Q(b0_1_5_i_i_reg_6105[2]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[3] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[3]),
        .Q(b0_1_5_i_i_reg_6105[3]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[4] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[4]),
        .Q(b0_1_5_i_i_reg_6105[4]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[5] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[5]),
        .Q(b0_1_5_i_i_reg_6105[5]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[6] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[6]),
        .Q(b0_1_5_i_i_reg_6105[6]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[7] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[7]),
        .Q(b0_1_5_i_i_reg_6105[7]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_6105_reg[8] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(b0_1_5_i_i_fu_4491_p3[8]),
        .Q(b0_1_5_i_i_reg_6105[8]),
        .R(1'b0));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_119 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_176_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_119_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_119_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_119_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_177_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_178_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_179_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_180_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_119_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_181_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_182_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_183_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_184_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_176 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_176_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_176_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_176_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_176_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_223_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_224_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_225_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_226_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_176_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_227_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_228_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_229_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_230_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_27 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_66_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_67_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_68_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_69_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_70_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_27_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_71_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_72_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_73_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_74_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_66 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_119_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_66_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_66_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_66_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_120_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_121_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_122_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_123_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_66_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_124_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_125_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_126_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_127_n_0 }));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \b0_1_7_i_i_reg_6139[8]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter9_or_cond_i_i_reg_5505),
        .I1(ap_pipeline_reg_pp0_iter9_exitcond_reg_5496),
        .I2(ap_pipeline_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5909),
        .I3(ap_pipeline_reg_pp0_iter9_tmp_16_i_i_reg_5546),
        .I4(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I5(ap_condition_94),
        .O(a0_1_7_i_i_reg_61330));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_120 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_121 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_122 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_123 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_124 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_125 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_125_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_126 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_127 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_177 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_177_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_178 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_178_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_179 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_179_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_180 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_180_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_181 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_182 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_182_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_183 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_183_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_184 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_184_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_219 
       (.I0(tmp_122_5_i_i_reg_6111[6]),
        .I1(b0_1_5_i_i_reg_6105[6]),
        .I2(b0_1_5_i_i_reg_6105[7]),
        .I3(tmp_122_5_i_i_reg_6111[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_220 
       (.I0(tmp_122_5_i_i_reg_6111[4]),
        .I1(b0_1_5_i_i_reg_6105[4]),
        .I2(b0_1_5_i_i_reg_6105[5]),
        .I3(tmp_122_5_i_i_reg_6111[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_221 
       (.I0(tmp_122_5_i_i_reg_6111[2]),
        .I1(b0_1_5_i_i_reg_6105[2]),
        .I2(b0_1_5_i_i_reg_6105[3]),
        .I3(tmp_122_5_i_i_reg_6111[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_222 
       (.I0(tmp_122_5_i_i_reg_6111[0]),
        .I1(b0_1_5_i_i_reg_6105[0]),
        .I2(b0_1_5_i_i_reg_6105[1]),
        .I3(tmp_122_5_i_i_reg_6111[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_223 
       (.I0(tmp_122_5_i_i_reg_6111[6]),
        .I1(b0_1_5_i_i_reg_6105[6]),
        .I2(tmp_122_5_i_i_reg_6111[7]),
        .I3(b0_1_5_i_i_reg_6105[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_224 
       (.I0(tmp_122_5_i_i_reg_6111[4]),
        .I1(b0_1_5_i_i_reg_6105[4]),
        .I2(tmp_122_5_i_i_reg_6111[5]),
        .I3(b0_1_5_i_i_reg_6105[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_225 
       (.I0(tmp_122_5_i_i_reg_6111[2]),
        .I1(b0_1_5_i_i_reg_6105[2]),
        .I2(tmp_122_5_i_i_reg_6111[3]),
        .I3(b0_1_5_i_i_reg_6105[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_226 
       (.I0(tmp_122_5_i_i_reg_6111[0]),
        .I1(b0_1_5_i_i_reg_6105[0]),
        .I2(tmp_122_5_i_i_reg_6111[1]),
        .I3(b0_1_5_i_i_reg_6105[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_226_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_260 
       (.I0(b0_1_5_i_i_reg_6105[6]),
        .I1(tmp_122_5_i_i_reg_6111[6]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_261 
       (.I0(b0_1_5_i_i_reg_6105[7]),
        .I1(tmp_122_5_i_i_reg_6111[7]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_262 
       (.I0(b0_1_5_i_i_reg_6105[4]),
        .I1(tmp_122_5_i_i_reg_6111[4]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_263 
       (.I0(b0_1_5_i_i_reg_6105[5]),
        .I1(tmp_122_5_i_i_reg_6111[5]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_264 
       (.I0(b0_1_5_i_i_reg_6105[2]),
        .I1(tmp_122_5_i_i_reg_6111[2]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_265 
       (.I0(b0_1_5_i_i_reg_6105[3]),
        .I1(tmp_122_5_i_i_reg_6111[3]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_266 
       (.I0(b0_1_5_i_i_reg_6105[0]),
        .I1(tmp_122_5_i_i_reg_6111[0]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_267 
       (.I0(b0_1_5_i_i_reg_6105[1]),
        .I1(tmp_122_5_i_i_reg_6111[1]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .O(b0_1_5_tmp_122_5_cas_fu_4662_p1[1]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_67 
       (.I0(tmp_54_reg_6116),
        .I1(b0_1_5_i_i_reg_6105[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_68 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_69 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_70 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_71 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_72 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_73 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_74 
       (.I0(b0_1_5_i_i_reg_6105[8]),
        .I1(tmp_54_reg_6116),
        .O(\b0_1_7_i_i_reg_6139[8]_i_74_n_0 ));
  FDRE \b0_1_7_i_i_reg_6139_reg[0] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[0]),
        .Q(b0_1_7_i_i_reg_6139[0]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[1] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[1]),
        .Q(b0_1_7_i_i_reg_6139[1]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[2] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[2]),
        .Q(b0_1_7_i_i_reg_6139[2]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[3] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[3]),
        .Q(b0_1_7_i_i_reg_6139[3]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[4] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[4]),
        .Q(b0_1_7_i_i_reg_6139[4]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[5] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[5]),
        .Q(b0_1_7_i_i_reg_6139[5]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[6] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[6]),
        .Q(b0_1_7_i_i_reg_6139[6]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[7] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[7]),
        .Q(b0_1_7_i_i_reg_6139[7]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_6139_reg[8] 
       (.C(ap_clk),
        .CE(a0_1_7_i_i_reg_61330),
        .D(b0_1_7_i_i_fu_4762_p3[8]),
        .Q(b0_1_7_i_i_reg_6139[8]),
        .R(1'b0));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_119 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_176_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_119_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_119_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_119_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_177_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_178_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_179_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_180_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_119_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_181_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_182_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_183_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_184_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_176 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_176_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_176_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_176_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_176_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_219_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_220_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_221_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_222_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_176_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_223_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_224_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_225_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_226_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_27 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_66_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_67_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_68_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_69_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_70_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_27_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_71_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_72_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_73_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_74_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_66 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_119_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_66_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_66_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_66_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_120_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_121_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_122_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_123_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_66_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_124_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_125_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_126_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_127_n_0 }));
  FDRE \b0_reg_5463_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7] [0]),
        .Q(b0_reg_5463[0]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[0] ),
        .Q(b0_reg_5463[1]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[1] ),
        .Q(b0_reg_5463[2]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[31] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[7]_0 ),
        .Q(b0_reg_5463[31]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[2] ),
        .Q(b0_reg_5463[3]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[3] ),
        .Q(b0_reg_5463[4]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[4] ),
        .Q(b0_reg_5463[5]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[6] ),
        .Q(b0_reg_5463[6]),
        .R(1'b0));
  FDRE \b0_reg_5463_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_threhold_reg[6]_0 ),
        .Q(b0_reg_5463[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM core_buf_val_0_V_U
       (.ADDRBWRADDR(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529),
        .CO(tmp_125_2_i_i_fu_4943_p2),
        .DOBDO(core_buf_val_0_V_q0),
        .E(core_buf_val_0_V_we1),
        .Q(core_buf_val_1_V_ad_reg_6151),
        .WEA(core_buf_val_0_V_ce1),
        .ap_clk(ap_clk),
        .ap_condition_1043(ap_condition_1043),
        .ap_enable_reg_pp0_iter12_reg(ram_reg),
        .ap_pipeline_reg_pp0_iter11_exitcond_reg_5496(ap_pipeline_reg_pp0_iter11_exitcond_reg_5496),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (ap_condition_94),
        .\core_win_val_1_V_1_fu_148_reg[10] ({core_win_val_1_V_1_fu_148[10],core_win_val_1_V_1_fu_148[7:0]}),
        .ram_reg(core_buf_val_1_V_q0));
  LUT2 #(
    .INIT(4'h2)) 
    \core_buf_val_0_V_ad_reg_6145[8]_i_1 
       (.I0(ap_condition_94),
        .I1(ap_pipeline_reg_pp0_iter10_exitcond_reg_5496),
        .O(core_buf_val_0_V_ad_reg_61450));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[0]),
        .Q(core_buf_val_1_V_ad_reg_6151[0]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[1]),
        .Q(core_buf_val_1_V_ad_reg_6151[1]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[2]),
        .Q(core_buf_val_1_V_ad_reg_6151[2]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[3]),
        .Q(core_buf_val_1_V_ad_reg_6151[3]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[4]),
        .Q(core_buf_val_1_V_ad_reg_6151[4]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[5]),
        .Q(core_buf_val_1_V_ad_reg_6151[5]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[6]),
        .Q(core_buf_val_1_V_ad_reg_6151[6]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[7]),
        .Q(core_buf_val_1_V_ad_reg_6151[7]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_6145_reg[8] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_ad_reg_61450),
        .D(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[8]),
        .Q(core_buf_val_1_V_ad_reg_6151[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM_0 core_buf_val_1_V_U
       (.ADDRBWRADDR(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529),
        .CO(tmp_28_i_i_fu_4973_p2),
        .D(core_win_val_2_V_2_fu_4913_p3),
        .Q(core_buf_val_1_V_ad_reg_6151),
        .WEA(core_buf_val_0_V_ce1),
        .ap_clk(ap_clk),
        .ap_condition_1043(ap_condition_1043),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter12_reg(ram_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter3_reg(ap_condition_94),
        .ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (ap_enable_reg_pp0_iter3_reg_0),
        .ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .\core_win_val_1_V_1_fu_148_reg[10] ({core_win_val_1_V_1_fu_148[10],core_win_val_1_V_1_fu_148[7:0]}),
        .\exitcond_reg_5496_reg[0] (\exitcond_reg_5496_reg_n_0_[0] ),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .or_cond_i_i_reg_5505(or_cond_i_i_reg_5505),
        .ram_reg(core_buf_val_1_V_q0));
  FDRE \core_win_val_0_V_0_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[0]),
        .Q(core_win_val_0_V_0_fu_160[0]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[10] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[10]),
        .Q(core_win_val_0_V_0_fu_160[10]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[1]),
        .Q(core_win_val_0_V_0_fu_160[1]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[2]),
        .Q(core_win_val_0_V_0_fu_160[2]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[3]),
        .Q(core_win_val_0_V_0_fu_160[3]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[4]),
        .Q(core_win_val_0_V_0_fu_160[4]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[5]),
        .Q(core_win_val_0_V_0_fu_160[5]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[6]),
        .Q(core_win_val_0_V_0_fu_160[6]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_156[7]),
        .Q(core_win_val_0_V_0_fu_160[7]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[0]),
        .Q(core_win_val_0_V_1_fu_156[0]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[8]),
        .Q(core_win_val_0_V_1_fu_156[10]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[1]),
        .Q(core_win_val_0_V_1_fu_156[1]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[2]),
        .Q(core_win_val_0_V_1_fu_156[2]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[3]),
        .Q(core_win_val_0_V_1_fu_156[3]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[4]),
        .Q(core_win_val_0_V_1_fu_156[4]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[5]),
        .Q(core_win_val_0_V_1_fu_156[5]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[6]),
        .Q(core_win_val_0_V_1_fu_156[6]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[7]),
        .Q(core_win_val_0_V_1_fu_156[7]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[0]),
        .Q(core_win_val_1_V_0_fu_152[0]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[10] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[10]),
        .Q(core_win_val_1_V_0_fu_152[10]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[1]),
        .Q(core_win_val_1_V_0_fu_152[1]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[2]),
        .Q(core_win_val_1_V_0_fu_152[2]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[3]),
        .Q(core_win_val_1_V_0_fu_152[3]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[4]),
        .Q(core_win_val_1_V_0_fu_152[4]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[5]),
        .Q(core_win_val_1_V_0_fu_152[5]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[6]),
        .Q(core_win_val_1_V_0_fu_152[6]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_148[7]),
        .Q(core_win_val_1_V_0_fu_152[7]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[0]),
        .Q(core_win_val_1_V_1_fu_148[0]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[8]),
        .Q(core_win_val_1_V_1_fu_148[10]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[1]),
        .Q(core_win_val_1_V_1_fu_148[1]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[2]),
        .Q(core_win_val_1_V_1_fu_148[2]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[3]),
        .Q(core_win_val_1_V_1_fu_148[3]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[4]),
        .Q(core_win_val_1_V_1_fu_148[4]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[5]),
        .Q(core_win_val_1_V_1_fu_148[5]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[6]),
        .Q(core_win_val_1_V_1_fu_148[6]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[7]),
        .Q(core_win_val_1_V_1_fu_148[7]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[0]),
        .Q(core_win_val_2_V_0_fu_144[0]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[10]),
        .Q(core_win_val_2_V_0_fu_144[10]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[1]),
        .Q(core_win_val_2_V_0_fu_144[1]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[2]),
        .Q(core_win_val_2_V_0_fu_144[2]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[3]),
        .Q(core_win_val_2_V_0_fu_144[3]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[4]),
        .Q(core_win_val_2_V_0_fu_144[4]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[5]),
        .Q(core_win_val_2_V_0_fu_144[5]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[6]),
        .Q(core_win_val_2_V_0_fu_144[6]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_1_fu_140[7]),
        .Q(core_win_val_2_V_0_fu_144[7]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[0]),
        .Q(core_win_val_2_V_1_fu_140[0]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[8]),
        .Q(core_win_val_2_V_1_fu_140[10]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[1]),
        .Q(core_win_val_2_V_1_fu_140[1]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[2]),
        .Q(core_win_val_2_V_1_fu_140[2]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[3]),
        .Q(core_win_val_2_V_1_fu_140[3]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[4]),
        .Q(core_win_val_2_V_1_fu_140[4]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[5]),
        .Q(core_win_val_2_V_1_fu_140[5]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[6]),
        .Q(core_win_val_2_V_1_fu_140[6]),
        .R(1'b0));
  FDRE \core_win_val_2_V_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_2_V_2_fu_4913_p3[7]),
        .Q(core_win_val_2_V_1_fu_140[7]),
        .R(1'b0));
  FDRE \count_1_i_10_i_i_reg_5883_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(\count_1_i_11_i_i_reg_5888[0]_i_1_n_0 ),
        .Q(count_1_i_10_i_i_reg_5883[0]),
        .R(1'b0));
  FDRE \count_1_i_10_i_i_reg_5883_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(count_1_i_10_i_i_fu_2428_p3[1]),
        .Q(count_1_i_10_i_i_reg_5883[1]),
        .R(1'b0));
  FDRE \count_1_i_10_i_i_reg_5883_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(count_1_i_10_i_i_fu_2428_p3[2]),
        .Q(count_1_i_10_i_i_reg_5883[2]),
        .R(1'b0));
  FDRE \count_1_i_10_i_i_reg_5883_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(count_1_i_10_i_i_fu_2428_p3[3]),
        .Q(count_1_i_10_i_i_reg_5883[3]),
        .R(1'b0));
  FDRE \count_1_i_10_i_i_reg_5883_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(\count_1_i_11_i_i_reg_5888[4]_i_3_n_0 ),
        .Q(count_1_i_10_i_i_reg_5883[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h11105555)) 
    \count_1_i_11_i_i_reg_5888[0]_i_1 
       (.I0(or_cond5_i_i_reg_5738),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[0]_i_2_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888[0]_i_3_n_0 ),
        .I4(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h00009888)) 
    \count_1_i_11_i_i_reg_5888[0]_i_2 
       (.I0(tmp_65_4_i_i_reg_5662),
        .I1(tmp_65_5_i_i_fu_1959_p2),
        .I2(tmp_67_5_i_i_fu_1963_p2),
        .I3(tmp_67_4_i_i_reg_5668),
        .I4(\tmp9_reg_5899[0]_i_5_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0FF7)) 
    \count_1_i_11_i_i_reg_5888[0]_i_3 
       (.I0(tmp_67_6_i_i_fu_1993_p2),
        .I1(tmp_67_5_i_i_fu_1963_p2),
        .I2(tmp_65_6_i_i_fu_1989_p2),
        .I3(tmp_65_5_i_i_fu_1959_p2),
        .O(\count_1_i_11_i_i_reg_5888[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \count_1_i_11_i_i_reg_5888[1]_i_1 
       (.I0(\count_1_i_11_i_i_reg_5888[1]_i_2_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .I2(or_cond5_i_i_reg_5738),
        .O(count_1_i_10_i_i_fu_2428_p3[1]));
  LUT6 #(
    .INIT(64'h0000000055000040)) 
    \count_1_i_11_i_i_reg_5888[1]_i_2 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I1(tmp_67_6_i_i_fu_1993_p2),
        .I2(tmp_67_5_i_i_fu_1963_p2),
        .I3(tmp_65_6_i_i_fu_1989_p2),
        .I4(tmp_65_5_i_i_fu_1959_p2),
        .I5(\tmp10_reg_5904[0]_i_2_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \count_1_i_11_i_i_reg_5888[2]_i_1 
       (.I0(\count_1_i_11_i_i_reg_5888[2]_i_2_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .I2(or_cond5_i_i_reg_5738),
        .O(count_1_i_10_i_i_fu_2428_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hBEBFBFBF)) 
    \count_1_i_11_i_i_reg_5888[2]_i_2 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_15_n_0 ),
        .I1(tmp_65_7_i_i_fu_2019_p2),
        .I2(tmp_65_6_i_i_fu_1989_p2),
        .I3(tmp_67_7_i_i_fu_2023_p2),
        .I4(tmp_67_6_i_i_fu_1993_p2),
        .O(\count_1_i_11_i_i_reg_5888[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C2CCCCC2)) 
    \count_1_i_11_i_i_reg_5888[3]_i_1 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_4_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888[4]_i_6_n_0 ),
        .I4(\count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ),
        .I5(or_cond5_i_i_reg_5738),
        .O(count_1_i_10_i_i_fu_2428_p3[3]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \count_1_i_11_i_i_reg_5888[4]_i_1 
       (.I0(or_cond6_i_i_reg_5754),
        .I1(ap_pipeline_reg_pp0_iter2_exitcond_reg_5496),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_16_i_i_reg_5546),
        .I3(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I4(ap_condition_94),
        .O(count_1_i_11_i_i_reg_5888));
  LUT6 #(
    .INIT(64'hFFFB5FFFFFFF5FFF)) 
    \count_1_i_11_i_i_reg_5888[4]_i_10 
       (.I0(tmp_65_5_i_i_fu_1959_p2),
        .I1(tmp_67_5_i_i_fu_1963_p2),
        .I2(tmp_65_4_i_i_reg_5662),
        .I3(flag_val_V_assign_lo_7_reg_5637[0]),
        .I4(flag_val_V_assign_lo_7_reg_5637[1]),
        .I5(tmp_67_4_i_i_reg_5668),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \count_1_i_11_i_i_reg_5888[4]_i_11 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .I1(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I2(tmp_64_9_i_i_reg_5845),
        .I3(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h7BDF)) 
    \count_1_i_11_i_i_reg_5888[4]_i_14 
       (.I0(flag_val_V_assign_lo_7_reg_5637[0]),
        .I1(flag_val_V_assign_lo_7_reg_5637[1]),
        .I2(flag_val_V_assign_lo_5_reg_5613[0]),
        .I3(flag_val_V_assign_lo_5_reg_5613[1]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEFE)) 
    \count_1_i_11_i_i_reg_5888[4]_i_15 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_10_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[0]_i_3_n_0 ),
        .I2(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .I3(tmp_64_9_i_i_reg_5845),
        .I4(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I5(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000006)) 
    \count_1_i_11_i_i_reg_5888[4]_i_18 
       (.I0(\count_1_i_8_i_i_reg_5839_reg_n_0_[3] ),
        .I1(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .I2(tmp_64_9_i_i_reg_5845),
        .I3(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I4(\tmp9_reg_5899[0]_i_7_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \count_1_i_11_i_i_reg_5888[4]_i_2 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_16_i_i_reg_5546),
        .I3(ap_pipeline_reg_pp0_iter2_exitcond_reg_5496),
        .O(count_1_i_10_i_i_reg_58830));
  LUT2 #(
    .INIT(4'h2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_20 
       (.I0(r_V_6_6_i_i_reg_5702[8]),
        .I1(b0_reg_5463[31]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_1_i_11_i_i_reg_5888[4]_i_21 
       (.I0(b0_reg_5463[31]),
        .I1(r_V_6_6_i_i_reg_5702[8]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_1_i_11_i_i_reg_5888[4]_i_23 
       (.I0(r_V_6_6_i_i_reg_5702[8]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_25 
       (.I0(r_V_6_5_i_i_reg_5682[8]),
        .I1(b0_reg_5463[31]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_1_i_11_i_i_reg_5888[4]_i_26 
       (.I0(b0_reg_5463[31]),
        .I1(r_V_6_5_i_i_reg_5682[8]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_1_i_11_i_i_reg_5888[4]_i_28 
       (.I0(r_V_6_5_i_i_reg_5682[8]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_29 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_6_i_i_reg_5702[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_6_i_i_reg_5702[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0400050404000004)) 
    \count_1_i_11_i_i_reg_5888[4]_i_3 
       (.I0(or_cond5_i_i_reg_5738),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_4_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888[4]_i_6_n_0 ),
        .I4(\count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ),
        .I5(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_30 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_6_i_i_reg_5702[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_6_i_i_reg_5702[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_31 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_6_i_i_reg_5702[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_6_i_i_reg_5702[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \count_1_i_11_i_i_reg_5888[4]_i_32 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_6_i_i_reg_5702[1]),
        .I2(r_V_6_6_i_i_reg_5702[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_33 
       (.I0(r_V_6_6_i_i_reg_5702[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_6_i_i_reg_5702[6]),
        .I3(b0_reg_5463[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_34 
       (.I0(r_V_6_6_i_i_reg_5702[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_6_i_i_reg_5702[4]),
        .I3(b0_reg_5463[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_35 
       (.I0(r_V_6_6_i_i_reg_5702[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_6_i_i_reg_5702[2]),
        .I3(b0_reg_5463[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_36 
       (.I0(r_V_6_6_i_i_reg_5702[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_6_i_i_reg_5702[1]),
        .I3(b0_reg_5463[1]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_37 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_6_i_i_reg_5702[7]),
        .I2(r_V_6_6_i_i_reg_5702[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_38 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_6_i_i_reg_5702[5]),
        .I2(r_V_6_6_i_i_reg_5702[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_39 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_6_i_i_reg_5702[3]),
        .I2(r_V_6_6_i_i_reg_5702[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_1_i_11_i_i_reg_5888[4]_i_4 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_9_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888[4]_i_10_n_0 ),
        .I4(\count_1_i_11_i_i_reg_5888[0]_i_3_n_0 ),
        .I5(\count_1_i_11_i_i_reg_5888[4]_i_11_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_40 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_6_i_i_reg_5702[1]),
        .I2(r_V_6_6_i_i_reg_5702[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_41 
       (.I0(r_V_6_6_i_i_reg_5702[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_6_i_i_reg_5702[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_42 
       (.I0(r_V_6_6_i_i_reg_5702[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_6_i_i_reg_5702[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_43 
       (.I0(r_V_6_6_i_i_reg_5702[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_6_i_i_reg_5702[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_44 
       (.I0(r_V_6_6_i_i_reg_5702[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_6_i_i_reg_5702[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_45 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_5_i_i_reg_5682[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_5_i_i_reg_5682[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_46 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_5_i_i_reg_5682[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_5_i_i_reg_5682[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_11_i_i_reg_5888[4]_i_47 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_5_i_i_reg_5682[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_5_i_i_reg_5682[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \count_1_i_11_i_i_reg_5888[4]_i_48 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_5_i_i_reg_5682[1]),
        .I2(r_V_6_5_i_i_reg_5682[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_49 
       (.I0(r_V_6_5_i_i_reg_5682[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_5_i_i_reg_5682[6]),
        .I3(b0_reg_5463[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \count_1_i_11_i_i_reg_5888[4]_i_5 
       (.I0(tmp_67_6_i_i_fu_1993_p2),
        .I1(tmp_67_7_i_i_fu_2023_p2),
        .I2(tmp_65_6_i_i_fu_1989_p2),
        .I3(tmp_65_7_i_i_fu_2019_p2),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_50 
       (.I0(r_V_6_5_i_i_reg_5682[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_5_i_i_reg_5682[4]),
        .I3(b0_reg_5463[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_51 
       (.I0(r_V_6_5_i_i_reg_5682[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_5_i_i_reg_5682[2]),
        .I3(b0_reg_5463[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_52 
       (.I0(r_V_6_5_i_i_reg_5682[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_5_i_i_reg_5682[1]),
        .I3(b0_reg_5463[1]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_53 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_5_i_i_reg_5682[7]),
        .I2(r_V_6_5_i_i_reg_5682[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_54 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_5_i_i_reg_5682[5]),
        .I2(r_V_6_5_i_i_reg_5682[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_55 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_5_i_i_reg_5682[3]),
        .I2(r_V_6_5_i_i_reg_5682[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_11_i_i_reg_5888[4]_i_56 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_5_i_i_reg_5682[1]),
        .I2(r_V_6_5_i_i_reg_5682[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_57 
       (.I0(r_V_6_5_i_i_reg_5682[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_5_i_i_reg_5682[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_58 
       (.I0(r_V_6_5_i_i_reg_5682[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_5_i_i_reg_5682[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_59 
       (.I0(r_V_6_5_i_i_reg_5682[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_5_i_i_reg_5682[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \count_1_i_11_i_i_reg_5888[4]_i_6 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .I1(tmp_64_9_i_i_reg_5845),
        .I2(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I3(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .I4(\count_1_i_11_i_i_reg_5888[4]_i_15_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_11_i_i_reg_5888[4]_i_60 
       (.I0(r_V_6_5_i_i_reg_5682[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_5_i_i_reg_5682[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFFFBFFFFFFFFF)) 
    \count_1_i_11_i_i_reg_5888[4]_i_7 
       (.I0(\tmp9_reg_5899[0]_i_4_n_0 ),
        .I1(tmp_67_6_i_i_fu_1993_p2),
        .I2(tmp_67_5_i_i_fu_1963_p2),
        .I3(tmp_65_6_i_i_fu_1989_p2),
        .I4(tmp_65_5_i_i_fu_1959_p2),
        .I5(\count_1_i_11_i_i_reg_5888[4]_i_18_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h01400041)) 
    \count_1_i_11_i_i_reg_5888[4]_i_8 
       (.I0(tmp_66_i_i_reg_5733),
        .I1(tmp_65_7_i_i_fu_2019_p2),
        .I2(flag_val_V_assign_lo_reg_5572[0]),
        .I3(flag_val_V_assign_lo_reg_5572[1]),
        .I4(tmp_67_7_i_i_fu_2023_p2),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \count_1_i_11_i_i_reg_5888[4]_i_9 
       (.I0(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .I1(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I2(tmp_64_9_i_i_reg_5845),
        .I3(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .O(\count_1_i_11_i_i_reg_5888[4]_i_9_n_0 ));
  FDSE \count_1_i_11_i_i_reg_5888_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(\count_1_i_11_i_i_reg_5888[0]_i_1_n_0 ),
        .Q(\count_1_i_11_i_i_reg_5888_reg_n_0_[0] ),
        .S(count_1_i_11_i_i_reg_5888));
  FDRE \count_1_i_11_i_i_reg_5888_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(count_1_i_10_i_i_fu_2428_p3[1]),
        .Q(\count_1_i_11_i_i_reg_5888_reg_n_0_[1] ),
        .R(count_1_i_11_i_i_reg_5888));
  FDRE \count_1_i_11_i_i_reg_5888_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(count_1_i_10_i_i_fu_2428_p3[2]),
        .Q(\count_1_i_11_i_i_reg_5888_reg_n_0_[2] ),
        .R(count_1_i_11_i_i_reg_5888));
  FDRE \count_1_i_11_i_i_reg_5888_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(count_1_i_10_i_i_fu_2428_p3[3]),
        .Q(\count_1_i_11_i_i_reg_5888_reg_n_0_[3] ),
        .R(count_1_i_11_i_i_reg_5888));
  FDRE \count_1_i_11_i_i_reg_5888_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(\count_1_i_11_i_i_reg_5888[4]_i_3_n_0 ),
        .Q(\count_1_i_11_i_i_reg_5888_reg_n_0_[4] ),
        .R(count_1_i_11_i_i_reg_5888));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_12 
       (.CI(\count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_0 ),
        .CO({\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_12_CO_UNCONNECTED [3:1],tmp_67_6_i_i_fu_1993_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_11_i_i_reg_5888[4]_i_20_n_0 }),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_11_i_i_reg_5888[4]_i_21_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_13 
       (.CI(\count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_0 ),
        .CO({\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_13_CO_UNCONNECTED [3:1],tmp_65_6_i_i_fu_1989_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_11_i_i_reg_5888[4]_i_23_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_16 
       (.CI(\count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_0 ),
        .CO({\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_16_CO_UNCONNECTED [3:1],tmp_67_5_i_i_fu_1963_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_11_i_i_reg_5888[4]_i_25_n_0 }),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_16_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_11_i_i_reg_5888[4]_i_26_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_17 
       (.CI(\count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_0 ),
        .CO({\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_17_CO_UNCONNECTED [3:1],tmp_65_5_i_i_fu_1959_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_17_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_11_i_i_reg_5888[4]_i_28_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_19 
       (.CI(1'b0),
        .CO({\count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_0 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_1 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_2 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_11_i_i_reg_5888[4]_i_29_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_30_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_31_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_32_n_0 }),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_19_O_UNCONNECTED [3:0]),
        .S({\count_1_i_11_i_i_reg_5888[4]_i_33_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_34_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_35_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_36_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_22 
       (.CI(1'b0),
        .CO({\count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_0 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_1 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_2 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_11_i_i_reg_5888[4]_i_37_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_38_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_39_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_40_n_0 }),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_22_O_UNCONNECTED [3:0]),
        .S({\count_1_i_11_i_i_reg_5888[4]_i_41_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_42_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_43_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_44_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_24 
       (.CI(1'b0),
        .CO({\count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_0 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_1 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_2 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_11_i_i_reg_5888[4]_i_45_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_46_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_47_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_48_n_0 }),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_24_O_UNCONNECTED [3:0]),
        .S({\count_1_i_11_i_i_reg_5888[4]_i_49_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_50_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_51_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_52_n_0 }));
  CARRY4 \count_1_i_11_i_i_reg_5888_reg[4]_i_27 
       (.CI(1'b0),
        .CO({\count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_0 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_1 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_2 ,\count_1_i_11_i_i_reg_5888_reg[4]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_11_i_i_reg_5888[4]_i_53_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_54_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_55_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_56_n_0 }),
        .O(\NLW_count_1_i_11_i_i_reg_5888_reg[4]_i_27_O_UNCONNECTED [3:0]),
        .S({\count_1_i_11_i_i_reg_5888[4]_i_57_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_58_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_59_n_0 ,\count_1_i_11_i_i_reg_5888[4]_i_60_n_0 }));
  LUT4 #(
    .INIT(16'hFBAB)) 
    \count_1_i_8_i_i_reg_5839[0]_i_1 
       (.I0(p_0_in0_out),
        .I1(\count_1_i_8_i_i_reg_5839[0]_i_2_n_0 ),
        .I2(\count_1_i_8_i_i_reg_5839[1]_i_4_n_0 ),
        .I3(\count_1_i_8_i_i_reg_5839[0]_i_3_n_0 ),
        .O(count_1_i_7_i_i_fu_1870_p3));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \count_1_i_8_i_i_reg_5839[0]_i_2 
       (.I0(tmp_60_6_i_i_fu_1567_p2),
        .I1(tmp_60_7_i_i_fu_1619_p2),
        .I2(tmp_59_6_i_i_fu_1562_p2),
        .I3(tmp_59_7_i_i_fu_1614_p2),
        .O(\count_1_i_8_i_i_reg_5839[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h07FF0700)) 
    \count_1_i_8_i_i_reg_5839[0]_i_3 
       (.I0(\or_cond5_i_i_reg_5738[0]_i_1_n_0 ),
        .I1(\tmp_68_7_i_i_reg_5824[0]_i_2_n_0 ),
        .I2(p_10_in),
        .I3(\count_1_i_8_i_i_reg_5839[1]_i_2_n_0 ),
        .I4(\count_1_i_8_i_i_reg_5839[0]_i_4_n_0 ),
        .O(\count_1_i_8_i_i_reg_5839[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \count_1_i_8_i_i_reg_5839[0]_i_4 
       (.I0(tmp_59_4_i_i_fu_1448_p2),
        .I1(tmp_59_5_i_i_fu_1510_p2),
        .I2(tmp_60_4_i_i_fu_1453_p2),
        .I3(tmp_60_5_i_i_fu_1515_p2),
        .O(\count_1_i_8_i_i_reg_5839[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \count_1_i_8_i_i_reg_5839[1]_i_1 
       (.I0(p_0_in0_out),
        .I1(\count_1_i_8_i_i_reg_5839[1]_i_2_n_0 ),
        .I2(\count_1_i_8_i_i_reg_5839[1]_i_3_n_0 ),
        .I3(\count_1_i_8_i_i_reg_5839[1]_i_4_n_0 ),
        .O(phitmp4_i_i_fu_1902_p2[1]));
  LUT6 #(
    .INIT(64'hCCCC000000002000)) 
    \count_1_i_8_i_i_reg_5839[1]_i_2 
       (.I0(tmp_60_5_i_i_fu_1515_p2),
        .I1(tmp_59_5_i_i_fu_1510_p2),
        .I2(tmp_60_4_i_i_fu_1453_p2),
        .I3(tmp_60_3_i_i_fu_1369_p2),
        .I4(tmp_59_4_i_i_fu_1448_p2),
        .I5(tmp_59_3_i_i_fu_1364_p2),
        .O(\count_1_i_8_i_i_reg_5839[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC000000002000)) 
    \count_1_i_8_i_i_reg_5839[1]_i_3 
       (.I0(tmp_60_1_i_i_fu_1201_p2),
        .I1(tmp_59_1_i_i_fu_1196_p2),
        .I2(tmp_60_3_i_i_fu_1369_p2),
        .I3(tmp_60_2_i_i_fu_1285_p2),
        .I4(tmp_59_3_i_i_fu_1364_p2),
        .I5(tmp_59_2_i_i_fu_1280_p2),
        .O(\count_1_i_8_i_i_reg_5839[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000000004000)) 
    \count_1_i_8_i_i_reg_5839[1]_i_4 
       (.I0(tmp_59_7_i_i_fu_1614_p2),
        .I1(tmp_60_7_i_i_fu_1619_p2),
        .I2(tmp_60_6_i_i_fu_1567_p2),
        .I3(tmp_60_5_i_i_fu_1515_p2),
        .I4(tmp_59_6_i_i_fu_1562_p2),
        .I5(tmp_59_5_i_i_fu_1510_p2),
        .O(\count_1_i_8_i_i_reg_5839[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h00009888)) 
    \count_1_i_8_i_i_reg_5839[2]_i_1 
       (.I0(tmp_65_i_i_fu_1144_p2),
        .I1(tmp_59_7_i_i_fu_1614_p2),
        .I2(tmp_67_i_i_fu_1149_p2),
        .I3(tmp_60_7_i_i_fu_1619_p2),
        .I4(\count_1_i_8_i_i_reg_5839[3]_i_5_n_0 ),
        .O(phitmp4_i_i_fu_1902_p2[2]));
  LUT5 #(
    .INIT(32'h282A2A2A)) 
    \count_1_i_8_i_i_reg_5839[3]_i_1 
       (.I0(count_1_i_8_i_i_reg_58390),
        .I1(tmp_65_i_i_fu_1144_p2),
        .I2(tmp_65_1_i_i_fu_1228_p2),
        .I3(tmp_67_i_i_fu_1149_p2),
        .I4(tmp_67_1_i_i_fu_1233_p2),
        .O(count_1_i_8_i_i_reg_5839));
  LUT2 #(
    .INIT(4'h1)) 
    \count_1_i_8_i_i_reg_5839[3]_i_10 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_6_i_i_reg_5563_reg[8]_i_2_n_3 ),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_1_i_8_i_i_reg_5839[3]_i_11 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_6_i_i_reg_5563_reg[8]_i_2_n_3 ),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count_1_i_8_i_i_reg_5839[3]_i_14 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_8_i_i_reg_5713_reg[8]_i_2_n_3 ),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_1_i_8_i_i_reg_5839[3]_i_15 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_8_i_i_reg_5713_reg[8]_i_2_n_3 ),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_16 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_i_i_fu_1106_p2[7]),
        .I2(r_V_6_i_i_fu_1106_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_17 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_i_i_fu_1106_p2[5]),
        .I2(r_V_6_i_i_fu_1106_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_18 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_i_i_fu_1106_p2[3]),
        .I2(r_V_6_i_i_fu_1106_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_19 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_i_i_fu_1106_p2[1]),
        .I2(r_V_6_i_i_fu_1106_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h82808080)) 
    \count_1_i_8_i_i_reg_5839[3]_i_2 
       (.I0(\count_1_i_8_i_i_reg_5839[3]_i_5_n_0 ),
        .I1(tmp_65_i_i_fu_1144_p2),
        .I2(tmp_59_7_i_i_fu_1614_p2),
        .I3(tmp_67_i_i_fu_1149_p2),
        .I4(tmp_60_7_i_i_fu_1619_p2),
        .O(phitmp4_i_i_fu_1902_p2[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_20 
       (.I0(r_V_6_i_i_fu_1106_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_i_i_fu_1106_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_21 
       (.I0(r_V_6_i_i_fu_1106_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_i_i_fu_1106_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_22 
       (.I0(r_V_6_i_i_fu_1106_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_i_i_fu_1106_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_23 
       (.I0(r_V_6_i_i_fu_1106_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_i_i_fu_1106_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_8_i_i_reg_5839[3]_i_24 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_i_i_fu_1106_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_i_i_fu_1106_p2[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_8_i_i_reg_5839[3]_i_25 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_i_i_fu_1106_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_i_i_fu_1106_p2[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_8_i_i_reg_5839[3]_i_26 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_i_i_fu_1106_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_i_i_fu_1106_p2[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \count_1_i_8_i_i_reg_5839[3]_i_27 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_i_i_fu_1106_p2[1]),
        .I2(r_V_6_i_i_fu_1106_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_28 
       (.I0(r_V_6_i_i_fu_1106_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_i_i_fu_1106_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_29 
       (.I0(r_V_6_i_i_fu_1106_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_i_i_fu_1106_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_30 
       (.I0(r_V_6_i_i_fu_1106_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_i_i_fu_1106_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_31 
       (.I0(r_V_6_i_i_fu_1106_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_i_i_fu_1106_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_32 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_8_i_i_fu_1598_p2[7]),
        .I2(r_V_8_i_i_fu_1598_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_33 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_8_i_i_fu_1598_p2[5]),
        .I2(r_V_8_i_i_fu_1598_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_34 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_8_i_i_fu_1598_p2[3]),
        .I2(r_V_8_i_i_fu_1598_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_8_i_i_reg_5839[3]_i_35 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_8_i_i_fu_1598_p2[1]),
        .I2(r_V_8_i_i_fu_1598_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_36 
       (.I0(r_V_8_i_i_fu_1598_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_8_i_i_fu_1598_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_37 
       (.I0(r_V_8_i_i_fu_1598_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_8_i_i_fu_1598_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_38 
       (.I0(r_V_8_i_i_fu_1598_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_8_i_i_fu_1598_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_39 
       (.I0(r_V_8_i_i_fu_1598_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_8_i_i_fu_1598_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_8_i_i_reg_5839[3]_i_40 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_8_i_i_fu_1598_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_8_i_i_fu_1598_p2[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_8_i_i_reg_5839[3]_i_41 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_8_i_i_fu_1598_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_8_i_i_fu_1598_p2[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_8_i_i_reg_5839[3]_i_42 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_8_i_i_fu_1598_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_8_i_i_fu_1598_p2[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \count_1_i_8_i_i_reg_5839[3]_i_43 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_8_i_i_fu_1598_p2[1]),
        .I2(r_V_8_i_i_fu_1598_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_44 
       (.I0(r_V_8_i_i_fu_1598_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_8_i_i_fu_1598_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_45 
       (.I0(r_V_8_i_i_fu_1598_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_8_i_i_fu_1598_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_46 
       (.I0(r_V_8_i_i_fu_1598_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_8_i_i_fu_1598_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_8_i_i_reg_5839[3]_i_47 
       (.I0(r_V_8_i_i_fu_1598_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_8_i_i_fu_1598_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_1_i_8_i_i_reg_5839[3]_i_5 
       (.I0(\count_1_i_8_i_i_reg_5839[1]_i_2_n_0 ),
        .I1(\count_1_i_8_i_i_reg_5839[1]_i_4_n_0 ),
        .O(\count_1_i_8_i_i_reg_5839[3]_i_5_n_0 ));
  FDRE \count_1_i_8_i_i_reg_5839_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(count_1_i_7_i_i_fu_1870_p3),
        .Q(\count_1_i_8_i_i_reg_5839_reg_n_0_[0] ),
        .R(count_1_i_8_i_i_reg_5839));
  FDSE \count_1_i_8_i_i_reg_5839_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(phitmp4_i_i_fu_1902_p2[1]),
        .Q(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .S(count_1_i_8_i_i_reg_5839));
  FDRE \count_1_i_8_i_i_reg_5839_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(phitmp4_i_i_fu_1902_p2[2]),
        .Q(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .R(count_1_i_8_i_i_reg_5839));
  FDRE \count_1_i_8_i_i_reg_5839_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(phitmp4_i_i_fu_1902_p2[3]),
        .Q(\count_1_i_8_i_i_reg_5839_reg_n_0_[3] ),
        .R(count_1_i_8_i_i_reg_5839));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_0 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_1 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_2 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_8_i_i_reg_5839[3]_i_32_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_33_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_34_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_35_n_0 }),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\count_1_i_8_i_i_reg_5839[3]_i_36_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_37_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_38_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_39_n_0 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_13 
       (.CI(1'b0),
        .CO({\count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_0 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_1 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_2 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_8_i_i_reg_5839[3]_i_40_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_41_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_42_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_43_n_0 }),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\count_1_i_8_i_i_reg_5839[3]_i_44_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_45_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_46_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_47_n_0 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_3 
       (.CI(\count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_0 ),
        .CO({\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_3_CO_UNCONNECTED [3:1],tmp_65_i_i_fu_1144_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_6_i_i_reg_5563_reg[8]_i_2_n_3 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_4 
       (.CI(\count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_0 ),
        .CO({\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_4_CO_UNCONNECTED [3:1],tmp_67_i_i_fu_1149_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_8_i_i_reg_5839[3]_i_10_n_0 }),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_8_i_i_reg_5839[3]_i_11_n_0 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_6 
       (.CI(\count_1_i_8_i_i_reg_5839_reg[3]_i_12_n_0 ),
        .CO({\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_6_CO_UNCONNECTED [3:1],tmp_59_7_i_i_fu_1614_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_8_i_i_reg_5713_reg[8]_i_2_n_3 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_7 
       (.CI(\count_1_i_8_i_i_reg_5839_reg[3]_i_13_n_0 ),
        .CO({\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_7_CO_UNCONNECTED [3:1],tmp_60_7_i_i_fu_1619_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_8_i_i_reg_5839[3]_i_14_n_0 }),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_8_i_i_reg_5839[3]_i_15_n_0 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_0 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_1 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_2 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_8_i_i_reg_5839[3]_i_16_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_17_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_18_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_19_n_0 }),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\count_1_i_8_i_i_reg_5839[3]_i_20_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_21_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_22_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_23_n_0 }));
  CARRY4 \count_1_i_8_i_i_reg_5839_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_0 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_1 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_2 ,\count_1_i_8_i_i_reg_5839_reg[3]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_8_i_i_reg_5839[3]_i_24_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_25_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_26_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_27_n_0 }),
        .O(\NLW_count_1_i_8_i_i_reg_5839_reg[3]_i_9_O_UNCONNECTED [3:0]),
        .S({\count_1_i_8_i_i_reg_5839[3]_i_28_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_29_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_30_n_0 ,\count_1_i_8_i_i_reg_5839[3]_i_31_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_5496[0]_i_3 
       (.I0(tmp_60_fu_693_p4[5]),
        .I1(tmp_6_reg_5407[7]),
        .I2(tmp_6_reg_5407[8]),
        .I3(tmp_60_fu_693_p4[6]),
        .I4(tmp_6_reg_5407[6]),
        .I5(tmp_60_fu_693_p4[4]),
        .O(\exitcond_reg_5496[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_5496[0]_i_4 
       (.I0(tmp_60_fu_693_p4[2]),
        .I1(tmp_6_reg_5407[4]),
        .I2(tmp_6_reg_5407[5]),
        .I3(tmp_60_fu_693_p4[3]),
        .I4(tmp_6_reg_5407[3]),
        .I5(tmp_60_fu_693_p4[1]),
        .O(\exitcond_reg_5496[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \exitcond_reg_5496[0]_i_5 
       (.I0(tmp_24_reg_5402[0]),
        .I1(j_V_fu_655_p2[0]),
        .I2(tmp_24_reg_5402[1]),
        .I3(\j_V_reg_5500[5]_i_2_n_0 ),
        .I4(\j_V_reg_5500[5]_i_3_n_0 ),
        .I5(tmp_6_reg_5407[2]),
        .O(\exitcond_reg_5496[0]_i_5_n_0 ));
  FDRE \exitcond_reg_5496_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\exitcond_reg_5496_reg[0]_i_2_n_1 ),
        .Q(\exitcond_reg_5496_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond_reg_5496_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\NLW_exitcond_reg_5496_reg[0]_i_2_CO_UNCONNECTED [3],\exitcond_reg_5496_reg[0]_i_2_n_1 ,\exitcond_reg_5496_reg[0]_i_2_n_2 ,\exitcond_reg_5496_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_5496_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond_reg_5496[0]_i_3_n_0 ,\exitcond_reg_5496[0]_i_4_n_0 ,\exitcond_reg_5496[0]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'h00800000)) 
    \flag_d_max2_1_reg_5919[8]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(iscorner_2_i_16_i_i_reg_5909),
        .I3(ap_pipeline_reg_pp0_iter4_exitcond_reg_5496),
        .I4(ap_pipeline_reg_pp0_iter4_tmp_16_i_i_reg_5546),
        .O(flag_d_max2_1_reg_59190));
  FDRE \flag_d_max2_1_reg_5919_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_9),
        .Q(flag_d_max2_1_reg_5919[0]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_8),
        .Q(flag_d_max2_1_reg_5919[1]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_7),
        .Q(flag_d_max2_1_reg_5919[2]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_6),
        .Q(flag_d_max2_1_reg_5919[3]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_5),
        .Q(flag_d_max2_1_reg_5919[4]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_4),
        .Q(flag_d_max2_1_reg_5919[5]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_3),
        .Q(flag_d_max2_1_reg_5919[6]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_2),
        .Q(flag_d_max2_1_reg_5919[7]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5919_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2787_n_1),
        .Q(flag_d_max2_1_reg_5919[8]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_8),
        .Q(flag_d_max2_9_reg_5931[0]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_7),
        .Q(flag_d_max2_9_reg_5931[1]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_6),
        .Q(flag_d_max2_9_reg_5931[2]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_5),
        .Q(flag_d_max2_9_reg_5931[3]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_4),
        .Q(flag_d_max2_9_reg_5931[4]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_3),
        .Q(flag_d_max2_9_reg_5931[5]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_2),
        .Q(flag_d_max2_9_reg_5931[6]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_1),
        .Q(flag_d_max2_9_reg_5931[7]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5931_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2947_n_0),
        .Q(flag_d_max2_9_reg_5931[8]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_9),
        .Q(flag_d_max4_1_reg_5943[0]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_8),
        .Q(flag_d_max4_1_reg_5943[1]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_7),
        .Q(flag_d_max4_1_reg_5943[2]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_1),
        .Q(flag_d_max4_1_reg_5943[31]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_6),
        .Q(flag_d_max4_1_reg_5943[3]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_5),
        .Q(flag_d_max4_1_reg_5943[4]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_4),
        .Q(flag_d_max4_1_reg_5943[5]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_3),
        .Q(flag_d_max4_1_reg_5943[6]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5943_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3107_n_2),
        .Q(flag_d_max4_1_reg_5943[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \flag_d_max4_3_reg_5955[31]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter5_tmp_16_i_i_reg_5546),
        .I3(ap_pipeline_reg_pp0_iter5_iscorner_2_i_16_i_i_reg_5909),
        .I4(ap_pipeline_reg_pp0_iter5_exitcond_reg_5496),
        .O(flag_d_max4_1_reg_59430));
  FDRE \flag_d_max4_3_reg_5955_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_9),
        .Q(flag_d_max4_3_reg_5955[0]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_8),
        .Q(flag_d_max4_3_reg_5955[1]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_7),
        .Q(flag_d_max4_3_reg_5955[2]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_1),
        .Q(flag_d_max4_3_reg_5955[31]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_6),
        .Q(flag_d_max4_3_reg_5955[3]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_5),
        .Q(flag_d_max4_3_reg_5955[4]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_4),
        .Q(flag_d_max4_3_reg_5955[5]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_3),
        .Q(flag_d_max4_3_reg_5955[6]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5955_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3147_n_2),
        .Q(flag_d_max4_3_reg_5955[7]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_8),
        .Q(flag_d_max4_5_reg_5967[0]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_7),
        .Q(flag_d_max4_5_reg_5967[1]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_6),
        .Q(flag_d_max4_5_reg_5967[2]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_0),
        .Q(flag_d_max4_5_reg_5967[31]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_5),
        .Q(flag_d_max4_5_reg_5967[3]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_4),
        .Q(flag_d_max4_5_reg_5967[4]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_3),
        .Q(flag_d_max4_5_reg_5967[5]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_2),
        .Q(flag_d_max4_5_reg_5967[6]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5967_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3187_n_1),
        .Q(flag_d_max4_5_reg_5967[7]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_8),
        .Q(flag_d_max4_7_reg_5979[0]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_7),
        .Q(flag_d_max4_7_reg_5979[1]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_6),
        .Q(flag_d_max4_7_reg_5979[2]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_0),
        .Q(flag_d_max4_7_reg_5979[31]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_5),
        .Q(flag_d_max4_7_reg_5979[3]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_4),
        .Q(flag_d_max4_7_reg_5979[4]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_3),
        .Q(flag_d_max4_7_reg_5979[5]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_2),
        .Q(flag_d_max4_7_reg_5979[6]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5979_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3227_n_1),
        .Q(flag_d_max4_7_reg_5979[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag_d_max8_3_2_reg_6041[8]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter6_or_cond_i_i_reg_5505),
        .I1(ap_pipeline_reg_pp0_iter6_exitcond_reg_5496),
        .I2(ap_pipeline_reg_pp0_iter6_iscorner_2_i_16_i_i_reg_5909),
        .I3(ap_pipeline_reg_pp0_iter6_tmp_16_i_i_reg_5546),
        .I4(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I5(ap_condition_94),
        .O(flag_d_max8_3_2_reg_60410));
  FDRE \flag_d_max8_3_2_reg_6041_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[0]),
        .Q(flag_d_max8_3_2_reg_6041[0]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[1]),
        .Q(flag_d_max8_3_2_reg_6041[1]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[2]),
        .Q(flag_d_max8_3_2_reg_6041[2]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[3]),
        .Q(flag_d_max8_3_2_reg_6041[3]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[4]),
        .Q(flag_d_max8_3_2_reg_6041[4]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[5]),
        .Q(flag_d_max8_3_2_reg_6041[5]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[6]),
        .Q(flag_d_max8_3_2_reg_6041[6]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[7]),
        .Q(flag_d_max8_3_2_reg_6041[7]),
        .R(1'b0));
  FDRE \flag_d_max8_3_2_reg_6041_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_max8_3_2_fu_3867_p3[8]),
        .Q(flag_d_max8_3_2_reg_6041[8]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_17),
        .Q(flag_d_max8_3_3_reg_6047[0]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_16),
        .Q(flag_d_max8_3_3_reg_6047[1]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_15),
        .Q(flag_d_max8_3_3_reg_6047[2]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_14),
        .Q(flag_d_max8_3_3_reg_6047[3]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_13),
        .Q(flag_d_max8_3_3_reg_6047[4]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_12),
        .Q(flag_d_max8_3_3_reg_6047[5]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_11),
        .Q(flag_d_max8_3_3_reg_6047[6]),
        .R(1'b0));
  FDRE \flag_d_max8_3_3_reg_6047_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_10),
        .Q(flag_d_max8_3_3_reg_6047[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \flag_d_max8_7_2_reg_6073[8]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter7_exitcond_reg_5496),
        .I3(ap_pipeline_reg_pp0_iter7_iscorner_2_i_16_i_i_reg_5909),
        .I4(ap_pipeline_reg_pp0_iter7_or_cond_i_i_reg_5505),
        .I5(ap_pipeline_reg_pp0_iter7_tmp_16_i_i_reg_5546),
        .O(flag_d_max8_7_2_reg_60730));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_120 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_121 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_122 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_123 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_124 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_125 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_125_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_126 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_127 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_177 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_177_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_178 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_178_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_179 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_179_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_180 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_180_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_181 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_182 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_182_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_183 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_183_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_184 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_184_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_223 
       (.I0(flag_d_max8_3_3_reg_6047[7]),
        .I1(flag_d_max8_3_2_reg_6041[7]),
        .I2(flag_d_max8_3_3_reg_6047[6]),
        .I3(flag_d_max8_3_2_reg_6041[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_224 
       (.I0(flag_d_max8_3_3_reg_6047[5]),
        .I1(flag_d_max8_3_2_reg_6041[5]),
        .I2(flag_d_max8_3_3_reg_6047[4]),
        .I3(flag_d_max8_3_2_reg_6041[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_225 
       (.I0(flag_d_max8_3_3_reg_6047[3]),
        .I1(flag_d_max8_3_2_reg_6041[3]),
        .I2(flag_d_max8_3_3_reg_6047[2]),
        .I3(flag_d_max8_3_2_reg_6041[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_226 
       (.I0(flag_d_max8_3_3_reg_6047[1]),
        .I1(flag_d_max8_3_2_reg_6041[1]),
        .I2(flag_d_max8_3_3_reg_6047[0]),
        .I3(flag_d_max8_3_2_reg_6041[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_227 
       (.I0(flag_d_max8_3_2_reg_6041[7]),
        .I1(flag_d_max8_3_3_reg_6047[7]),
        .I2(flag_d_max8_3_2_reg_6041[6]),
        .I3(flag_d_max8_3_3_reg_6047[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_228 
       (.I0(flag_d_max8_3_2_reg_6041[5]),
        .I1(flag_d_max8_3_3_reg_6047[5]),
        .I2(flag_d_max8_3_2_reg_6041[4]),
        .I3(flag_d_max8_3_3_reg_6047[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_229 
       (.I0(flag_d_max8_3_2_reg_6041[3]),
        .I1(flag_d_max8_3_3_reg_6047[3]),
        .I2(flag_d_max8_3_2_reg_6041[2]),
        .I3(flag_d_max8_3_3_reg_6047[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_230 
       (.I0(flag_d_max8_3_2_reg_6041[1]),
        .I1(flag_d_max8_3_3_reg_6047[1]),
        .I2(flag_d_max8_3_2_reg_6041[0]),
        .I3(flag_d_max8_3_3_reg_6047[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_230_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_256 
       (.I0(flag_d_max8_3_2_reg_6041[7]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[7]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_256_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_257 
       (.I0(flag_d_max8_3_2_reg_6041[6]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_257_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_258 
       (.I0(flag_d_max8_3_2_reg_6041[5]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[5]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_258_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_259 
       (.I0(flag_d_max8_3_2_reg_6041[4]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_259_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_260 
       (.I0(flag_d_max8_3_2_reg_6041[3]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[3]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_260_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_261 
       (.I0(flag_d_max8_3_2_reg_6041[2]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_261_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_262 
       (.I0(flag_d_max8_3_2_reg_6041[1]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[1]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_262_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_263 
       (.I0(flag_d_max8_3_2_reg_6041[0]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .I2(flag_d_max8_3_3_reg_6047[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_263_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_67 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_68 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_69 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_70 
       (.I0(tmp_46_reg_6052),
        .I1(flag_d_max8_3_2_reg_6041[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_71 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_72 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_73 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_74 
       (.I0(flag_d_max8_3_2_reg_6041[8]),
        .I1(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_74_n_0 ));
  FDRE \flag_d_max8_7_2_reg_6073_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[0]),
        .Q(flag_d_max8_7_2_reg_6073[0]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[1]),
        .Q(flag_d_max8_7_2_reg_6073[1]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[2]),
        .Q(flag_d_max8_7_2_reg_6073[2]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[3]),
        .Q(flag_d_max8_7_2_reg_6073[3]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[4]),
        .Q(flag_d_max8_7_2_reg_6073[4]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[5]),
        .Q(flag_d_max8_7_2_reg_6073[5]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[6]),
        .Q(flag_d_max8_7_2_reg_6073[6]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[7]),
        .Q(flag_d_max8_7_2_reg_6073[7]),
        .R(1'b0));
  FDRE \flag_d_max8_7_2_reg_6073_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_max8_7_2_fu_4179_p3[8]),
        .Q(flag_d_max8_7_2_reg_6073[8]),
        .R(1'b0));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_119 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_177_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_178_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_179_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_180_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_119_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_181_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_182_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_183_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_184_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_176 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_176_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_223_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_224_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_225_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_226_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_176_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_227_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_228_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_229_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_230_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_27 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_67_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_68_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_69_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_70_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_27_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_71_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_72_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_73_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_74_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_66 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_119_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_120_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_121_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_122_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_123_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_66_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_124_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_125_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_126_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_127_n_0 }));
  FDRE \flag_d_max8_7_3_reg_6079_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_17),
        .Q(flag_d_max8_7_3_reg_6079[0]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_16),
        .Q(flag_d_max8_7_3_reg_6079[1]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_15),
        .Q(flag_d_max8_7_3_reg_6079[2]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_14),
        .Q(flag_d_max8_7_3_reg_6079[3]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_13),
        .Q(flag_d_max8_7_3_reg_6079[4]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_12),
        .Q(flag_d_max8_7_3_reg_6079[5]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_11),
        .Q(flag_d_max8_7_3_reg_6079[6]),
        .R(1'b0));
  FDRE \flag_d_max8_7_3_reg_6079_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_10),
        .Q(flag_d_max8_7_3_reg_6079[7]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[0]),
        .Q(flag_d_min2_1_reg_5913[0]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[1]),
        .Q(flag_d_min2_1_reg_5913[1]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[2]),
        .Q(flag_d_min2_1_reg_5913[2]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[3]),
        .Q(flag_d_min2_1_reg_5913[3]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[4]),
        .Q(flag_d_min2_1_reg_5913[4]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[5]),
        .Q(flag_d_min2_1_reg_5913[5]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[6]),
        .Q(flag_d_min2_1_reg_5913[6]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[7]),
        .Q(flag_d_min2_1_reg_5913[7]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5913_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(ap_return[8]),
        .Q(flag_d_min2_1_reg_5913[8]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_9),
        .Q(flag_d_min2_9_reg_5925[0]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_8),
        .Q(flag_d_min2_9_reg_5925[1]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_7),
        .Q(flag_d_min2_9_reg_5925[2]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_6),
        .Q(flag_d_min2_9_reg_5925[3]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_5),
        .Q(flag_d_min2_9_reg_5925[4]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_4),
        .Q(flag_d_min2_9_reg_5925[5]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_3),
        .Q(flag_d_min2_9_reg_5925[6]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_2),
        .Q(flag_d_min2_9_reg_5925[7]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5925_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max2_1_reg_59190),
        .D(grp_reg_int_s_fu_2927_n_1),
        .Q(flag_d_min2_9_reg_5925[8]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_8),
        .Q(flag_d_min4_1_reg_5937[0]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_7),
        .Q(flag_d_min4_1_reg_5937[1]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_6),
        .Q(flag_d_min4_1_reg_5937[2]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_0),
        .Q(flag_d_min4_1_reg_5937[31]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_5),
        .Q(flag_d_min4_1_reg_5937[3]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_4),
        .Q(flag_d_min4_1_reg_5937[4]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_3),
        .Q(flag_d_min4_1_reg_5937[5]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_2),
        .Q(flag_d_min4_1_reg_5937[6]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5937_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3087_n_1),
        .Q(flag_d_min4_1_reg_5937[7]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_8),
        .Q(flag_d_min4_3_reg_5949[0]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_7),
        .Q(flag_d_min4_3_reg_5949[1]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_6),
        .Q(flag_d_min4_3_reg_5949[2]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_0),
        .Q(flag_d_min4_3_reg_5949[31]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_5),
        .Q(flag_d_min4_3_reg_5949[3]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_4),
        .Q(flag_d_min4_3_reg_5949[4]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_3),
        .Q(flag_d_min4_3_reg_5949[5]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_2),
        .Q(flag_d_min4_3_reg_5949[6]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5949_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3127_n_1),
        .Q(flag_d_min4_3_reg_5949[7]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_9),
        .Q(flag_d_min4_5_reg_5961[0]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_8),
        .Q(flag_d_min4_5_reg_5961[1]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_7),
        .Q(flag_d_min4_5_reg_5961[2]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_1),
        .Q(flag_d_min4_5_reg_5961[31]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_6),
        .Q(flag_d_min4_5_reg_5961[3]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_5),
        .Q(flag_d_min4_5_reg_5961[4]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_4),
        .Q(flag_d_min4_5_reg_5961[5]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_3),
        .Q(flag_d_min4_5_reg_5961[6]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5961_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3167_n_2),
        .Q(flag_d_min4_5_reg_5961[7]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_9),
        .Q(flag_d_min4_7_reg_5973[0]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_8),
        .Q(flag_d_min4_7_reg_5973[1]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_7),
        .Q(flag_d_min4_7_reg_5973[2]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_1),
        .Q(flag_d_min4_7_reg_5973[31]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_6),
        .Q(flag_d_min4_7_reg_5973[3]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_5),
        .Q(flag_d_min4_7_reg_5973[4]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_4),
        .Q(flag_d_min4_7_reg_5973[5]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_3),
        .Q(flag_d_min4_7_reg_5973[6]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5973_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max4_1_reg_59430),
        .D(grp_reg_int_s_fu_3207_n_2),
        .Q(flag_d_min4_7_reg_5973[7]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[0]),
        .Q(flag_d_min8_3_2_reg_6025[0]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[1]),
        .Q(flag_d_min8_3_2_reg_6025[1]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[2]),
        .Q(flag_d_min8_3_2_reg_6025[2]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[3]),
        .Q(flag_d_min8_3_2_reg_6025[3]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[4]),
        .Q(flag_d_min8_3_2_reg_6025[4]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[5]),
        .Q(flag_d_min8_3_2_reg_6025[5]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[6]),
        .Q(flag_d_min8_3_2_reg_6025[6]),
        .R(1'b0));
  FDRE \flag_d_min8_3_2_reg_6025_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(flag_d_min8_3_2_fu_3747_p3[7]),
        .Q(flag_d_min8_3_2_reg_6025[7]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_16),
        .Q(flag_d_min8_3_3_reg_6031[0]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_15),
        .Q(flag_d_min8_3_3_reg_6031[1]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_14),
        .Q(flag_d_min8_3_3_reg_6031[2]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_8),
        .Q(flag_d_min8_3_3_reg_6031[31]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_13),
        .Q(flag_d_min8_3_3_reg_6031[3]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_12),
        .Q(flag_d_min8_3_3_reg_6031[4]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_11),
        .Q(flag_d_min8_3_3_reg_6031[5]),
        .R(1'b0));
  FDRE \flag_d_min8_3_3_reg_6031_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_10),
        .Q(flag_d_min8_3_3_reg_6031[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_145 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_145_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_146 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_146_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_147 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_147_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_148 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_187 
       (.I0(flag_d_min8_3_2_reg_6025[7]),
        .I1(tmp_30_reg_6036),
        .I2(flag_d_min8_3_2_reg_6025[6]),
        .I3(flag_d_min8_3_3_reg_6031[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_187_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_188 
       (.I0(flag_d_min8_3_2_reg_6025[5]),
        .I1(flag_d_min8_3_3_reg_6031[5]),
        .I2(flag_d_min8_3_2_reg_6025[4]),
        .I3(flag_d_min8_3_3_reg_6031[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_188_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_189 
       (.I0(flag_d_min8_3_2_reg_6025[3]),
        .I1(flag_d_min8_3_3_reg_6031[3]),
        .I2(flag_d_min8_3_2_reg_6025[2]),
        .I3(flag_d_min8_3_3_reg_6031[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_190 
       (.I0(flag_d_min8_3_2_reg_6025[1]),
        .I1(flag_d_min8_3_3_reg_6031[1]),
        .I2(flag_d_min8_3_2_reg_6025[0]),
        .I3(flag_d_min8_3_3_reg_6031[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_190_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_191 
       (.I0(tmp_30_reg_6036),
        .I1(flag_d_min8_3_2_reg_6025[7]),
        .I2(flag_d_min8_3_3_reg_6031[6]),
        .I3(flag_d_min8_3_2_reg_6025[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_192 
       (.I0(flag_d_min8_3_3_reg_6031[5]),
        .I1(flag_d_min8_3_2_reg_6025[5]),
        .I2(flag_d_min8_3_3_reg_6031[4]),
        .I3(flag_d_min8_3_2_reg_6025[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_192_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_193 
       (.I0(flag_d_min8_3_3_reg_6031[3]),
        .I1(flag_d_min8_3_2_reg_6025[3]),
        .I2(flag_d_min8_3_3_reg_6031[2]),
        .I3(flag_d_min8_3_2_reg_6025[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_194 
       (.I0(flag_d_min8_3_3_reg_6031[1]),
        .I1(flag_d_min8_3_2_reg_6025[1]),
        .I2(flag_d_min8_3_3_reg_6031[0]),
        .I3(flag_d_min8_3_2_reg_6025[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_194_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_220 
       (.I0(flag_d_min8_3_2_reg_6025[7]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ),
        .I2(tmp_30_reg_6036),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_220_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_221 
       (.I0(flag_d_min8_3_2_reg_6025[5]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[5]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_221_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_222 
       (.I0(flag_d_min8_3_2_reg_6025[3]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[3]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_222_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_223 
       (.I0(flag_d_min8_3_2_reg_6025[1]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[1]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_223_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_56 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_57 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_58 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_59 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_96 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_97 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_98 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_d_min8_7_2_reg_6057[7]_i_99 
       (.I0(flag_d_min8_3_3_reg_6031[31]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_99_n_0 ));
  FDRE \flag_d_min8_7_2_reg_6057_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[0]),
        .Q(flag_d_min8_7_2_reg_6057[0]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[1]),
        .Q(flag_d_min8_7_2_reg_6057[1]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[2]),
        .Q(flag_d_min8_7_2_reg_6057[2]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[3]),
        .Q(flag_d_min8_7_2_reg_6057[3]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[4]),
        .Q(flag_d_min8_7_2_reg_6057[4]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[5]),
        .Q(flag_d_min8_7_2_reg_6057[5]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[6]),
        .Q(flag_d_min8_7_2_reg_6057[6]),
        .R(1'b0));
  FDRE \flag_d_min8_7_2_reg_6057_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(flag_d_min8_7_2_fu_4039_p3[7]),
        .Q(flag_d_min8_7_2_reg_6057[7]),
        .R(1'b0));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_144 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_187_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_188_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_189_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_190_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_144_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_191_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_192_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_193_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_194_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_23 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({flag_d_min8_3_3_reg_6031[31],1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_23_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_56_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_57_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_58_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_59_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_55 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_55_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_96_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_97_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_98_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_99_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_95 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_144_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_95_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_95_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_145_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_146_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_147_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_148_n_0 }));
  FDRE \flag_d_min8_7_3_reg_6063_reg[0] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_16),
        .Q(flag_d_min8_7_3_reg_6063[0]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[1] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_15),
        .Q(flag_d_min8_7_3_reg_6063[1]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[2] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_14),
        .Q(flag_d_min8_7_3_reg_6063[2]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[31] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_8),
        .Q(flag_d_min8_7_3_reg_6063[31]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[3] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_13),
        .Q(flag_d_min8_7_3_reg_6063[3]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[4] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_12),
        .Q(flag_d_min8_7_3_reg_6063[4]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[5] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_11),
        .Q(flag_d_min8_7_3_reg_6063[5]),
        .R(1'b0));
  FDRE \flag_d_min8_7_3_reg_6063_reg[6] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_10),
        .Q(flag_d_min8_7_3_reg_6063[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_10 
       (.I0(r_V_6_2_i_i_fu_1274_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_2_i_i_fu_1274_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_11 
       (.I0(r_V_6_2_i_i_fu_1274_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_2_i_i_fu_1274_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_4 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_2_i_i_fu_1274_p2[7]),
        .I2(r_V_6_2_i_i_fu_1274_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_5 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_2_i_i_fu_1274_p2[5]),
        .I2(r_V_6_2_i_i_fu_1274_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_6 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_2_i_i_fu_1274_p2[3]),
        .I2(r_V_6_2_i_i_fu_1274_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_7 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_2_i_i_fu_1274_p2[1]),
        .I2(r_V_6_2_i_i_fu_1274_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_8 
       (.I0(r_V_6_2_i_i_fu_1274_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_2_i_i_fu_1274_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[0]_i_9 
       (.I0(r_V_6_2_i_i_fu_1274_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_2_i_i_fu_1274_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\flag_val_V_assign_lo_5_reg_5613[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_1 
       (.I0(tmp_67_2_i_i_fu_1317_p2),
        .I1(tmp_65_2_i_i_fu_1312_p2),
        .O(flag_val_V_assign_lo_5_fu_1336_p3));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_10 
       (.I0(r_V_6_2_i_i_fu_1274_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_2_i_i_fu_1274_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_11 
       (.I0(r_V_6_2_i_i_fu_1274_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_2_i_i_fu_1274_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_12 
       (.I0(r_V_6_2_i_i_fu_1274_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_2_i_i_fu_1274_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_13 
       (.I0(r_V_6_2_i_i_fu_1274_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_2_i_i_fu_1274_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_4 
       (.I0(b0_reg_5463[31]),
        .I1(\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_n_3 ),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_5 
       (.I0(b0_reg_5463[31]),
        .I1(\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_n_3 ),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_6 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_2_i_i_fu_1274_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_2_i_i_fu_1274_p2[6]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_7 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_2_i_i_fu_1274_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_2_i_i_fu_1274_p2[4]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_8 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_2_i_i_fu_1274_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_2_i_i_fu_1274_p2[2]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \flag_val_V_assign_lo_5_reg_5613[1]_i_9 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_2_i_i_fu_1274_p2[1]),
        .I2(r_V_6_2_i_i_fu_1274_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\flag_val_V_assign_lo_5_reg_5613[1]_i_9_n_0 ));
  FDRE \flag_val_V_assign_lo_5_reg_5613_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_65_2_i_i_fu_1312_p2),
        .Q(flag_val_V_assign_lo_5_reg_5613[0]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_1 
       (.CI(\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_65_2_i_i_fu_1312_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_n_3 }));
  CARRY4 \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_0 ,\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_1 ,\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_2 ,\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_5_reg_5613[0]_i_4_n_0 ,\flag_val_V_assign_lo_5_reg_5613[0]_i_5_n_0 ,\flag_val_V_assign_lo_5_reg_5613[0]_i_6_n_0 ,\flag_val_V_assign_lo_5_reg_5613[0]_i_7_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_val_V_assign_lo_5_reg_5613[0]_i_8_n_0 ,\flag_val_V_assign_lo_5_reg_5613[0]_i_9_n_0 ,\flag_val_V_assign_lo_5_reg_5613[0]_i_10_n_0 ,\flag_val_V_assign_lo_5_reg_5613[0]_i_11_n_0 }));
  CARRY4 \flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3 
       (.CI(\r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_CO_UNCONNECTED [3:1],\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \flag_val_V_assign_lo_5_reg_5613_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(flag_val_V_assign_lo_5_fu_1336_p3),
        .Q(flag_val_V_assign_lo_5_reg_5613[1]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_5_reg_5613_reg[1]_i_2 
       (.CI(\flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_5_reg_5613_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_67_2_i_i_fu_1317_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_5_reg_5613[1]_i_4_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_5_reg_5613_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_5_reg_5613[1]_i_5_n_0 }));
  CARRY4 \flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_0 ,\flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_1 ,\flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_2 ,\flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_5_reg_5613[1]_i_6_n_0 ,\flag_val_V_assign_lo_5_reg_5613[1]_i_7_n_0 ,\flag_val_V_assign_lo_5_reg_5613[1]_i_8_n_0 ,\flag_val_V_assign_lo_5_reg_5613[1]_i_9_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_5_reg_5613_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_val_V_assign_lo_5_reg_5613[1]_i_10_n_0 ,\flag_val_V_assign_lo_5_reg_5613[1]_i_11_n_0 ,\flag_val_V_assign_lo_5_reg_5613[1]_i_12_n_0 ,\flag_val_V_assign_lo_5_reg_5613[1]_i_13_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_10 
       (.I0(r_V_6_3_i_i_fu_1358_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_3_i_i_fu_1358_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_11 
       (.I0(r_V_6_3_i_i_fu_1358_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_3_i_i_fu_1358_p2[1]),
        .I3(rhs_V_reg_5422[1]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_4 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_3_i_i_fu_1358_p2[7]),
        .I2(r_V_6_3_i_i_fu_1358_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_5 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_3_i_i_fu_1358_p2[5]),
        .I2(r_V_6_3_i_i_fu_1358_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_6 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_3_i_i_fu_1358_p2[3]),
        .I2(r_V_6_3_i_i_fu_1358_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_7 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_3_i_i_fu_1358_p2[1]),
        .I2(b0_reg_5463[0]),
        .I3(r_V_6_3_i_i_fu_1358_p2[0]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_8 
       (.I0(r_V_6_3_i_i_fu_1358_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_3_i_i_fu_1358_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[0]_i_9 
       (.I0(r_V_6_3_i_i_fu_1358_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_3_i_i_fu_1358_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\flag_val_V_assign_lo_7_reg_5637[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_1 
       (.I0(tmp_67_3_i_i_fu_1401_p2),
        .I1(tmp_65_3_i_i_fu_1396_p2),
        .O(flag_val_V_assign_lo_7_fu_1420_p3));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_10 
       (.I0(r_V_6_3_i_i_fu_1358_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_3_i_i_fu_1358_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_11 
       (.I0(r_V_6_3_i_i_fu_1358_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_3_i_i_fu_1358_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_12 
       (.I0(r_V_6_3_i_i_fu_1358_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_3_i_i_fu_1358_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_13 
       (.I0(r_V_6_3_i_i_fu_1358_p2[1]),
        .I1(b0_reg_5463[1]),
        .I2(r_V_6_3_i_i_fu_1358_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_4 
       (.I0(b0_reg_5463[31]),
        .I1(\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_n_3 ),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_5 
       (.I0(b0_reg_5463[31]),
        .I1(\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_n_3 ),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_6 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_3_i_i_fu_1358_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_3_i_i_fu_1358_p2[6]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_7 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_3_i_i_fu_1358_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_3_i_i_fu_1358_p2[4]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_8 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_3_i_i_fu_1358_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_3_i_i_fu_1358_p2[2]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_val_V_assign_lo_7_reg_5637[1]_i_9 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_3_i_i_fu_1358_p2[1]),
        .I2(b0_reg_5463[0]),
        .I3(r_V_6_3_i_i_fu_1358_p2[0]),
        .O(\flag_val_V_assign_lo_7_reg_5637[1]_i_9_n_0 ));
  FDRE \flag_val_V_assign_lo_7_reg_5637_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_65_3_i_i_fu_1396_p2),
        .Q(flag_val_V_assign_lo_7_reg_5637[0]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_1 
       (.CI(\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_65_3_i_i_fu_1396_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_n_3 }));
  CARRY4 \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_0 ,\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_1 ,\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_2 ,\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_7_reg_5637[0]_i_4_n_0 ,\flag_val_V_assign_lo_7_reg_5637[0]_i_5_n_0 ,\flag_val_V_assign_lo_7_reg_5637[0]_i_6_n_0 ,\flag_val_V_assign_lo_7_reg_5637[0]_i_7_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_val_V_assign_lo_7_reg_5637[0]_i_8_n_0 ,\flag_val_V_assign_lo_7_reg_5637[0]_i_9_n_0 ,\flag_val_V_assign_lo_7_reg_5637[0]_i_10_n_0 ,\flag_val_V_assign_lo_7_reg_5637[0]_i_11_n_0 }));
  CARRY4 \flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3 
       (.CI(\r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_CO_UNCONNECTED [3:1],\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \flag_val_V_assign_lo_7_reg_5637_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(flag_val_V_assign_lo_7_fu_1420_p3),
        .Q(flag_val_V_assign_lo_7_reg_5637[1]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_7_reg_5637_reg[1]_i_2 
       (.CI(\flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_7_reg_5637_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_67_3_i_i_fu_1401_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_7_reg_5637[1]_i_4_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_7_reg_5637_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_7_reg_5637[1]_i_5_n_0 }));
  CARRY4 \flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_0 ,\flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_1 ,\flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_2 ,\flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_7_reg_5637[1]_i_6_n_0 ,\flag_val_V_assign_lo_7_reg_5637[1]_i_7_n_0 ,\flag_val_V_assign_lo_7_reg_5637[1]_i_8_n_0 ,\flag_val_V_assign_lo_7_reg_5637[1]_i_9_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_7_reg_5637_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_val_V_assign_lo_7_reg_5637[1]_i_10_n_0 ,\flag_val_V_assign_lo_7_reg_5637[1]_i_11_n_0 ,\flag_val_V_assign_lo_7_reg_5637[1]_i_12_n_0 ,\flag_val_V_assign_lo_7_reg_5637[1]_i_13_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_10 
       (.I0(r_V_i_i_fu_1096_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_i_i_fu_1096_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_11 
       (.I0(r_V_i_i_fu_1096_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_i_i_fu_1096_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_4 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_i_i_fu_1096_p2[7]),
        .I2(r_V_i_i_fu_1096_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_5 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_i_i_fu_1096_p2[5]),
        .I2(r_V_i_i_fu_1096_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_6 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_i_i_fu_1096_p2[3]),
        .I2(r_V_i_i_fu_1096_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_7 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_i_i_fu_1096_p2[1]),
        .I2(r_V_i_i_fu_1096_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_8 
       (.I0(r_V_i_i_fu_1096_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_i_i_fu_1096_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_5572[0]_i_9 
       (.I0(r_V_i_i_fu_1096_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_i_i_fu_1096_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\flag_val_V_assign_lo_reg_5572[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_val_V_assign_lo_reg_5572[1]_i_1 
       (.I0(tmp_60_i_i_fu_1117_p2),
        .I1(tmp_59_i_i_fu_1112_p2),
        .O(flag_val_V_assign_lo_fu_1136_p3));
  FDRE \flag_val_V_assign_lo_reg_5572_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_59_i_i_fu_1112_p2),
        .Q(flag_val_V_assign_lo_reg_5572[0]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_reg_5572_reg[0]_i_1 
       (.CI(\flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_59_i_i_fu_1112_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_reg_5572_reg[0]_i_3_n_3 }));
  CARRY4 \flag_val_V_assign_lo_reg_5572_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_0 ,\flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_1 ,\flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_2 ,\flag_val_V_assign_lo_reg_5572_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_reg_5572[0]_i_4_n_0 ,\flag_val_V_assign_lo_reg_5572[0]_i_5_n_0 ,\flag_val_V_assign_lo_reg_5572[0]_i_6_n_0 ,\flag_val_V_assign_lo_reg_5572[0]_i_7_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_val_V_assign_lo_reg_5572[0]_i_8_n_0 ,\flag_val_V_assign_lo_reg_5572[0]_i_9_n_0 ,\flag_val_V_assign_lo_reg_5572[0]_i_10_n_0 ,\flag_val_V_assign_lo_reg_5572[0]_i_11_n_0 }));
  CARRY4 \flag_val_V_assign_lo_reg_5572_reg[0]_i_3 
       (.CI(\r_V_i_i_reg_5554_reg[7]_i_1_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_3_CO_UNCONNECTED [3:1],\flag_val_V_assign_lo_reg_5572_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_reg_5572_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \flag_val_V_assign_lo_reg_5572_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(flag_val_V_assign_lo_fu_1136_p3),
        .Q(flag_val_V_assign_lo_reg_5572[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s grp_reg_int_s_fu_2767
       (.CO(grp_reg_int_s_fu_2807_n_0),
        .D({grp_reg_int_s_fu_3087_in_r[31],grp_reg_int_s_fu_3087_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2807_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2807_n_1,grp_reg_int_s_fu_2807_n_2,grp_reg_int_s_fu_2807_n_3,grp_reg_int_s_fu_2807_n_4,grp_reg_int_s_fu_2807_n_5,grp_reg_int_s_fu_2807_n_6,grp_reg_int_s_fu_2807_n_7,grp_reg_int_s_fu_2807_n_8,grp_reg_int_s_fu_2807_n_9}),
        .\flag_d_min2_1_reg_5913_reg[8] (ap_return),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_1 grp_reg_int_s_fu_2787
       (.CO(grp_reg_int_s_fu_2787_n_0),
        .DI(grp_reg_int_s_fu_2787_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2827_n_1,grp_reg_int_s_fu_2827_n_2,grp_reg_int_s_fu_2827_n_3,grp_reg_int_s_fu_2827_n_4,grp_reg_int_s_fu_2827_n_5,grp_reg_int_s_fu_2827_n_6,grp_reg_int_s_fu_2827_n_7,grp_reg_int_s_fu_2827_n_8,grp_reg_int_s_fu_2827_n_9}),
        .\flag_d_max2_1_reg_5919_reg[8] ({grp_reg_int_s_fu_2787_n_1,grp_reg_int_s_fu_2787_n_2,grp_reg_int_s_fu_2787_n_3,grp_reg_int_s_fu_2787_n_4,grp_reg_int_s_fu_2787_n_5,grp_reg_int_s_fu_2787_n_6,grp_reg_int_s_fu_2787_n_7,grp_reg_int_s_fu_2787_n_8,grp_reg_int_s_fu_2787_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_2 grp_reg_int_s_fu_2807
       (.CO(grp_reg_int_s_fu_2847_n_0),
        .D(ap_return),
        .DI(grp_reg_int_s_fu_2847_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644),
        .\ap_return_reg[31] (grp_reg_int_s_fu_2807_n_0),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_2807_n_1,grp_reg_int_s_fu_2807_n_2,grp_reg_int_s_fu_2807_n_3,grp_reg_int_s_fu_2807_n_4,grp_reg_int_s_fu_2807_n_5,grp_reg_int_s_fu_2807_n_6,grp_reg_int_s_fu_2807_n_7,grp_reg_int_s_fu_2807_n_8,grp_reg_int_s_fu_2807_n_9}),
        .\ap_return_reg[31]_1 (grp_reg_int_s_fu_2807_n_10),
        .\ap_return_reg[31]_2 ({grp_reg_int_s_fu_3127_in_r[31],grp_reg_int_s_fu_3127_in_r[7:0]}),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2847_n_1,grp_reg_int_s_fu_2847_n_2,grp_reg_int_s_fu_2847_n_3,grp_reg_int_s_fu_2847_n_4,grp_reg_int_s_fu_2847_n_5,grp_reg_int_s_fu_2847_n_6,grp_reg_int_s_fu_2847_n_7,grp_reg_int_s_fu_2847_n_8,grp_reg_int_s_fu_2847_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_3 grp_reg_int_s_fu_2827
       (.CO(grp_reg_int_s_fu_2827_n_0),
        .D({grp_reg_int_s_fu_3107_in_r[31],grp_reg_int_s_fu_3107_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2787_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_2827_n_1,grp_reg_int_s_fu_2827_n_2,grp_reg_int_s_fu_2827_n_3,grp_reg_int_s_fu_2827_n_4,grp_reg_int_s_fu_2827_n_5,grp_reg_int_s_fu_2827_n_6,grp_reg_int_s_fu_2827_n_7,grp_reg_int_s_fu_2827_n_8,grp_reg_int_s_fu_2827_n_9}),
        .\ap_return_reg[31]_0 (grp_reg_int_s_fu_2827_n_10),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_2787_n_0),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2787_n_1,grp_reg_int_s_fu_2787_n_2,grp_reg_int_s_fu_2787_n_3,grp_reg_int_s_fu_2787_n_4,grp_reg_int_s_fu_2787_n_5,grp_reg_int_s_fu_2787_n_6,grp_reg_int_s_fu_2787_n_7,grp_reg_int_s_fu_2787_n_8,grp_reg_int_s_fu_2787_n_9}),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2867_n_1,grp_reg_int_s_fu_2867_n_2,grp_reg_int_s_fu_2867_n_3,grp_reg_int_s_fu_2867_n_4,grp_reg_int_s_fu_2867_n_5,grp_reg_int_s_fu_2867_n_6,grp_reg_int_s_fu_2867_n_7,grp_reg_int_s_fu_2867_n_8,grp_reg_int_s_fu_2867_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_4 grp_reg_int_s_fu_2847
       (.CO(grp_reg_int_s_fu_2847_n_0),
        .D({grp_reg_int_s_fu_3167_in_r[31],grp_reg_int_s_fu_3167_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2887_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_2847_n_1,grp_reg_int_s_fu_2847_n_2,grp_reg_int_s_fu_2847_n_3,grp_reg_int_s_fu_2847_n_4,grp_reg_int_s_fu_2847_n_5,grp_reg_int_s_fu_2847_n_6,grp_reg_int_s_fu_2847_n_7,grp_reg_int_s_fu_2847_n_8,grp_reg_int_s_fu_2847_n_9}),
        .\ap_return_reg[31]_0 (grp_reg_int_s_fu_2847_n_10),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_2887_n_0),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2887_n_1,grp_reg_int_s_fu_2887_n_2,grp_reg_int_s_fu_2887_n_3,grp_reg_int_s_fu_2887_n_4,grp_reg_int_s_fu_2887_n_5,grp_reg_int_s_fu_2887_n_6,grp_reg_int_s_fu_2887_n_7,grp_reg_int_s_fu_2887_n_8,grp_reg_int_s_fu_2887_n_9}),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2807_n_1,grp_reg_int_s_fu_2807_n_2,grp_reg_int_s_fu_2807_n_3,grp_reg_int_s_fu_2807_n_4,grp_reg_int_s_fu_2807_n_5,grp_reg_int_s_fu_2807_n_6,grp_reg_int_s_fu_2807_n_7,grp_reg_int_s_fu_2807_n_8,grp_reg_int_s_fu_2807_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_5 grp_reg_int_s_fu_2867
       (.CO(grp_reg_int_s_fu_2827_n_0),
        .D({grp_reg_int_s_fu_3147_in_r[31],grp_reg_int_s_fu_3147_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2867_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673),
        .\ap_return_reg[31] (grp_reg_int_s_fu_2867_n_0),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_2867_n_1,grp_reg_int_s_fu_2867_n_2,grp_reg_int_s_fu_2867_n_3,grp_reg_int_s_fu_2867_n_4,grp_reg_int_s_fu_2867_n_5,grp_reg_int_s_fu_2867_n_6,grp_reg_int_s_fu_2867_n_7,grp_reg_int_s_fu_2867_n_8,grp_reg_int_s_fu_2867_n_9}),
        .\ap_return_reg[8]_0 (grp_reg_int_s_fu_2827_n_10),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2827_n_1,grp_reg_int_s_fu_2827_n_2,grp_reg_int_s_fu_2827_n_3,grp_reg_int_s_fu_2827_n_4,grp_reg_int_s_fu_2827_n_5,grp_reg_int_s_fu_2827_n_6,grp_reg_int_s_fu_2827_n_7,grp_reg_int_s_fu_2827_n_8,grp_reg_int_s_fu_2827_n_9}),
        .\ap_return_reg[8]_2 ({grp_reg_int_s_fu_2907_n_1,grp_reg_int_s_fu_2907_n_2,grp_reg_int_s_fu_2907_n_3,grp_reg_int_s_fu_2907_n_4,grp_reg_int_s_fu_2907_n_5,grp_reg_int_s_fu_2907_n_6,grp_reg_int_s_fu_2907_n_7,grp_reg_int_s_fu_2907_n_8,grp_reg_int_s_fu_2907_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_6 grp_reg_int_s_fu_2887
       (.CO(grp_reg_int_s_fu_2927_n_0),
        .D({grp_reg_int_s_fu_3207_in_r[31],grp_reg_int_s_fu_3207_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2927_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563),
        .\ap_return_reg[31] (grp_reg_int_s_fu_2887_n_0),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_2887_n_1,grp_reg_int_s_fu_2887_n_2,grp_reg_int_s_fu_2887_n_3,grp_reg_int_s_fu_2887_n_4,grp_reg_int_s_fu_2887_n_5,grp_reg_int_s_fu_2887_n_6,grp_reg_int_s_fu_2887_n_7,grp_reg_int_s_fu_2887_n_8,grp_reg_int_s_fu_2887_n_9}),
        .\ap_return_reg[31]_1 (grp_reg_int_s_fu_2887_n_10),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2927_n_1,grp_reg_int_s_fu_2927_n_2,grp_reg_int_s_fu_2927_n_3,grp_reg_int_s_fu_2927_n_4,grp_reg_int_s_fu_2927_n_5,grp_reg_int_s_fu_2927_n_6,grp_reg_int_s_fu_2927_n_7,grp_reg_int_s_fu_2927_n_8,grp_reg_int_s_fu_2927_n_9}),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2847_n_1,grp_reg_int_s_fu_2847_n_2,grp_reg_int_s_fu_2847_n_3,grp_reg_int_s_fu_2847_n_4,grp_reg_int_s_fu_2847_n_5,grp_reg_int_s_fu_2847_n_6,grp_reg_int_s_fu_2847_n_7,grp_reg_int_s_fu_2847_n_8,grp_reg_int_s_fu_2847_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_7 grp_reg_int_s_fu_2907
       (.CO(grp_reg_int_s_fu_2907_n_0),
        .D({grp_reg_int_s_fu_3187_in_r[31],grp_reg_int_s_fu_3187_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2867_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_2907_n_1,grp_reg_int_s_fu_2907_n_2,grp_reg_int_s_fu_2907_n_3,grp_reg_int_s_fu_2907_n_4,grp_reg_int_s_fu_2907_n_5,grp_reg_int_s_fu_2907_n_6,grp_reg_int_s_fu_2907_n_7,grp_reg_int_s_fu_2907_n_8,grp_reg_int_s_fu_2907_n_9}),
        .\ap_return_reg[31]_0 (grp_reg_int_s_fu_2907_n_10),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_2867_n_0),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2867_n_1,grp_reg_int_s_fu_2867_n_2,grp_reg_int_s_fu_2867_n_3,grp_reg_int_s_fu_2867_n_4,grp_reg_int_s_fu_2867_n_5,grp_reg_int_s_fu_2867_n_6,grp_reg_int_s_fu_2867_n_7,grp_reg_int_s_fu_2867_n_8,grp_reg_int_s_fu_2867_n_9}),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2947_n_0,grp_reg_int_s_fu_2947_n_1,grp_reg_int_s_fu_2947_n_2,grp_reg_int_s_fu_2947_n_3,grp_reg_int_s_fu_2947_n_4,grp_reg_int_s_fu_2947_n_5,grp_reg_int_s_fu_2947_n_6,grp_reg_int_s_fu_2947_n_7,grp_reg_int_s_fu_2947_n_8}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_8 grp_reg_int_s_fu_2927
       (.CO(grp_reg_int_s_fu_2927_n_0),
        .DI(grp_reg_int_s_fu_2927_n_10),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2887_n_1,grp_reg_int_s_fu_2887_n_2,grp_reg_int_s_fu_2887_n_3,grp_reg_int_s_fu_2887_n_4,grp_reg_int_s_fu_2887_n_5,grp_reg_int_s_fu_2887_n_6,grp_reg_int_s_fu_2887_n_7,grp_reg_int_s_fu_2887_n_8,grp_reg_int_s_fu_2887_n_9}),
        .\flag_d_min2_9_reg_5925_reg[8] ({grp_reg_int_s_fu_2927_n_1,grp_reg_int_s_fu_2927_n_2,grp_reg_int_s_fu_2927_n_3,grp_reg_int_s_fu_2927_n_4,grp_reg_int_s_fu_2927_n_5,grp_reg_int_s_fu_2927_n_6,grp_reg_int_s_fu_2927_n_7,grp_reg_int_s_fu_2927_n_8,grp_reg_int_s_fu_2927_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_9 grp_reg_int_s_fu_2947
       (.CO(grp_reg_int_s_fu_2907_n_0),
        .D({grp_reg_int_s_fu_3227_in_r[31],grp_reg_int_s_fu_3227_in_r[7:0]}),
        .Q(ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] (ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586),
        .\ap_return_reg[8]_0 (grp_reg_int_s_fu_2907_n_10),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2907_n_1,grp_reg_int_s_fu_2907_n_2,grp_reg_int_s_fu_2907_n_3,grp_reg_int_s_fu_2907_n_4,grp_reg_int_s_fu_2907_n_5,grp_reg_int_s_fu_2907_n_6,grp_reg_int_s_fu_2907_n_7,grp_reg_int_s_fu_2907_n_8,grp_reg_int_s_fu_2907_n_9}),
        .\flag_d_max2_9_reg_5931_reg[8] ({grp_reg_int_s_fu_2947_n_0,grp_reg_int_s_fu_2947_n_1,grp_reg_int_s_fu_2947_n_2,grp_reg_int_s_fu_2947_n_3,grp_reg_int_s_fu_2947_n_4,grp_reg_int_s_fu_2947_n_5,grp_reg_int_s_fu_2947_n_6,grp_reg_int_s_fu_2947_n_7,grp_reg_int_s_fu_2947_n_8}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_10 grp_reg_int_s_fu_2967
       (.CO(grp_reg_int_s_fu_3007_n_0),
        .D({grp_reg_int_s_fu_3283_in_r[31],grp_reg_int_s_fu_3283_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3007_n_10),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] (ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_2967_n_0,grp_reg_int_s_fu_2967_n_1,grp_reg_int_s_fu_2967_n_2,grp_reg_int_s_fu_2967_n_3,grp_reg_int_s_fu_2967_n_4,grp_reg_int_s_fu_2967_n_5,grp_reg_int_s_fu_2967_n_6,grp_reg_int_s_fu_2967_n_7,grp_reg_int_s_fu_2967_n_8}),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3245_in_r[31],grp_reg_int_s_fu_3245_in_r[7:0]}),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_3007_n_1,grp_reg_int_s_fu_3007_n_2,grp_reg_int_s_fu_3007_n_3,grp_reg_int_s_fu_3007_n_4,grp_reg_int_s_fu_3007_n_5,grp_reg_int_s_fu_3007_n_6,grp_reg_int_s_fu_3007_n_7,grp_reg_int_s_fu_3007_n_8,grp_reg_int_s_fu_3007_n_9}),
        .\flag_d_min2_9_reg_5925_reg[8] (flag_d_min2_9_reg_5925),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_11 grp_reg_int_s_fu_2987
       (.CO(grp_reg_int_s_fu_2987_n_0),
        .D({grp_reg_int_s_fu_3263_in_r[31],grp_reg_int_s_fu_3263_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2987_n_10),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] (ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_2987_n_1,grp_reg_int_s_fu_2987_n_2,grp_reg_int_s_fu_2987_n_3,grp_reg_int_s_fu_2987_n_4,grp_reg_int_s_fu_2987_n_5,grp_reg_int_s_fu_2987_n_6,grp_reg_int_s_fu_2987_n_7,grp_reg_int_s_fu_2987_n_8,grp_reg_int_s_fu_2987_n_9}),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_3027_n_1,grp_reg_int_s_fu_3027_n_2,grp_reg_int_s_fu_3027_n_3,grp_reg_int_s_fu_3027_n_4,grp_reg_int_s_fu_3027_n_5,grp_reg_int_s_fu_3027_n_6,grp_reg_int_s_fu_3027_n_7,grp_reg_int_s_fu_3027_n_8,grp_reg_int_s_fu_3027_n_9}),
        .\flag_d_max2_9_reg_5931_reg[8] (flag_d_max2_9_reg_5931),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_12 grp_reg_int_s_fu_3007
       (.CO(grp_reg_int_s_fu_3047_n_0),
        .D({grp_reg_int_s_fu_3323_in_r[31],grp_reg_int_s_fu_3323_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3047_n_10),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] (ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702),
        .\ap_return_reg[31] (grp_reg_int_s_fu_3007_n_0),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3007_n_1,grp_reg_int_s_fu_3007_n_2,grp_reg_int_s_fu_3007_n_3,grp_reg_int_s_fu_3007_n_4,grp_reg_int_s_fu_3007_n_5,grp_reg_int_s_fu_3007_n_6,grp_reg_int_s_fu_3007_n_7,grp_reg_int_s_fu_3007_n_8,grp_reg_int_s_fu_3007_n_9}),
        .\ap_return_reg[31]_1 (grp_reg_int_s_fu_3007_n_10),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_3047_n_1,grp_reg_int_s_fu_3047_n_2,grp_reg_int_s_fu_3047_n_3,grp_reg_int_s_fu_3047_n_4,grp_reg_int_s_fu_3047_n_5,grp_reg_int_s_fu_3047_n_6,grp_reg_int_s_fu_3047_n_7,grp_reg_int_s_fu_3047_n_8,grp_reg_int_s_fu_3047_n_9}),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_2967_n_0,grp_reg_int_s_fu_2967_n_1,grp_reg_int_s_fu_2967_n_2,grp_reg_int_s_fu_2967_n_3,grp_reg_int_s_fu_2967_n_4,grp_reg_int_s_fu_2967_n_5,grp_reg_int_s_fu_2967_n_6,grp_reg_int_s_fu_2967_n_7,grp_reg_int_s_fu_2967_n_8}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_13 grp_reg_int_s_fu_3027
       (.CO(grp_reg_int_s_fu_3027_n_0),
        .D({grp_reg_int_s_fu_3303_in_r[31],grp_reg_int_s_fu_3303_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_2987_n_10),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] (ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_3027_n_1,grp_reg_int_s_fu_3027_n_2,grp_reg_int_s_fu_3027_n_3,grp_reg_int_s_fu_3027_n_4,grp_reg_int_s_fu_3027_n_5,grp_reg_int_s_fu_3027_n_6,grp_reg_int_s_fu_3027_n_7,grp_reg_int_s_fu_3027_n_8,grp_reg_int_s_fu_3027_n_9}),
        .\ap_return_reg[31]_0 (grp_reg_int_s_fu_3027_n_10),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_2987_n_0),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_2987_n_1,grp_reg_int_s_fu_2987_n_2,grp_reg_int_s_fu_2987_n_3,grp_reg_int_s_fu_2987_n_4,grp_reg_int_s_fu_2987_n_5,grp_reg_int_s_fu_2987_n_6,grp_reg_int_s_fu_2987_n_7,grp_reg_int_s_fu_2987_n_8,grp_reg_int_s_fu_2987_n_9}),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_3067_n_0,grp_reg_int_s_fu_3067_n_1,grp_reg_int_s_fu_3067_n_2,grp_reg_int_s_fu_3067_n_3,grp_reg_int_s_fu_3067_n_4,grp_reg_int_s_fu_3067_n_5,grp_reg_int_s_fu_3067_n_6,grp_reg_int_s_fu_3067_n_7,grp_reg_int_s_fu_3067_n_8}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_14 grp_reg_int_s_fu_3047
       (.CO(grp_reg_int_s_fu_3047_n_0),
        .D({grp_reg_int_s_fu_3361_in_r[31],grp_reg_int_s_fu_3361_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3047_n_10),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] (ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_3047_n_1,grp_reg_int_s_fu_3047_n_2,grp_reg_int_s_fu_3047_n_3,grp_reg_int_s_fu_3047_n_4,grp_reg_int_s_fu_3047_n_5,grp_reg_int_s_fu_3047_n_6,grp_reg_int_s_fu_3047_n_7,grp_reg_int_s_fu_3047_n_8,grp_reg_int_s_fu_3047_n_9}),
        .\ap_return_reg[8]_0 ({grp_reg_int_s_fu_3007_n_1,grp_reg_int_s_fu_3007_n_2,grp_reg_int_s_fu_3007_n_3,grp_reg_int_s_fu_3007_n_4,grp_reg_int_s_fu_3007_n_5,grp_reg_int_s_fu_3007_n_6,grp_reg_int_s_fu_3007_n_7,grp_reg_int_s_fu_3007_n_8,grp_reg_int_s_fu_3007_n_9}),
        .\flag_d_min2_1_reg_5913_reg[8] (flag_d_min2_1_reg_5913),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_15 grp_reg_int_s_fu_3067
       (.CO(grp_reg_int_s_fu_3027_n_0),
        .D({grp_reg_int_s_fu_3379_in_r[31],grp_reg_int_s_fu_3379_in_r[7:0]}),
        .Q(ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] (ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722),
        .\ap_return_reg[31] ({grp_reg_int_s_fu_3067_n_0,grp_reg_int_s_fu_3067_n_1,grp_reg_int_s_fu_3067_n_2,grp_reg_int_s_fu_3067_n_3,grp_reg_int_s_fu_3067_n_4,grp_reg_int_s_fu_3067_n_5,grp_reg_int_s_fu_3067_n_6,grp_reg_int_s_fu_3067_n_7,grp_reg_int_s_fu_3067_n_8}),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3343_in_r[31],grp_reg_int_s_fu_3343_in_r[7:0]}),
        .\ap_return_reg[8]_0 (grp_reg_int_s_fu_3027_n_10),
        .\ap_return_reg[8]_1 ({grp_reg_int_s_fu_3027_n_1,grp_reg_int_s_fu_3027_n_2,grp_reg_int_s_fu_3027_n_3,grp_reg_int_s_fu_3027_n_4,grp_reg_int_s_fu_3027_n_5,grp_reg_int_s_fu_3027_n_6,grp_reg_int_s_fu_3027_n_7,grp_reg_int_s_fu_3027_n_8,grp_reg_int_s_fu_3027_n_9}),
        .\flag_d_max2_1_reg_5919_reg[8] (flag_d_max2_1_reg_5919),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_16 grp_reg_int_s_fu_3087
       (.CO(grp_reg_int_s_fu_3167_n_0),
        .D({grp_reg_int_s_fu_3087_in_r[31],grp_reg_int_s_fu_3087_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3167_n_10),
        .Q({grp_reg_int_s_fu_3087_n_0,grp_reg_int_s_fu_3087_n_1,grp_reg_int_s_fu_3087_n_2,grp_reg_int_s_fu_3087_n_3,grp_reg_int_s_fu_3087_n_4,grp_reg_int_s_fu_3087_n_5,grp_reg_int_s_fu_3087_n_6,grp_reg_int_s_fu_3087_n_7,grp_reg_int_s_fu_3087_n_8}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3399_in_r[31],grp_reg_int_s_fu_3399_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3167_n_1,grp_reg_int_s_fu_3167_n_2,grp_reg_int_s_fu_3167_n_3,grp_reg_int_s_fu_3167_n_4,grp_reg_int_s_fu_3167_n_5,grp_reg_int_s_fu_3167_n_6,grp_reg_int_s_fu_3167_n_7,grp_reg_int_s_fu_3167_n_8,grp_reg_int_s_fu_3167_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_17 grp_reg_int_s_fu_3107
       (.CO(grp_reg_int_s_fu_3107_n_0),
        .D({grp_reg_int_s_fu_3107_in_r[31],grp_reg_int_s_fu_3107_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3107_n_10),
        .Q({grp_reg_int_s_fu_3107_n_1,grp_reg_int_s_fu_3107_n_2,grp_reg_int_s_fu_3107_n_3,grp_reg_int_s_fu_3107_n_4,grp_reg_int_s_fu_3107_n_5,grp_reg_int_s_fu_3107_n_6,grp_reg_int_s_fu_3107_n_7,grp_reg_int_s_fu_3107_n_8,grp_reg_int_s_fu_3107_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3187_n_0,grp_reg_int_s_fu_3187_n_1,grp_reg_int_s_fu_3187_n_2,grp_reg_int_s_fu_3187_n_3,grp_reg_int_s_fu_3187_n_4,grp_reg_int_s_fu_3187_n_5,grp_reg_int_s_fu_3187_n_6,grp_reg_int_s_fu_3187_n_7,grp_reg_int_s_fu_3187_n_8}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_18 grp_reg_int_s_fu_3127
       (.CO(grp_reg_int_s_fu_3207_n_0),
        .D({grp_reg_int_s_fu_3127_in_r[31],grp_reg_int_s_fu_3127_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3207_n_10),
        .Q({grp_reg_int_s_fu_3127_n_0,grp_reg_int_s_fu_3127_n_1,grp_reg_int_s_fu_3127_n_2,grp_reg_int_s_fu_3127_n_3,grp_reg_int_s_fu_3127_n_4,grp_reg_int_s_fu_3127_n_5,grp_reg_int_s_fu_3127_n_6,grp_reg_int_s_fu_3127_n_7,grp_reg_int_s_fu_3127_n_8}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3439_in_r[31],grp_reg_int_s_fu_3439_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3207_n_1,grp_reg_int_s_fu_3207_n_2,grp_reg_int_s_fu_3207_n_3,grp_reg_int_s_fu_3207_n_4,grp_reg_int_s_fu_3207_n_5,grp_reg_int_s_fu_3207_n_6,grp_reg_int_s_fu_3207_n_7,grp_reg_int_s_fu_3207_n_8,grp_reg_int_s_fu_3207_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_19 grp_reg_int_s_fu_3147
       (.CO(grp_reg_int_s_fu_3147_n_0),
        .D({grp_reg_int_s_fu_3147_in_r[31],grp_reg_int_s_fu_3147_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3147_n_10),
        .Q({grp_reg_int_s_fu_3147_n_1,grp_reg_int_s_fu_3147_n_2,grp_reg_int_s_fu_3147_n_3,grp_reg_int_s_fu_3147_n_4,grp_reg_int_s_fu_3147_n_5,grp_reg_int_s_fu_3147_n_6,grp_reg_int_s_fu_3147_n_7,grp_reg_int_s_fu_3147_n_8,grp_reg_int_s_fu_3147_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3227_n_0,grp_reg_int_s_fu_3227_n_1,grp_reg_int_s_fu_3227_n_2,grp_reg_int_s_fu_3227_n_3,grp_reg_int_s_fu_3227_n_4,grp_reg_int_s_fu_3227_n_5,grp_reg_int_s_fu_3227_n_6,grp_reg_int_s_fu_3227_n_7,grp_reg_int_s_fu_3227_n_8}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_20 grp_reg_int_s_fu_3167
       (.CO(grp_reg_int_s_fu_3167_n_0),
        .D({grp_reg_int_s_fu_3087_n_0,grp_reg_int_s_fu_3087_n_1,grp_reg_int_s_fu_3087_n_2,grp_reg_int_s_fu_3087_n_3,grp_reg_int_s_fu_3087_n_4,grp_reg_int_s_fu_3087_n_5,grp_reg_int_s_fu_3087_n_6,grp_reg_int_s_fu_3087_n_7,grp_reg_int_s_fu_3087_n_8}),
        .DI(grp_reg_int_s_fu_3167_n_10),
        .Q({grp_reg_int_s_fu_3167_n_1,grp_reg_int_s_fu_3167_n_2,grp_reg_int_s_fu_3167_n_3,grp_reg_int_s_fu_3167_n_4,grp_reg_int_s_fu_3167_n_5,grp_reg_int_s_fu_3167_n_6,grp_reg_int_s_fu_3167_n_7,grp_reg_int_s_fu_3167_n_8,grp_reg_int_s_fu_3167_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[8] ({grp_reg_int_s_fu_3167_in_r[31],grp_reg_int_s_fu_3167_in_r[7:0]}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_21 grp_reg_int_s_fu_3187
       (.CO(grp_reg_int_s_fu_3107_n_0),
        .D({grp_reg_int_s_fu_3187_in_r[31],grp_reg_int_s_fu_3187_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3107_n_10),
        .Q({grp_reg_int_s_fu_3187_n_0,grp_reg_int_s_fu_3187_n_1,grp_reg_int_s_fu_3187_n_2,grp_reg_int_s_fu_3187_n_3,grp_reg_int_s_fu_3187_n_4,grp_reg_int_s_fu_3187_n_5,grp_reg_int_s_fu_3187_n_6,grp_reg_int_s_fu_3187_n_7,grp_reg_int_s_fu_3187_n_8}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3419_in_r[31],grp_reg_int_s_fu_3419_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3107_n_1,grp_reg_int_s_fu_3107_n_2,grp_reg_int_s_fu_3107_n_3,grp_reg_int_s_fu_3107_n_4,grp_reg_int_s_fu_3107_n_5,grp_reg_int_s_fu_3107_n_6,grp_reg_int_s_fu_3107_n_7,grp_reg_int_s_fu_3107_n_8,grp_reg_int_s_fu_3107_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_22 grp_reg_int_s_fu_3207
       (.CO(grp_reg_int_s_fu_3207_n_0),
        .D({grp_reg_int_s_fu_3127_n_0,grp_reg_int_s_fu_3127_n_1,grp_reg_int_s_fu_3127_n_2,grp_reg_int_s_fu_3127_n_3,grp_reg_int_s_fu_3127_n_4,grp_reg_int_s_fu_3127_n_5,grp_reg_int_s_fu_3127_n_6,grp_reg_int_s_fu_3127_n_7,grp_reg_int_s_fu_3127_n_8}),
        .DI(grp_reg_int_s_fu_3207_n_10),
        .Q({grp_reg_int_s_fu_3207_n_1,grp_reg_int_s_fu_3207_n_2,grp_reg_int_s_fu_3207_n_3,grp_reg_int_s_fu_3207_n_4,grp_reg_int_s_fu_3207_n_5,grp_reg_int_s_fu_3207_n_6,grp_reg_int_s_fu_3207_n_7,grp_reg_int_s_fu_3207_n_8,grp_reg_int_s_fu_3207_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[8] ({grp_reg_int_s_fu_3207_in_r[31],grp_reg_int_s_fu_3207_in_r[7:0]}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_23 grp_reg_int_s_fu_3227
       (.CO(grp_reg_int_s_fu_3147_n_0),
        .D({grp_reg_int_s_fu_3227_in_r[31],grp_reg_int_s_fu_3227_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3147_n_10),
        .Q({grp_reg_int_s_fu_3227_n_0,grp_reg_int_s_fu_3227_n_1,grp_reg_int_s_fu_3227_n_2,grp_reg_int_s_fu_3227_n_3,grp_reg_int_s_fu_3227_n_4,grp_reg_int_s_fu_3227_n_5,grp_reg_int_s_fu_3227_n_6,grp_reg_int_s_fu_3227_n_7,grp_reg_int_s_fu_3227_n_8}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3459_in_r[31],grp_reg_int_s_fu_3459_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3147_n_1,grp_reg_int_s_fu_3147_n_2,grp_reg_int_s_fu_3147_n_3,grp_reg_int_s_fu_3147_n_4,grp_reg_int_s_fu_3147_n_5,grp_reg_int_s_fu_3147_n_6,grp_reg_int_s_fu_3147_n_7,grp_reg_int_s_fu_3147_n_8,grp_reg_int_s_fu_3147_n_9}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_24 grp_reg_int_s_fu_3245
       (.CO(grp_reg_int_s_fu_3323_n_0),
        .D({grp_reg_int_s_fu_3245_in_r[31],grp_reg_int_s_fu_3245_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3323_n_10),
        .Q({grp_reg_int_s_fu_3245_n_0,grp_reg_int_s_fu_3245_n_1,grp_reg_int_s_fu_3245_n_2,grp_reg_int_s_fu_3245_n_3,grp_reg_int_s_fu_3245_n_4,grp_reg_int_s_fu_3245_n_5,grp_reg_int_s_fu_3245_n_6,grp_reg_int_s_fu_3245_n_7,grp_reg_int_s_fu_3245_n_8}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3489_in_r[31],grp_reg_int_s_fu_3489_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3323_n_1,grp_reg_int_s_fu_3323_n_2,grp_reg_int_s_fu_3323_n_3,grp_reg_int_s_fu_3323_n_4,grp_reg_int_s_fu_3323_n_5,grp_reg_int_s_fu_3323_n_6,grp_reg_int_s_fu_3323_n_7,grp_reg_int_s_fu_3323_n_8,grp_reg_int_s_fu_3323_n_9}),
        .\flag_d_min4_5_reg_5961_reg[31] ({flag_d_min4_5_reg_5961[31],flag_d_min4_5_reg_5961[7:0]}),
        .p_33_in(p_33_in),
        .\tmp_93_9_i_i_reg_5985_reg[31] ({tmp_93_9_i_i_fu_3555_p3[31],tmp_93_9_i_i_fu_3555_p3[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_25 grp_reg_int_s_fu_3263
       (.CO(grp_reg_int_s_fu_3263_n_0),
        .D({grp_reg_int_s_fu_3263_in_r[31],grp_reg_int_s_fu_3263_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3263_n_10),
        .Q({grp_reg_int_s_fu_3263_n_1,grp_reg_int_s_fu_3263_n_2,grp_reg_int_s_fu_3263_n_3,grp_reg_int_s_fu_3263_n_4,grp_reg_int_s_fu_3263_n_5,grp_reg_int_s_fu_3263_n_6,grp_reg_int_s_fu_3263_n_7,grp_reg_int_s_fu_3263_n_8,grp_reg_int_s_fu_3263_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3507_in_r[31],grp_reg_int_s_fu_3507_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3343_n_0,grp_reg_int_s_fu_3343_n_1,grp_reg_int_s_fu_3343_n_2,grp_reg_int_s_fu_3343_n_3,grp_reg_int_s_fu_3343_n_4,grp_reg_int_s_fu_3343_n_5,grp_reg_int_s_fu_3343_n_6,grp_reg_int_s_fu_3343_n_7,grp_reg_int_s_fu_3343_n_8}),
        .\flag_d_max4_5_reg_5967_reg[31] ({flag_d_max4_5_reg_5967[31],flag_d_max4_5_reg_5967[7:0]}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_26 grp_reg_int_s_fu_3283
       (.CO(grp_reg_int_s_fu_3361_n_0),
        .D({grp_reg_int_s_fu_3283_in_r[31],grp_reg_int_s_fu_3283_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3361_n_10),
        .Q({grp_reg_int_s_fu_3283_n_0,grp_reg_int_s_fu_3283_n_1,grp_reg_int_s_fu_3283_n_2,grp_reg_int_s_fu_3283_n_3,grp_reg_int_s_fu_3283_n_4,grp_reg_int_s_fu_3283_n_5,grp_reg_int_s_fu_3283_n_6,grp_reg_int_s_fu_3283_n_7,grp_reg_int_s_fu_3283_n_8}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3525_in_r[31],grp_reg_int_s_fu_3525_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3361_n_1,grp_reg_int_s_fu_3361_n_2,grp_reg_int_s_fu_3361_n_3,grp_reg_int_s_fu_3361_n_4,grp_reg_int_s_fu_3361_n_5,grp_reg_int_s_fu_3361_n_6,grp_reg_int_s_fu_3361_n_7,grp_reg_int_s_fu_3361_n_8,grp_reg_int_s_fu_3361_n_9}),
        .\flag_d_min4_7_reg_5973_reg[31] ({flag_d_min4_7_reg_5973[31],flag_d_min4_7_reg_5973[7:0]}),
        .p_33_in(p_33_in),
        .\tmp_93_i_i_reg_5995_reg[31] ({tmp_93_i_i_fu_3583_p3[31],tmp_93_i_i_fu_3583_p3[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_27 grp_reg_int_s_fu_3303
       (.CO(grp_reg_int_s_fu_3303_n_0),
        .D({grp_reg_int_s_fu_3303_in_r[31],grp_reg_int_s_fu_3303_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3303_n_10),
        .Q({grp_reg_int_s_fu_3303_n_1,grp_reg_int_s_fu_3303_n_2,grp_reg_int_s_fu_3303_n_3,grp_reg_int_s_fu_3303_n_4,grp_reg_int_s_fu_3303_n_5,grp_reg_int_s_fu_3303_n_6,grp_reg_int_s_fu_3303_n_7,grp_reg_int_s_fu_3303_n_8,grp_reg_int_s_fu_3303_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3543_in_r[31],grp_reg_int_s_fu_3543_in_r[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3379_n_0,grp_reg_int_s_fu_3379_n_1,grp_reg_int_s_fu_3379_n_2,grp_reg_int_s_fu_3379_n_3,grp_reg_int_s_fu_3379_n_4,grp_reg_int_s_fu_3379_n_5,grp_reg_int_s_fu_3379_n_6,grp_reg_int_s_fu_3379_n_7,grp_reg_int_s_fu_3379_n_8}),
        .\flag_d_max4_7_reg_5979_reg[31] ({flag_d_max4_7_reg_5979[31],flag_d_max4_7_reg_5979[7:0]}),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_28 grp_reg_int_s_fu_3323
       (.CO(grp_reg_int_s_fu_3323_n_0),
        .D({grp_reg_int_s_fu_3323_in_r[31],grp_reg_int_s_fu_3323_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3323_n_10),
        .Q({grp_reg_int_s_fu_3323_n_1,grp_reg_int_s_fu_3323_n_2,grp_reg_int_s_fu_3323_n_3,grp_reg_int_s_fu_3323_n_4,grp_reg_int_s_fu_3323_n_5,grp_reg_int_s_fu_3323_n_6,grp_reg_int_s_fu_3323_n_7,grp_reg_int_s_fu_3323_n_8,grp_reg_int_s_fu_3323_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3245_n_0,grp_reg_int_s_fu_3245_n_1,grp_reg_int_s_fu_3245_n_2,grp_reg_int_s_fu_3245_n_3,grp_reg_int_s_fu_3245_n_4,grp_reg_int_s_fu_3245_n_5,grp_reg_int_s_fu_3245_n_6,grp_reg_int_s_fu_3245_n_7,grp_reg_int_s_fu_3245_n_8}),
        .\flag_d_min4_1_reg_5937_reg[31] ({flag_d_min4_1_reg_5937[31],flag_d_min4_1_reg_5937[7:0]}),
        .p_33_in(p_33_in),
        .\tmp_93_2_i_i_reg_6005_reg[31] ({tmp_93_2_i_i_fu_3610_p3[31],tmp_93_2_i_i_fu_3610_p3[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_29 grp_reg_int_s_fu_3343
       (.CO(grp_reg_int_s_fu_3263_n_0),
        .D({grp_reg_int_s_fu_3343_in_r[31],grp_reg_int_s_fu_3343_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3263_n_10),
        .Q({flag_d_max4_1_reg_5943[31],flag_d_max4_1_reg_5943[7:0]}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3263_n_1,grp_reg_int_s_fu_3263_n_2,grp_reg_int_s_fu_3263_n_3,grp_reg_int_s_fu_3263_n_4,grp_reg_int_s_fu_3263_n_5,grp_reg_int_s_fu_3263_n_6,grp_reg_int_s_fu_3263_n_7,grp_reg_int_s_fu_3263_n_8,grp_reg_int_s_fu_3263_n_9}),
        .p_33_in(p_33_in),
        .\tmp_108_2_i_i_reg_6010_reg[31] ({grp_reg_int_s_fu_3343_n_0,grp_reg_int_s_fu_3343_n_1,grp_reg_int_s_fu_3343_n_2,grp_reg_int_s_fu_3343_n_3,grp_reg_int_s_fu_3343_n_4,grp_reg_int_s_fu_3343_n_5,grp_reg_int_s_fu_3343_n_6,grp_reg_int_s_fu_3343_n_7,grp_reg_int_s_fu_3343_n_8}),
        .\tmp_108_2_i_i_reg_6010_reg[31]_0 ({tmp_108_2_i_i_fu_3622_p3[31],tmp_108_2_i_i_fu_3622_p3[7:0]}),
        .\tmp_108_9_i_i_reg_5990_reg[31] ({tmp_108_9_i_i_fu_3569_p3[31],tmp_108_9_i_i_fu_3569_p3[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_30 grp_reg_int_s_fu_3361
       (.CO(grp_reg_int_s_fu_3361_n_0),
        .D({grp_reg_int_s_fu_3361_in_r[31],grp_reg_int_s_fu_3361_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3361_n_10),
        .Q({grp_reg_int_s_fu_3361_n_1,grp_reg_int_s_fu_3361_n_2,grp_reg_int_s_fu_3361_n_3,grp_reg_int_s_fu_3361_n_4,grp_reg_int_s_fu_3361_n_5,grp_reg_int_s_fu_3361_n_6,grp_reg_int_s_fu_3361_n_7,grp_reg_int_s_fu_3361_n_8,grp_reg_int_s_fu_3361_n_9}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3283_n_0,grp_reg_int_s_fu_3283_n_1,grp_reg_int_s_fu_3283_n_2,grp_reg_int_s_fu_3283_n_3,grp_reg_int_s_fu_3283_n_4,grp_reg_int_s_fu_3283_n_5,grp_reg_int_s_fu_3283_n_6,grp_reg_int_s_fu_3283_n_7,grp_reg_int_s_fu_3283_n_8}),
        .\flag_d_min4_3_reg_5949_reg[31] ({flag_d_min4_3_reg_5949[31],flag_d_min4_3_reg_5949[7:0]}),
        .p_33_in(p_33_in),
        .\tmp_93_4_i_i_reg_6015_reg[31] ({tmp_93_4_i_i_fu_3634_p3[31],tmp_93_4_i_i_fu_3634_p3[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_31 grp_reg_int_s_fu_3379
       (.CO(grp_reg_int_s_fu_3303_n_0),
        .D({grp_reg_int_s_fu_3379_in_r[31],grp_reg_int_s_fu_3379_in_r[7:0]}),
        .DI(grp_reg_int_s_fu_3303_n_10),
        .Q({flag_d_max4_3_reg_5955[31],flag_d_max4_3_reg_5955[7:0]}),
        .ap_clk(ap_clk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3303_n_1,grp_reg_int_s_fu_3303_n_2,grp_reg_int_s_fu_3303_n_3,grp_reg_int_s_fu_3303_n_4,grp_reg_int_s_fu_3303_n_5,grp_reg_int_s_fu_3303_n_6,grp_reg_int_s_fu_3303_n_7,grp_reg_int_s_fu_3303_n_8,grp_reg_int_s_fu_3303_n_9}),
        .p_33_in(p_33_in),
        .\tmp_108_4_i_i_reg_6020_reg[31] ({grp_reg_int_s_fu_3379_n_0,grp_reg_int_s_fu_3379_n_1,grp_reg_int_s_fu_3379_n_2,grp_reg_int_s_fu_3379_n_3,grp_reg_int_s_fu_3379_n_4,grp_reg_int_s_fu_3379_n_5,grp_reg_int_s_fu_3379_n_6,grp_reg_int_s_fu_3379_n_7,grp_reg_int_s_fu_3379_n_8}),
        .\tmp_108_4_i_i_reg_6020_reg[31]_0 ({tmp_108_4_i_i_fu_3646_p3[31],tmp_108_4_i_i_fu_3646_p3[7:0]}),
        .\tmp_108_i_i_reg_6000_reg[31] ({tmp_108_i_i_fu_3597_p3[31],tmp_108_i_i_fu_3597_p3[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_32 grp_reg_int_s_fu_3399
       (.D({grp_reg_int_s_fu_3399_in_r[31],grp_reg_int_s_fu_3399_in_r[7:0]}),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (ap_condition_94),
        .ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586),
        .b0_reg_5463(b0_reg_5463[0]),
        .\flag_d_min8_3_2_reg_6025_reg[0] (grp_reg_int_s_fu_3399_n_8),
        .\flag_d_min8_3_2_reg_6025_reg[1] (grp_reg_int_s_fu_3399_n_7),
        .\flag_d_min8_3_2_reg_6025_reg[2] (grp_reg_int_s_fu_3399_n_6),
        .\flag_d_min8_3_2_reg_6025_reg[3] (grp_reg_int_s_fu_3399_n_5),
        .\flag_d_min8_3_2_reg_6025_reg[4] (grp_reg_int_s_fu_3399_n_4),
        .\flag_d_min8_3_2_reg_6025_reg[5] (grp_reg_int_s_fu_3399_n_3),
        .\flag_d_min8_3_2_reg_6025_reg[6] (grp_reg_int_s_fu_3399_n_2),
        .\flag_d_min8_3_2_reg_6025_reg[7] (grp_reg_int_s_fu_3399_n_1),
        .p_33_in(p_33_in),
        .rhs_V_reg_5422(rhs_V_reg_5422));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_33 grp_reg_int_s_fu_3419
       (.D({grp_reg_int_s_fu_3419_in_r[31],grp_reg_int_s_fu_3419_in_r[7:0]}),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_i_i_reg_5554),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586),
        .b0_1_flag_d_max8_1_1_fu_3839_p1(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .b0_reg_5463({b0_reg_5463[31],b0_reg_5463[7:0]}),
        .\flag_d_max8_3_2_reg_6041_reg[0] (grp_reg_int_s_fu_3419_n_7),
        .\flag_d_max8_3_2_reg_6041_reg[1] (grp_reg_int_s_fu_3419_n_6),
        .\flag_d_max8_3_2_reg_6041_reg[2] (grp_reg_int_s_fu_3419_n_5),
        .\flag_d_max8_3_2_reg_6041_reg[3] (grp_reg_int_s_fu_3419_n_4),
        .\flag_d_max8_3_2_reg_6041_reg[4] (grp_reg_int_s_fu_3419_n_3),
        .\flag_d_max8_3_2_reg_6041_reg[5] (grp_reg_int_s_fu_3419_n_2),
        .\flag_d_max8_3_2_reg_6041_reg[6] (grp_reg_int_s_fu_3419_n_1),
        .\flag_d_max8_3_2_reg_6041_reg[7] (grp_reg_int_s_fu_3419_n_0),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_34 grp_reg_int_s_fu_3439
       (.D(flag_d_min8_3_2_fu_3747_p3),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_3399_n_8),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_3399_n_7),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_3399_n_6),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3439_in_r[31],grp_reg_int_s_fu_3439_in_r[7:0]}),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_3399_n_5),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_3399_n_4),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_3399_n_3),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3399_n_2),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_3399_n_1),
        .\flag_d_min8_3_3_reg_6031_reg[0] (grp_reg_int_s_fu_3439_n_16),
        .\flag_d_min8_3_3_reg_6031_reg[1] (grp_reg_int_s_fu_3439_n_15),
        .\flag_d_min8_3_3_reg_6031_reg[2] (grp_reg_int_s_fu_3439_n_14),
        .\flag_d_min8_3_3_reg_6031_reg[31] (grp_reg_int_s_fu_3439_n_8),
        .\flag_d_min8_3_3_reg_6031_reg[3] (grp_reg_int_s_fu_3439_n_13),
        .\flag_d_min8_3_3_reg_6031_reg[4] (grp_reg_int_s_fu_3439_n_12),
        .\flag_d_min8_3_3_reg_6031_reg[5] (grp_reg_int_s_fu_3439_n_11),
        .\flag_d_min8_3_3_reg_6031_reg[6] (grp_reg_int_s_fu_3439_n_10),
        .p_33_in(p_33_in),
        .\tmp_30_reg_6036_reg[7] (grp_reg_int_s_fu_3439_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_35 grp_reg_int_s_fu_3459
       (.D(flag_d_max8_3_2_fu_3867_p3),
        .Q(ap_pipeline_reg_pp0_iter6_r_V_6_3_i_i_reg_5628),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_3419_n_7),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_3419_n_6),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_3419_n_5),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3459_in_r[31],grp_reg_int_s_fu_3459_in_r[7:0]}),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_3419_n_4),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_3419_n_3),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_3419_n_2),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3419_n_1),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_3419_n_0),
        .b0_1_flag_d_max8_1_1_fu_3839_p1(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .\flag_d_max8_3_3_reg_6047_reg[0] (grp_reg_int_s_fu_3459_n_17),
        .\flag_d_max8_3_3_reg_6047_reg[1] (grp_reg_int_s_fu_3459_n_16),
        .\flag_d_max8_3_3_reg_6047_reg[2] (grp_reg_int_s_fu_3459_n_15),
        .\flag_d_max8_3_3_reg_6047_reg[3] (grp_reg_int_s_fu_3459_n_14),
        .\flag_d_max8_3_3_reg_6047_reg[4] (grp_reg_int_s_fu_3459_n_13),
        .\flag_d_max8_3_3_reg_6047_reg[5] (grp_reg_int_s_fu_3459_n_12),
        .\flag_d_max8_3_3_reg_6047_reg[6] (grp_reg_int_s_fu_3459_n_11),
        .\flag_d_max8_3_3_reg_6047_reg[7] (grp_reg_int_s_fu_3459_n_10),
        .p_33_in(p_33_in),
        .\tmp_46_reg_6052_reg[8] (grp_reg_int_s_fu_3459_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_36 grp_reg_int_s_fu_3489
       (.CO(\flag_d_min8_7_2_reg_6057_reg[7]_i_23_n_0 ),
        .D({grp_reg_int_s_fu_3489_in_r[31],grp_reg_int_s_fu_3489_in_r[7:0]}),
        .Q(flag_d_min8_3_2_reg_6025),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644),
        .ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682),
        .\flag_d_min8_3_2_reg_6025_reg[1] (\flag_d_min8_7_2_reg_6057[7]_i_223_n_0 ),
        .\flag_d_min8_3_2_reg_6025_reg[3] (\flag_d_min8_7_2_reg_6057[7]_i_222_n_0 ),
        .\flag_d_min8_3_2_reg_6025_reg[5] (\flag_d_min8_7_2_reg_6057[7]_i_221_n_0 ),
        .\flag_d_min8_3_2_reg_6025_reg[7] (\flag_d_min8_7_2_reg_6057[7]_i_220_n_0 ),
        .flag_d_min8_3_3_reg_6031(flag_d_min8_3_3_reg_6031[6:0]),
        .\flag_d_min8_7_2_reg_6057_reg[0] (grp_reg_int_s_fu_3489_n_1),
        .\flag_d_min8_7_2_reg_6057_reg[1] (grp_reg_int_s_fu_3489_n_0),
        .\flag_d_min8_7_2_reg_6057_reg[2] (grp_reg_int_s_fu_3489_n_3),
        .\flag_d_min8_7_2_reg_6057_reg[3] (grp_reg_int_s_fu_3489_n_2),
        .\flag_d_min8_7_2_reg_6057_reg[4] (grp_reg_int_s_fu_3489_n_5),
        .\flag_d_min8_7_2_reg_6057_reg[5] (grp_reg_int_s_fu_3489_n_4),
        .\flag_d_min8_7_2_reg_6057_reg[6] (grp_reg_int_s_fu_3489_n_7),
        .\flag_d_min8_7_2_reg_6057_reg[7] (grp_reg_int_s_fu_3489_n_6),
        .p_33_in(p_33_in),
        .tmp_30_reg_6036(tmp_30_reg_6036));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_37 grp_reg_int_s_fu_3507
       (.CO(\flag_d_max8_7_2_reg_6073_reg[8]_i_27_n_0 ),
        .D({grp_reg_int_s_fu_3507_in_r[31],grp_reg_int_s_fu_3507_in_r[7:0]}),
        .Q(flag_d_max8_3_2_reg_6041),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644),
        .ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682),
        .b0_1_2_flag_d_max8_5_1_fu_4151_p1(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .\flag_d_max8_3_2_reg_6041_reg[0] (\flag_d_max8_7_2_reg_6073[8]_i_263_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[1] (\flag_d_max8_7_2_reg_6073[8]_i_262_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[2] (\flag_d_max8_7_2_reg_6073[8]_i_261_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[3] (\flag_d_max8_7_2_reg_6073[8]_i_260_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[4] (\flag_d_max8_7_2_reg_6073[8]_i_259_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[5] (\flag_d_max8_7_2_reg_6073[8]_i_258_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[6] (\flag_d_max8_7_2_reg_6073[8]_i_257_n_0 ),
        .\flag_d_max8_3_2_reg_6041_reg[7] (\flag_d_max8_7_2_reg_6073[8]_i_256_n_0 ),
        .flag_d_max8_3_3_reg_6047(flag_d_max8_3_3_reg_6047),
        .\flag_d_max8_7_2_reg_6073_reg[0] (grp_reg_int_s_fu_3507_n_1),
        .\flag_d_max8_7_2_reg_6073_reg[1] (grp_reg_int_s_fu_3507_n_0),
        .\flag_d_max8_7_2_reg_6073_reg[2] (grp_reg_int_s_fu_3507_n_3),
        .\flag_d_max8_7_2_reg_6073_reg[3] (grp_reg_int_s_fu_3507_n_2),
        .\flag_d_max8_7_2_reg_6073_reg[4] (grp_reg_int_s_fu_3507_n_5),
        .\flag_d_max8_7_2_reg_6073_reg[5] (grp_reg_int_s_fu_3507_n_4),
        .\flag_d_max8_7_2_reg_6073_reg[6] (grp_reg_int_s_fu_3507_n_7),
        .\flag_d_max8_7_2_reg_6073_reg[7] (grp_reg_int_s_fu_3507_n_6),
        .p_33_in(p_33_in),
        .tmp_46_reg_6052(tmp_46_reg_6052));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_38 grp_reg_int_s_fu_3525
       (.D(flag_d_min8_7_2_fu_4039_p3),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722),
        .ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_3489_n_1),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_3489_n_0),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_3489_n_3),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_3489_n_2),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_3489_n_5),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_3489_n_4),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3489_n_7),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_3489_n_6),
        .\flag_d_min4_7_reg_5973_reg[31] ({grp_reg_int_s_fu_3525_in_r[31],grp_reg_int_s_fu_3525_in_r[7:0]}),
        .\flag_d_min8_7_3_reg_6063_reg[0] (grp_reg_int_s_fu_3525_n_16),
        .\flag_d_min8_7_3_reg_6063_reg[1] (grp_reg_int_s_fu_3525_n_15),
        .\flag_d_min8_7_3_reg_6063_reg[2] (grp_reg_int_s_fu_3525_n_14),
        .\flag_d_min8_7_3_reg_6063_reg[31] (grp_reg_int_s_fu_3525_n_8),
        .\flag_d_min8_7_3_reg_6063_reg[3] (grp_reg_int_s_fu_3525_n_13),
        .\flag_d_min8_7_3_reg_6063_reg[4] (grp_reg_int_s_fu_3525_n_12),
        .\flag_d_min8_7_3_reg_6063_reg[5] (grp_reg_int_s_fu_3525_n_11),
        .\flag_d_min8_7_3_reg_6063_reg[6] (grp_reg_int_s_fu_3525_n_10),
        .p_33_in(p_33_in),
        .\tmp_34_reg_6068_reg[7] (grp_reg_int_s_fu_3525_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_39 grp_reg_int_s_fu_3543
       (.D(flag_d_max8_7_2_fu_4179_p3),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722),
        .ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_3507_n_1),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_3507_n_0),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_3507_n_3),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_3507_n_2),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_3507_n_5),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_3507_n_4),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3507_n_7),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_3507_n_6),
        .b0_1_2_flag_d_max8_5_1_fu_4151_p1(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .\flag_d_max4_7_reg_5979_reg[31] ({grp_reg_int_s_fu_3543_in_r[31],grp_reg_int_s_fu_3543_in_r[7:0]}),
        .\flag_d_max8_7_3_reg_6079_reg[0] (grp_reg_int_s_fu_3543_n_17),
        .\flag_d_max8_7_3_reg_6079_reg[1] (grp_reg_int_s_fu_3543_n_16),
        .\flag_d_max8_7_3_reg_6079_reg[2] (grp_reg_int_s_fu_3543_n_15),
        .\flag_d_max8_7_3_reg_6079_reg[3] (grp_reg_int_s_fu_3543_n_14),
        .\flag_d_max8_7_3_reg_6079_reg[4] (grp_reg_int_s_fu_3543_n_13),
        .\flag_d_max8_7_3_reg_6079_reg[5] (grp_reg_int_s_fu_3543_n_12),
        .\flag_d_max8_7_3_reg_6079_reg[6] (grp_reg_int_s_fu_3543_n_11),
        .\flag_d_max8_7_3_reg_6079_reg[7] (grp_reg_int_s_fu_3543_n_10),
        .p_33_in(p_33_in),
        .\tmp_50_reg_6084_reg[8] (grp_reg_int_s_fu_3543_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_40 grp_reg_int_s_fu_3905
       (.CO(\a0_1_5_i_i_reg_6089_reg[7]_i_23_n_0 ),
        .Q(flag_d_min8_7_2_reg_6057),
        .\a0_1_5_i_i_reg_6089_reg[0] (grp_reg_int_s_fu_3905_n_1),
        .\a0_1_5_i_i_reg_6089_reg[1] (grp_reg_int_s_fu_3905_n_0),
        .\a0_1_5_i_i_reg_6089_reg[2] (grp_reg_int_s_fu_3905_n_3),
        .\a0_1_5_i_i_reg_6089_reg[3] (grp_reg_int_s_fu_3905_n_2),
        .\a0_1_5_i_i_reg_6089_reg[4] (grp_reg_int_s_fu_3905_n_5),
        .\a0_1_5_i_i_reg_6089_reg[5] (grp_reg_int_s_fu_3905_n_4),
        .\a0_1_5_i_i_reg_6089_reg[6] (grp_reg_int_s_fu_3905_n_7),
        .\a0_1_5_i_i_reg_6089_reg[7] (grp_reg_int_s_fu_3905_n_6),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577),
        .ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563),
        .\flag_d_min8_7_2_reg_6057_reg[1] (\a0_1_5_i_i_reg_6089[7]_i_223_n_0 ),
        .\flag_d_min8_7_2_reg_6057_reg[3] (\a0_1_5_i_i_reg_6089[7]_i_222_n_0 ),
        .\flag_d_min8_7_2_reg_6057_reg[5] (\a0_1_5_i_i_reg_6089[7]_i_221_n_0 ),
        .\flag_d_min8_7_2_reg_6057_reg[7] (\a0_1_5_i_i_reg_6089[7]_i_220_n_0 ),
        .flag_d_min8_7_3_reg_6063(flag_d_min8_7_3_reg_6063[6:0]),
        .p_33_in(p_33_in),
        .tmp_34_reg_6068(tmp_34_reg_6068),
        .\tmp_93_9_i_i_reg_5985_reg[31] ({tmp_93_9_i_i_reg_5985[31],tmp_93_9_i_i_reg_5985[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_41 grp_reg_int_s_fu_3910
       (.CO(\b0_1_5_i_i_reg_6105_reg[8]_i_27_n_0 ),
        .Q(flag_d_max8_7_2_reg_6073),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577),
        .ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563),
        .b0_1_4_flag_d_max8_9_1_fu_4463_p1(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .\b0_1_5_i_i_reg_6105_reg[0] (grp_reg_int_s_fu_3910_n_1),
        .\b0_1_5_i_i_reg_6105_reg[1] (grp_reg_int_s_fu_3910_n_0),
        .\b0_1_5_i_i_reg_6105_reg[2] (grp_reg_int_s_fu_3910_n_3),
        .\b0_1_5_i_i_reg_6105_reg[3] (grp_reg_int_s_fu_3910_n_2),
        .\b0_1_5_i_i_reg_6105_reg[4] (grp_reg_int_s_fu_3910_n_5),
        .\b0_1_5_i_i_reg_6105_reg[5] (grp_reg_int_s_fu_3910_n_4),
        .\b0_1_5_i_i_reg_6105_reg[6] (grp_reg_int_s_fu_3910_n_7),
        .\b0_1_5_i_i_reg_6105_reg[7] (grp_reg_int_s_fu_3910_n_6),
        .\flag_d_max8_7_2_reg_6073_reg[0] (\b0_1_5_i_i_reg_6105[8]_i_263_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[1] (\b0_1_5_i_i_reg_6105[8]_i_262_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[2] (\b0_1_5_i_i_reg_6105[8]_i_261_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[3] (\b0_1_5_i_i_reg_6105[8]_i_260_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[4] (\b0_1_5_i_i_reg_6105[8]_i_259_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[5] (\b0_1_5_i_i_reg_6105[8]_i_258_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[6] (\b0_1_5_i_i_reg_6105[8]_i_257_n_0 ),
        .\flag_d_max8_7_2_reg_6073_reg[7] (\b0_1_5_i_i_reg_6105[8]_i_256_n_0 ),
        .flag_d_max8_7_3_reg_6079(flag_d_max8_7_3_reg_6079),
        .p_33_in(p_33_in),
        .\tmp_108_9_i_i_reg_5990_reg[31] ({tmp_108_9_i_i_reg_5990[31],tmp_108_9_i_i_reg_5990[7:0]}),
        .tmp_50_reg_6084(tmp_50_reg_6084));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_42 grp_reg_int_s_fu_3915
       (.D(a0_1_5_i_i_fu_4351_p3),
        .Q({tmp_93_i_i_reg_5995[31],tmp_93_i_i_reg_5995[7:0]}),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619),
        .ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_3905_n_1),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_3905_n_0),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_3905_n_3),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_3905_n_2),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_3905_n_5),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_3905_n_4),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3905_n_7),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_3905_n_6),
        .p_33_in(p_33_in),
        .\tmp_115_5_i_i_reg_6095_reg[0] (grp_reg_int_s_fu_3915_n_16),
        .\tmp_115_5_i_i_reg_6095_reg[1] (grp_reg_int_s_fu_3915_n_15),
        .\tmp_115_5_i_i_reg_6095_reg[2] (grp_reg_int_s_fu_3915_n_14),
        .\tmp_115_5_i_i_reg_6095_reg[31] (grp_reg_int_s_fu_3915_n_8),
        .\tmp_115_5_i_i_reg_6095_reg[3] (grp_reg_int_s_fu_3915_n_13),
        .\tmp_115_5_i_i_reg_6095_reg[4] (grp_reg_int_s_fu_3915_n_12),
        .\tmp_115_5_i_i_reg_6095_reg[5] (grp_reg_int_s_fu_3915_n_11),
        .\tmp_115_5_i_i_reg_6095_reg[6] (grp_reg_int_s_fu_3915_n_10),
        .\tmp_38_reg_6100_reg[7] (grp_reg_int_s_fu_3915_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_43 grp_reg_int_s_fu_3920
       (.D(b0_1_5_i_i_fu_4491_p3),
        .Q({tmp_108_i_i_reg_6000[31],tmp_108_i_i_reg_6000[7:0]}),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619),
        .ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_3910_n_1),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_3910_n_0),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_3910_n_3),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_3910_n_2),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_3910_n_5),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_3910_n_4),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3910_n_7),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_3910_n_6),
        .b0_1_4_flag_d_max8_9_1_fu_4463_p1(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .p_33_in(p_33_in),
        .\tmp_122_5_i_i_reg_6111_reg[0] (grp_reg_int_s_fu_3920_n_17),
        .\tmp_122_5_i_i_reg_6111_reg[1] (grp_reg_int_s_fu_3920_n_16),
        .\tmp_122_5_i_i_reg_6111_reg[2] (grp_reg_int_s_fu_3920_n_15),
        .\tmp_122_5_i_i_reg_6111_reg[3] (grp_reg_int_s_fu_3920_n_14),
        .\tmp_122_5_i_i_reg_6111_reg[4] (grp_reg_int_s_fu_3920_n_13),
        .\tmp_122_5_i_i_reg_6111_reg[5] (grp_reg_int_s_fu_3920_n_12),
        .\tmp_122_5_i_i_reg_6111_reg[6] (grp_reg_int_s_fu_3920_n_11),
        .\tmp_122_5_i_i_reg_6111_reg[7] (grp_reg_int_s_fu_3920_n_10),
        .\tmp_54_reg_6116_reg[8] (grp_reg_int_s_fu_3920_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_44 grp_reg_int_s_fu_4217
       (.CO(\a0_1_7_i_i_reg_6133_reg[7]_i_22_n_0 ),
        .Q(a0_1_5_i_i_reg_6089),
        .\a0_1_5_i_i_reg_6089_reg[0] (\a0_1_7_i_i_reg_6133[7]_i_231_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[1] (\a0_1_7_i_i_reg_6133[7]_i_224_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[2] (\a0_1_7_i_i_reg_6133[7]_i_229_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[3] (\a0_1_7_i_i_reg_6133[7]_i_223_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[4] (\a0_1_7_i_i_reg_6133[7]_i_227_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[5] (\a0_1_7_i_i_reg_6133[7]_i_222_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[6] (\a0_1_7_i_i_reg_6133[7]_i_225_n_0 ),
        .\a0_1_5_i_i_reg_6089_reg[7] (\a0_1_7_i_i_reg_6133[7]_i_221_n_0 ),
        .\a0_1_7_i_i_reg_6133_reg[0] (grp_reg_int_s_fu_4217_n_0),
        .\a0_1_7_i_i_reg_6133_reg[1] (grp_reg_int_s_fu_4217_n_1),
        .\a0_1_7_i_i_reg_6133_reg[2] (grp_reg_int_s_fu_4217_n_2),
        .\a0_1_7_i_i_reg_6133_reg[3] (grp_reg_int_s_fu_4217_n_3),
        .\a0_1_7_i_i_reg_6133_reg[4] (grp_reg_int_s_fu_4217_n_4),
        .\a0_1_7_i_i_reg_6133_reg[5] (grp_reg_int_s_fu_4217_n_5),
        .\a0_1_7_i_i_reg_6133_reg[6] (grp_reg_int_s_fu_4217_n_6),
        .\a0_1_7_i_i_reg_6133_reg[7] (grp_reg_int_s_fu_4217_n_7),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] ({ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[31],ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005[7:0]}),
        .ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673),
        .ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653),
        .p_33_in(p_33_in),
        .tmp_115_5_i_i_reg_6095(tmp_115_5_i_i_reg_6095[6:0]),
        .tmp_38_reg_6100(tmp_38_reg_6100));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_45 grp_reg_int_s_fu_4222
       (.CO(\b0_1_7_i_i_reg_6139_reg[8]_i_27_n_0 ),
        .Q(b0_1_5_i_i_reg_6105),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] ({ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[31],ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010[7:0]}),
        .ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673),
        .ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653),
        .b0_1_5_tmp_122_5_cas_fu_4662_p1(b0_1_5_tmp_122_5_cas_fu_4662_p1),
        .b0_1_6_tmp_122_6_cas_fu_4734_p1(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .b0_1_6_tmp_122_6_cas_fu_4734_p1__0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0),
        .p_33_in(p_33_in),
        .tmp_122_5_i_i_reg_6111(tmp_122_5_i_i_reg_6111),
        .tmp_54_reg_6116(tmp_54_reg_6116));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_46 grp_reg_int_s_fu_4227
       (.D(a0_1_7_i_i_fu_4640_p3),
        .Q({grp_reg_int_s_fu_4227_n_0,grp_reg_int_s_fu_4227_n_1,grp_reg_int_s_fu_4227_n_2,grp_reg_int_s_fu_4227_n_3,grp_reg_int_s_fu_4227_n_4,grp_reg_int_s_fu_4227_n_5,grp_reg_int_s_fu_4227_n_6,grp_reg_int_s_fu_4227_n_7,grp_reg_int_s_fu_4227_n_8}),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] ({ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[31],ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015[7:0]}),
        .ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702),
        .\ap_return_reg[0]_0 (grp_reg_int_s_fu_4217_n_0),
        .\ap_return_reg[1]_0 (grp_reg_int_s_fu_4217_n_1),
        .\ap_return_reg[2]_0 (grp_reg_int_s_fu_4217_n_2),
        .\ap_return_reg[3]_0 (grp_reg_int_s_fu_4217_n_3),
        .\ap_return_reg[4]_0 (grp_reg_int_s_fu_4217_n_4),
        .\ap_return_reg[5]_0 (grp_reg_int_s_fu_4217_n_5),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_4217_n_6),
        .\ap_return_reg[7]_0 (grp_reg_int_s_fu_4217_n_7),
        .p_33_in(p_33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_47 grp_reg_int_s_fu_4232
       (.D(b0_1_7_i_i_fu_4762_p3),
        .Q({grp_reg_int_s_fu_4232_n_0,grp_reg_int_s_fu_4232_n_1,grp_reg_int_s_fu_4232_n_2,grp_reg_int_s_fu_4232_n_3,grp_reg_int_s_fu_4232_n_4,grp_reg_int_s_fu_4232_n_5,grp_reg_int_s_fu_4232_n_6,grp_reg_int_s_fu_4232_n_7,grp_reg_int_s_fu_4232_n_8}),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] ({ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[31],ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020[7:0]}),
        .ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702),
        .b0_1_6_tmp_122_6_cas_fu_4734_p1(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .b0_1_6_tmp_122_6_cas_fu_4734_p1__0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0),
        .p_33_in(p_33_in));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_5472[0]_i_1 
       (.I0(\p_i_i_reg_518_reg_n_0_[0] ),
        .O(i_V_fu_605_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_5472[1]_i_1 
       (.I0(\p_i_i_reg_518_reg_n_0_[1] ),
        .I1(\p_i_i_reg_518_reg_n_0_[0] ),
        .O(i_V_fu_605_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_5472[2]_i_1 
       (.I0(tmp_25_fu_634_p4[0]),
        .I1(\p_i_i_reg_518_reg_n_0_[0] ),
        .I2(\p_i_i_reg_518_reg_n_0_[1] ),
        .O(i_V_fu_605_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_5472[3]_i_1 
       (.I0(tmp_25_fu_634_p4[1]),
        .I1(\p_i_i_reg_518_reg_n_0_[1] ),
        .I2(\p_i_i_reg_518_reg_n_0_[0] ),
        .I3(tmp_25_fu_634_p4[0]),
        .O(i_V_fu_605_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_5472[4]_i_1 
       (.I0(tmp_25_fu_634_p4[2]),
        .I1(tmp_25_fu_634_p4[1]),
        .I2(tmp_25_fu_634_p4[0]),
        .I3(\p_i_i_reg_518_reg_n_0_[0] ),
        .I4(\p_i_i_reg_518_reg_n_0_[1] ),
        .O(i_V_fu_605_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_5472[5]_i_1 
       (.I0(tmp_25_fu_634_p4[3]),
        .I1(\p_i_i_reg_518_reg_n_0_[1] ),
        .I2(\p_i_i_reg_518_reg_n_0_[0] ),
        .I3(tmp_25_fu_634_p4[0]),
        .I4(tmp_25_fu_634_p4[1]),
        .I5(tmp_25_fu_634_p4[2]),
        .O(i_V_fu_605_p2[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_5472[6]_i_1 
       (.I0(tmp_25_fu_634_p4[4]),
        .I1(tmp_25_fu_634_p4[2]),
        .I2(tmp_25_fu_634_p4[1]),
        .I3(\i_V_reg_5472[7]_i_2_n_0 ),
        .I4(tmp_25_fu_634_p4[3]),
        .O(i_V_fu_605_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_5472[7]_i_1 
       (.I0(tmp_25_fu_634_p4[5]),
        .I1(tmp_25_fu_634_p4[3]),
        .I2(\i_V_reg_5472[7]_i_2_n_0 ),
        .I3(tmp_25_fu_634_p4[1]),
        .I4(tmp_25_fu_634_p4[2]),
        .I5(tmp_25_fu_634_p4[4]),
        .O(i_V_fu_605_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_V_reg_5472[7]_i_2 
       (.I0(tmp_25_fu_634_p4[0]),
        .I1(\p_i_i_reg_518_reg_n_0_[0] ),
        .I2(\p_i_i_reg_518_reg_n_0_[1] ),
        .O(\i_V_reg_5472[7]_i_2_n_0 ));
  FDRE \i_V_reg_5472_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[0]),
        .Q(i_V_reg_5472[0]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[1]),
        .Q(i_V_reg_5472[1]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[2]),
        .Q(i_V_reg_5472[2]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[3]),
        .Q(i_V_reg_5472[3]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[4]),
        .Q(i_V_reg_5472[4]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[5]),
        .Q(i_V_reg_5472[5]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[6]),
        .Q(i_V_reg_5472[6]),
        .R(1'b0));
  FDRE \i_V_reg_5472_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_605_p2[7]),
        .Q(i_V_reg_5472[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_reg_5491[0]_i_1 
       (.I0(\icmp_reg_5491_reg_n_0_[0] ),
        .I1(tmp_25_fu_634_p4[0]),
        .I2(\icmp_reg_5491[0]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter00),
        .O(\icmp_reg_5491[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_reg_5491[0]_i_2 
       (.I0(tmp_25_fu_634_p4[4]),
        .I1(tmp_25_fu_634_p4[5]),
        .I2(tmp_25_fu_634_p4[3]),
        .I3(tmp_25_fu_634_p4[1]),
        .I4(tmp_25_fu_634_p4[2]),
        .O(\icmp_reg_5491[0]_i_2_n_0 ));
  FDRE \icmp_reg_5491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_5491[0]_i_1_n_0 ),
        .Q(\icmp_reg_5491_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF0000E000)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_1 
       (.I0(\iscorner_2_i_16_i_i_reg_5909[0]_i_2_n_0 ),
        .I1(\iscorner_2_i_16_i_i_reg_5909[0]_i_3_n_0 ),
        .I2(\iscorner_2_i_16_i_i_reg_5909[0]_i_4_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter3_tmp_16_i_i_reg_5546),
        .I4(ap_pipeline_reg_pp0_iter3_exitcond_reg_5496),
        .I5(iscorner_2_i_16_i_i_reg_5909),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter3_tmp_66_4_i_i_reg_5794),
        .I1(ap_pipeline_reg_pp0_iter3_tmp_64_4_not_i_i_reg_5789),
        .I2(\iscorner_2_i_16_i_i_reg_5909[0]_i_13_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888_reg_n_0_[0] ),
        .I4(\count_1_i_11_i_i_reg_5888_reg_n_0_[3] ),
        .I5(\count_1_i_11_i_i_reg_5888_reg_n_0_[1] ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h010101FF)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter3_or_cond9_i_i_reg_5799),
        .I1(ap_pipeline_reg_pp0_iter3_tmp_66_5_i_i_reg_5809),
        .I2(ap_pipeline_reg_pp0_iter3_tmp_64_5_not_i_i_reg_5804),
        .I3(ap_pipeline_reg_pp0_iter3_tmp_64_4_not_i_i_reg_5789),
        .I4(ap_pipeline_reg_pp0_iter3_tmp_66_4_i_i_reg_5794),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter3_tmp_66_5_i_i_reg_5809),
        .I1(ap_pipeline_reg_pp0_iter3_tmp_64_5_not_i_i_reg_5804),
        .I2(\count_1_i_11_i_i_reg_5888_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter3_or_cond9_i_i_reg_5799),
        .I4(\count_1_i_11_i_i_reg_5888_reg_n_0_[1] ),
        .I5(\iscorner_2_i_16_i_i_reg_5909[0]_i_11_n_0 ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter3_or_cond8_i_i_reg_5784),
        .I1(ap_pipeline_reg_pp0_iter3_or_cond7_i_i_reg_5769),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h5FF8FFF0)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_14 
       (.I0(\count_1_i_11_i_i_reg_5888_reg_n_0_[1] ),
        .I1(\count_1_i_11_i_i_reg_5888_reg_n_0_[0] ),
        .I2(\count_1_i_11_i_i_reg_5888_reg_n_0_[3] ),
        .I3(\count_1_i_11_i_i_reg_5888_reg_n_0_[4] ),
        .I4(\count_1_i_11_i_i_reg_5888_reg_n_0_[2] ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_15 
       (.I0(\count_1_i_11_i_i_reg_5888_reg_n_0_[0] ),
        .I1(\count_1_i_11_i_i_reg_5888_reg_n_0_[1] ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3F3E3FFC3FFC3FFC)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_16 
       (.I0(not_or_cond12_i_i_reg_5863),
        .I1(\count_1_i_11_i_i_reg_5888_reg_n_0_[3] ),
        .I2(\count_1_i_11_i_i_reg_5888_reg_n_0_[4] ),
        .I3(\count_1_i_11_i_i_reg_5888_reg_n_0_[2] ),
        .I4(\count_1_i_11_i_i_reg_5888_reg_n_0_[1] ),
        .I5(\count_1_i_11_i_i_reg_5888_reg_n_0_[0] ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_2 
       (.I0(\iscorner_2_i_16_i_i_reg_5909[0]_i_5_n_0 ),
        .I1(\iscorner_2_i_16_i_i_reg_5909[0]_i_6_n_0 ),
        .I2(\iscorner_2_i_16_i_i_reg_5909[0]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter3_tmp_64_1_not_i_i_reg_5744),
        .I4(ap_pipeline_reg_pp0_iter3_tmp_66_1_i_i_reg_5749),
        .I5(\iscorner_2_i_16_i_i_reg_5909[0]_i_8_n_0 ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_3 
       (.I0(\iscorner_2_i_16_i_i_reg_5909[0]_i_9_n_0 ),
        .I1(tmp10_reg_5904),
        .I2(tmp5_reg_5894),
        .I3(\iscorner_2_i_16_i_i_reg_5909[0]_i_10_n_0 ),
        .I4(tmp_68_5_i_i_reg_5873),
        .I5(or_cond20_i_i_reg_5868),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_4 
       (.I0(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I1(ap_condition_94),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22F8AA8800000000)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_5 
       (.I0(\iscorner_2_i_16_i_i_reg_5909[0]_i_11_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888_reg_n_0_[4] ),
        .I2(\iscorner_2_i_16_i_i_reg_5909[0]_i_12_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888_reg_n_0_[3] ),
        .I4(\count_1_i_11_i_i_reg_5888_reg_n_0_[2] ),
        .I5(\iscorner_2_i_16_i_i_reg_5909[0]_i_13_n_0 ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter3_or_cond5_i_i_reg_5738),
        .I1(tmp_68_6_i_i_reg_5878),
        .I2(\iscorner_2_i_16_i_i_reg_5909[0]_i_14_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter3_tmp_64_3_not_i_i_reg_5774),
        .I4(ap_pipeline_reg_pp0_iter3_tmp_66_3_i_i_reg_5779),
        .I5(ap_pipeline_reg_pp0_iter3_or_cond7_i_i_reg_5769),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111110001111100)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter3_tmp_64_2_not_i_i_reg_5759),
        .I1(ap_pipeline_reg_pp0_iter3_tmp_66_2_i_i_reg_5764),
        .I2(\count_1_i_11_i_i_reg_5888_reg_n_0_[2] ),
        .I3(\count_1_i_11_i_i_reg_5888_reg_n_0_[4] ),
        .I4(\count_1_i_11_i_i_reg_5888_reg_n_0_[3] ),
        .I5(\iscorner_2_i_16_i_i_reg_5909[0]_i_15_n_0 ),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_8 
       (.I0(count_1_i_10_i_i_reg_5883[3]),
        .I1(count_1_i_10_i_i_reg_5883[2]),
        .I2(count_1_i_10_i_i_reg_5883[1]),
        .I3(count_1_i_10_i_i_reg_5883[0]),
        .I4(count_1_i_10_i_i_reg_5883[4]),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \iscorner_2_i_16_i_i_reg_5909[0]_i_9 
       (.I0(\iscorner_2_i_16_i_i_reg_5909[0]_i_16_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter3_not_or_cond11_i_i_reg_5857),
        .I2(ap_pipeline_reg_pp0_iter3_or_cond10_i_i_reg_5814),
        .I3(ap_pipeline_reg_pp0_iter3_or_cond9_i_i_reg_5799),
        .I4(\iscorner_2_i_16_i_i_reg_5909[0]_i_13_n_0 ),
        .I5(tmp9_reg_5899),
        .O(\iscorner_2_i_16_i_i_reg_5909[0]_i_9_n_0 ));
  FDRE \iscorner_2_i_16_i_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iscorner_2_i_16_i_i_reg_5909[0]_i_1_n_0 ),
        .Q(iscorner_2_i_16_i_i_reg_5909),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \j_V_reg_5500[0]_i_1 
       (.I0(j_V_reg_5500_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_5496_reg_n_0_[0] ),
        .I4(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .O(j_V_fu_655_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \j_V_reg_5500[1]_i_1 
       (.I0(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .I1(j_V_reg_5500_reg__0[0]),
        .I2(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .I3(\j_V_reg_5500[8]_i_2_n_0 ),
        .I4(j_V_reg_5500_reg__0[1]),
        .O(j_V_fu_655_p2[1]));
  LUT6 #(
    .INIT(64'h9A955A5595955555)) 
    \j_V_reg_5500[2]_i_1 
       (.I0(\j_V_reg_5500[5]_i_3_n_0 ),
        .I1(j_V_reg_5500_reg__0[1]),
        .I2(\j_V_reg_5500[8]_i_2_n_0 ),
        .I3(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .I4(j_V_reg_5500_reg__0[0]),
        .I5(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .O(j_V_fu_655_p2[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA56A6)) 
    \j_V_reg_5500[3]_i_1 
       (.I0(tmp_60_fu_693_p4[1]),
        .I1(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .I2(\j_V_reg_5500[8]_i_2_n_0 ),
        .I3(j_V_reg_5500_reg__0[0]),
        .I4(\j_V_reg_5500[5]_i_2_n_0 ),
        .I5(\j_V_reg_5500[5]_i_3_n_0 ),
        .O(\j_V_reg_5500[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA6)) 
    \j_V_reg_5500[4]_i_1 
       (.I0(tmp_60_fu_693_p4[2]),
        .I1(tmp_60_fu_693_p4[1]),
        .I2(\j_V_reg_5500[5]_i_3_n_0 ),
        .I3(\j_V_reg_5500[5]_i_2_n_0 ),
        .I4(j_V_fu_655_p2[0]),
        .O(\j_V_reg_5500[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA6AAAAAAAA)) 
    \j_V_reg_5500[5]_i_1 
       (.I0(tmp_60_fu_693_p4[3]),
        .I1(tmp_60_fu_693_p4[2]),
        .I2(j_V_fu_655_p2[0]),
        .I3(\j_V_reg_5500[5]_i_2_n_0 ),
        .I4(\j_V_reg_5500[5]_i_3_n_0 ),
        .I5(tmp_60_fu_693_p4[1]),
        .O(\j_V_reg_5500[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \j_V_reg_5500[5]_i_2 
       (.I0(j_V_reg_5500_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_5496_reg_n_0_[0] ),
        .I4(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .O(\j_V_reg_5500[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \j_V_reg_5500[5]_i_3 
       (.I0(j_V_reg_5500_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_5496_reg_n_0_[0] ),
        .I4(\p_4_i_i_reg_529_reg_n_0_[2] ),
        .O(\j_V_reg_5500[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \j_V_reg_5500[6]_i_1 
       (.I0(\p_4_i_i_reg_529_reg_n_0_[6] ),
        .I1(\exitcond_reg_5496_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_V_reg_5500_reg__0[6]),
        .I5(\j_V_reg_5500[7]_i_2_n_0 ),
        .O(j_V_fu_655_p2[6]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_V_reg_5500[7]_i_1 
       (.I0(\p_4_i_i_reg_529_reg_n_0_[7] ),
        .I1(j_V_reg_5500_reg__0[7]),
        .I2(\j_V_reg_5500[7]_i_2_n_0 ),
        .I3(j_V_reg_5500_reg__0[6]),
        .I4(\j_V_reg_5500[8]_i_2_n_0 ),
        .I5(\p_4_i_i_reg_529_reg_n_0_[6] ),
        .O(j_V_fu_655_p2[7]));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \j_V_reg_5500[7]_i_2 
       (.I0(tmp_60_fu_693_p4[2]),
        .I1(j_V_fu_655_p2[0]),
        .I2(\j_V_reg_5500[5]_i_2_n_0 ),
        .I3(\j_V_reg_5500[5]_i_3_n_0 ),
        .I4(tmp_60_fu_693_p4[1]),
        .I5(tmp_60_fu_693_p4[3]),
        .O(\j_V_reg_5500[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \j_V_reg_5500[8]_i_1 
       (.I0(\p_4_i_i_reg_529_reg_n_0_[8] ),
        .I1(j_V_reg_5500_reg__0[8]),
        .I2(j_V_reg_5500_reg__0[7]),
        .I3(\j_V_reg_5500[8]_i_2_n_0 ),
        .I4(\p_4_i_i_reg_529_reg_n_0_[7] ),
        .I5(\j_V_reg_5500[8]_i_3_n_0 ),
        .O(j_V_fu_655_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_V_reg_5500[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_reg_5496_reg_n_0_[0] ),
        .O(\j_V_reg_5500[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \j_V_reg_5500[8]_i_3 
       (.I0(\p_4_i_i_reg_529_reg_n_0_[6] ),
        .I1(\exitcond_reg_5496_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_V_reg_5500_reg__0[6]),
        .I5(\j_V_reg_5500[7]_i_2_n_0 ),
        .O(\j_V_reg_5500[8]_i_3_n_0 ));
  FDRE \j_V_reg_5500_reg[0] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(j_V_fu_655_p2[0]),
        .Q(j_V_reg_5500_reg__0[0]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[1] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(j_V_fu_655_p2[1]),
        .Q(j_V_reg_5500_reg__0[1]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[2] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(j_V_fu_655_p2[2]),
        .Q(j_V_reg_5500_reg__0[2]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[3] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(\j_V_reg_5500[3]_i_1_n_0 ),
        .Q(j_V_reg_5500_reg__0[3]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[4] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(\j_V_reg_5500[4]_i_1_n_0 ),
        .Q(j_V_reg_5500_reg__0[4]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[5] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(\j_V_reg_5500[5]_i_1_n_0 ),
        .Q(j_V_reg_5500_reg__0[5]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[6] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(j_V_fu_655_p2[6]),
        .Q(j_V_reg_5500_reg__0[6]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[7] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(j_V_fu_655_p2[7]),
        .Q(j_V_reg_5500_reg__0[7]),
        .R(1'b0));
  FDRE \j_V_reg_5500_reg[8] 
       (.C(ap_clk),
        .CE(p_29_in),
        .D(j_V_fu_655_p2[8]),
        .Q(j_V_reg_5500_reg__0[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg k_buf_val_0_V_U
       (.ADDRBWRADDR({tmp_60_fu_693_p4,k_buf_val_5_V_U_n_16,k_buf_val_5_V_U_n_17}),
        .D(win_val_0_V_5_fu_180),
        .E(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q(k_buf_val_5_V_addr_reg_5540),
        .WEA(p_36_in),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(p_29_in),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (ap_condition_94),
        .\exitcond_reg_5496_reg[0] (\exitcond_reg_5496_reg_n_0_[0] ),
        .or_cond_i_i_reg_5505(or_cond_i_i_reg_5505),
        .ram_reg(k_buf_val_1_V_q0));
  LUT4 #(
    .INIT(16'h4000)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_1 
       (.I0(\exitcond_reg_5496_reg[0]_i_2_n_1 ),
        .I1(p_33_in),
        .I2(tmp_10_i_i_fu_661_p2),
        .I3(tmp_2_i_i_reg_5477),
        .O(k_buf_val_0_V_addr_reg_55100));
  LUT4 #(
    .INIT(16'h9009)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_10 
       (.I0(tmp_60_fu_693_p4[5]),
        .I1(tmp_24_reg_5402[7]),
        .I2(tmp_60_fu_693_p4[4]),
        .I3(tmp_24_reg_5402[6]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_11 
       (.I0(tmp_60_fu_693_p4[3]),
        .I1(tmp_24_reg_5402[5]),
        .I2(tmp_60_fu_693_p4[2]),
        .I3(tmp_24_reg_5402[4]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_12 
       (.I0(tmp_60_fu_693_p4[1]),
        .I1(tmp_24_reg_5402[3]),
        .I2(j_V_reg_5500_reg__0[2]),
        .I3(\j_V_reg_5500[8]_i_2_n_0 ),
        .I4(\p_4_i_i_reg_529_reg_n_0_[2] ),
        .I5(tmp_24_reg_5402[2]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_13 
       (.I0(j_V_reg_5500_reg__0[1]),
        .I1(\j_V_reg_5500[8]_i_2_n_0 ),
        .I2(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .I3(tmp_24_reg_5402[1]),
        .I4(j_V_fu_655_p2[0]),
        .I5(tmp_24_reg_5402[0]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h202222222A222222)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_4 
       (.I0(tmp_24_reg_5402[8]),
        .I1(\p_4_i_i_reg_529_reg_n_0_[8] ),
        .I2(\exitcond_reg_5496_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(j_V_reg_5500_reg__0[8]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_5 
       (.I0(\p_4_i_i_reg_529_reg_n_0_[8] ),
        .I1(\exitcond_reg_5496_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_V_reg_5500_reg__0[8]),
        .I5(tmp_24_reg_5402[8]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_6 
       (.I0(tmp_24_reg_5402[7]),
        .I1(tmp_60_fu_693_p4[5]),
        .I2(tmp_24_reg_5402[6]),
        .I3(tmp_60_fu_693_p4[4]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_7 
       (.I0(tmp_24_reg_5402[5]),
        .I1(tmp_60_fu_693_p4[3]),
        .I2(tmp_24_reg_5402[4]),
        .I3(tmp_60_fu_693_p4[2]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_8 
       (.I0(tmp_24_reg_5402[3]),
        .I1(tmp_60_fu_693_p4[1]),
        .I2(\p_4_i_i_reg_529_reg_n_0_[2] ),
        .I3(\j_V_reg_5500[8]_i_2_n_0 ),
        .I4(j_V_reg_5500_reg__0[2]),
        .I5(tmp_24_reg_5402[2]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h888EEE8E88888888)) 
    \k_buf_val_0_V_addr_reg_5510[8]_i_9 
       (.I0(tmp_24_reg_5402[1]),
        .I1(\j_V_reg_5500[5]_i_2_n_0 ),
        .I2(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .I3(\j_V_reg_5500[8]_i_2_n_0 ),
        .I4(j_V_reg_5500_reg__0[0]),
        .I5(tmp_24_reg_5402[0]),
        .O(\k_buf_val_0_V_addr_reg_5510[8]_i_9_n_0 ));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(k_buf_val_5_V_U_n_17),
        .Q(k_buf_val_5_V_addr_reg_5540[0]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(k_buf_val_5_V_U_n_16),
        .Q(k_buf_val_5_V_addr_reg_5540[1]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[0]),
        .Q(k_buf_val_5_V_addr_reg_5540[2]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[1]),
        .Q(k_buf_val_5_V_addr_reg_5540[3]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[2]),
        .Q(k_buf_val_5_V_addr_reg_5540[4]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[3]),
        .Q(k_buf_val_5_V_addr_reg_5540[5]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[4]),
        .Q(k_buf_val_5_V_addr_reg_5540[6]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[5]),
        .Q(k_buf_val_5_V_addr_reg_5540[7]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_5510_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_val_0_V_addr_reg_55100),
        .D(tmp_60_fu_693_p4[6]),
        .Q(k_buf_val_5_V_addr_reg_5540[8]),
        .R(1'b0));
  CARRY4 \k_buf_val_0_V_addr_reg_5510_reg[8]_i_2 
       (.CI(\k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_0 ),
        .CO({\NLW_k_buf_val_0_V_addr_reg_5510_reg[8]_i_2_CO_UNCONNECTED [3:1],tmp_10_i_i_fu_661_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\k_buf_val_0_V_addr_reg_5510[8]_i_4_n_0 }),
        .O(\NLW_k_buf_val_0_V_addr_reg_5510_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\k_buf_val_0_V_addr_reg_5510[8]_i_5_n_0 }));
  CARRY4 \k_buf_val_0_V_addr_reg_5510_reg[8]_i_3 
       (.CI(1'b0),
        .CO({\k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_0 ,\k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_1 ,\k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_2 ,\k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k_buf_val_0_V_addr_reg_5510[8]_i_6_n_0 ,\k_buf_val_0_V_addr_reg_5510[8]_i_7_n_0 ,\k_buf_val_0_V_addr_reg_5510[8]_i_8_n_0 ,\k_buf_val_0_V_addr_reg_5510[8]_i_9_n_0 }),
        .O(\NLW_k_buf_val_0_V_addr_reg_5510_reg[8]_i_3_O_UNCONNECTED [3:0]),
        .S({\k_buf_val_0_V_addr_reg_5510[8]_i_10_n_0 ,\k_buf_val_0_V_addr_reg_5510[8]_i_11_n_0 ,\k_buf_val_0_V_addr_reg_5510[8]_i_12_n_0 ,\k_buf_val_0_V_addr_reg_5510[8]_i_13_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_48 k_buf_val_1_V_U
       (.ADDRBWRADDR({tmp_60_fu_693_p4,k_buf_val_5_V_U_n_16,k_buf_val_5_V_U_n_17}),
        .D(k_buf_val_1_V_q0),
        .E(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q(k_buf_val_5_V_addr_reg_5540),
        .WEA(p_36_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(p_29_in),
        .ram_reg(k_buf_val_2_V_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_49 k_buf_val_2_V_U
       (.ADDRBWRADDR({tmp_60_fu_693_p4,k_buf_val_5_V_U_n_16,k_buf_val_5_V_U_n_17}),
        .D(k_buf_val_2_V_q0),
        .E(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q(k_buf_val_5_V_addr_reg_5540),
        .WEA(p_36_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(p_29_in),
        .ram_reg(k_buf_val_3_V_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_50 k_buf_val_3_V_U
       (.ADDRBWRADDR({tmp_60_fu_693_p4,k_buf_val_5_V_U_n_16,k_buf_val_5_V_U_n_17}),
        .D(k_buf_val_3_V_q0),
        .E(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q(k_buf_val_5_V_addr_reg_5540),
        .WEA(p_36_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(p_29_in),
        .ram_reg(k_buf_val_4_V_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_51 k_buf_val_4_V_U
       (.ADDRBWRADDR({tmp_60_fu_693_p4,k_buf_val_5_V_U_n_16,k_buf_val_5_V_U_n_17}),
        .D(k_buf_val_4_V_q0),
        .E(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q(k_buf_val_5_V_addr_reg_5540),
        .WEA(p_36_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(p_29_in),
        .ram_reg(k_buf_val_5_V_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_52 k_buf_val_5_V_U
       (.ADDRBWRADDR({tmp_60_fu_693_p4,k_buf_val_5_V_U_n_16,k_buf_val_5_V_U_n_17}),
        .D(k_buf_val_5_V_q0),
        .E(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q(k_buf_val_5_V_addr_reg_5540),
        .WEA(p_36_in),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .\exitcond_reg_5496_reg[0] (\exitcond_reg_5496_reg_n_0_[0] ),
        .\j_V_reg_5500_reg[8] (j_V_reg_5500_reg__0),
        .p_33_in(p_33_in),
        .\p_4_i_i_reg_529_reg[8] ({\p_4_i_i_reg_529_reg_n_0_[8] ,\p_4_i_i_reg_529_reg_n_0_[7] ,\p_4_i_i_reg_529_reg_n_0_[6] ,\p_4_i_i_reg_529_reg_n_0_[5] ,\p_4_i_i_reg_529_reg_n_0_[4] ,\p_4_i_i_reg_529_reg_n_0_[3] ,\p_4_i_i_reg_529_reg_n_0_[2] ,\p_4_i_i_reg_529_reg_n_0_[1] ,\p_4_i_i_reg_529_reg_n_0_[0] }),
        .p_src_data_stream_V_dout(p_src_data_stream_V_dout),
        .ram_reg(p_29_in));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(ram_reg),
        .I2(ap_condition_94),
        .I3(mask_data_stream_0_s_full_n),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Dilate_U0_p_src_data_stream_V_read),
        .I1(mask_data_stream_0_s_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ram_reg),
        .I4(ap_condition_94),
        .I5(mask_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    \mOutPtr[1]_i_3 
       (.I0(mask_data_stream_0_s_empty_n),
        .I1(Dilate_U0_p_src_data_stream_V_read),
        .I2(mask_data_stream_0_s_full_n),
        .I3(ap_condition_94),
        .I4(ram_reg),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \not_or_cond11_i_i_reg_5857[0]_i_1 
       (.I0(tmp_59_7_i_i_fu_1614_p2),
        .I1(tmp_59_6_i_i_fu_1562_p2),
        .I2(tmp_60_7_i_i_fu_1619_p2),
        .I3(tmp_60_6_i_i_fu_1567_p2),
        .O(not_or_cond11_i_i_fu_1934_p2));
  FDRE \not_or_cond11_i_i_reg_5857_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(not_or_cond11_i_i_fu_1934_p2),
        .Q(not_or_cond11_i_i_reg_5857),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_or_cond12_i_i_reg_5863[0]_i_1 
       (.I0(or_cond12_i_i_reg_5819),
        .O(not_or_cond12_i_i_fu_2049_p2));
  FDRE \not_or_cond12_i_i_reg_5863_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(not_or_cond12_i_i_fu_2049_p2),
        .Q(not_or_cond12_i_i_reg_5863),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h6777)) 
    \or_cond10_i_i_reg_5814[0]_i_1 
       (.I0(tmp_59_5_i_i_fu_1510_p2),
        .I1(tmp_59_6_i_i_fu_1562_p2),
        .I2(tmp_60_5_i_i_fu_1515_p2),
        .I3(tmp_60_6_i_i_fu_1567_p2),
        .O(p_13_in));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond10_i_i_reg_5814[0]_i_10 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_5_i_i_reg_5673_reg[8]_i_2_n_3 ),
        .O(\or_cond10_i_i_reg_5814[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond10_i_i_reg_5814[0]_i_12 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_i_i_83_reg_5693_reg[8]_i_2_n_3 ),
        .O(\or_cond10_i_i_reg_5814[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond10_i_i_reg_5814[0]_i_13 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_i_i_83_reg_5693_reg[8]_i_2_n_3 ),
        .O(\or_cond10_i_i_reg_5814[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_14 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_5_i_i_fu_1494_p2[7]),
        .I2(r_V_5_i_i_fu_1494_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_15 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_5_i_i_fu_1494_p2[5]),
        .I2(r_V_5_i_i_fu_1494_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_16 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_5_i_i_fu_1494_p2[3]),
        .I2(r_V_5_i_i_fu_1494_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_17 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_5_i_i_fu_1494_p2[1]),
        .I2(r_V_5_i_i_fu_1494_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond10_i_i_reg_5814[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_18 
       (.I0(r_V_5_i_i_fu_1494_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_5_i_i_fu_1494_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_19 
       (.I0(r_V_5_i_i_fu_1494_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_5_i_i_fu_1494_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_20 
       (.I0(r_V_5_i_i_fu_1494_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_5_i_i_fu_1494_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_21 
       (.I0(r_V_5_i_i_fu_1494_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_5_i_i_fu_1494_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond10_i_i_reg_5814[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_22 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_i_i_83_fu_1546_p2[7]),
        .I2(r_V_i_i_83_fu_1546_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_23 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_i_i_83_fu_1546_p2[5]),
        .I2(r_V_i_i_83_fu_1546_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_24 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_i_i_83_fu_1546_p2[3]),
        .I2(r_V_i_i_83_fu_1546_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond10_i_i_reg_5814[0]_i_25 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_i_i_83_fu_1546_p2[1]),
        .I2(r_V_i_i_83_fu_1546_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond10_i_i_reg_5814[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_26 
       (.I0(r_V_i_i_83_fu_1546_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_i_i_83_fu_1546_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_27 
       (.I0(r_V_i_i_83_fu_1546_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_i_i_83_fu_1546_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_28 
       (.I0(r_V_i_i_83_fu_1546_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_i_i_83_fu_1546_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_29 
       (.I0(r_V_i_i_83_fu_1546_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_i_i_83_fu_1546_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond10_i_i_reg_5814[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond10_i_i_reg_5814[0]_i_30 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_5_i_i_fu_1494_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_5_i_i_fu_1494_p2[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond10_i_i_reg_5814[0]_i_31 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_5_i_i_fu_1494_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_5_i_i_fu_1494_p2[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond10_i_i_reg_5814[0]_i_32 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_5_i_i_fu_1494_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_5_i_i_fu_1494_p2[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond10_i_i_reg_5814[0]_i_33 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_5_i_i_fu_1494_p2[1]),
        .I2(r_V_5_i_i_fu_1494_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond10_i_i_reg_5814[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_34 
       (.I0(r_V_5_i_i_fu_1494_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_5_i_i_fu_1494_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_35 
       (.I0(r_V_5_i_i_fu_1494_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_5_i_i_fu_1494_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_36 
       (.I0(r_V_5_i_i_fu_1494_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_5_i_i_fu_1494_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_37 
       (.I0(r_V_5_i_i_fu_1494_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_5_i_i_fu_1494_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond10_i_i_reg_5814[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond10_i_i_reg_5814[0]_i_38 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_i_i_83_fu_1546_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_i_i_83_fu_1546_p2[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond10_i_i_reg_5814[0]_i_39 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_i_i_83_fu_1546_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_i_i_83_fu_1546_p2[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond10_i_i_reg_5814[0]_i_40 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_i_i_83_fu_1546_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_i_i_83_fu_1546_p2[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond10_i_i_reg_5814[0]_i_41 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_i_i_83_fu_1546_p2[1]),
        .I2(r_V_i_i_83_fu_1546_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond10_i_i_reg_5814[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_42 
       (.I0(r_V_i_i_83_fu_1546_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_i_i_83_fu_1546_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond10_i_i_reg_5814[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_43 
       (.I0(r_V_i_i_83_fu_1546_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_i_i_83_fu_1546_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond10_i_i_reg_5814[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_44 
       (.I0(r_V_i_i_83_fu_1546_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_i_i_83_fu_1546_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond10_i_i_reg_5814[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond10_i_i_reg_5814[0]_i_45 
       (.I0(r_V_i_i_83_fu_1546_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_i_i_83_fu_1546_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond10_i_i_reg_5814[0]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond10_i_i_reg_5814[0]_i_9 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_5_i_i_reg_5673_reg[8]_i_2_n_3 ),
        .O(\or_cond10_i_i_reg_5814[0]_i_9_n_0 ));
  FDRE \or_cond10_i_i_reg_5814_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_13_in),
        .Q(or_cond10_i_i_reg_5814),
        .R(1'b0));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\or_cond10_i_i_reg_5814_reg[0]_i_11_n_0 ,\or_cond10_i_i_reg_5814_reg[0]_i_11_n_1 ,\or_cond10_i_i_reg_5814_reg[0]_i_11_n_2 ,\or_cond10_i_i_reg_5814_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond10_i_i_reg_5814[0]_i_38_n_0 ,\or_cond10_i_i_reg_5814[0]_i_39_n_0 ,\or_cond10_i_i_reg_5814[0]_i_40_n_0 ,\or_cond10_i_i_reg_5814[0]_i_41_n_0 }),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\or_cond10_i_i_reg_5814[0]_i_42_n_0 ,\or_cond10_i_i_reg_5814[0]_i_43_n_0 ,\or_cond10_i_i_reg_5814[0]_i_44_n_0 ,\or_cond10_i_i_reg_5814[0]_i_45_n_0 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_2 
       (.CI(\or_cond10_i_i_reg_5814_reg[0]_i_6_n_0 ),
        .CO({\NLW_or_cond10_i_i_reg_5814_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_59_5_i_i_fu_1510_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_5_i_i_reg_5673_reg[8]_i_2_n_3 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_3 
       (.CI(\or_cond10_i_i_reg_5814_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond10_i_i_reg_5814_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_59_6_i_i_fu_1562_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_i_i_83_reg_5693_reg[8]_i_2_n_3 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_4 
       (.CI(\or_cond10_i_i_reg_5814_reg[0]_i_8_n_0 ),
        .CO({\NLW_or_cond10_i_i_reg_5814_reg[0]_i_4_CO_UNCONNECTED [3:1],tmp_60_5_i_i_fu_1515_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond10_i_i_reg_5814[0]_i_9_n_0 }),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond10_i_i_reg_5814[0]_i_10_n_0 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_5 
       (.CI(\or_cond10_i_i_reg_5814_reg[0]_i_11_n_0 ),
        .CO({\NLW_or_cond10_i_i_reg_5814_reg[0]_i_5_CO_UNCONNECTED [3:1],tmp_60_6_i_i_fu_1567_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond10_i_i_reg_5814[0]_i_12_n_0 }),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond10_i_i_reg_5814[0]_i_13_n_0 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\or_cond10_i_i_reg_5814_reg[0]_i_6_n_0 ,\or_cond10_i_i_reg_5814_reg[0]_i_6_n_1 ,\or_cond10_i_i_reg_5814_reg[0]_i_6_n_2 ,\or_cond10_i_i_reg_5814_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond10_i_i_reg_5814[0]_i_14_n_0 ,\or_cond10_i_i_reg_5814[0]_i_15_n_0 ,\or_cond10_i_i_reg_5814[0]_i_16_n_0 ,\or_cond10_i_i_reg_5814[0]_i_17_n_0 }),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\or_cond10_i_i_reg_5814[0]_i_18_n_0 ,\or_cond10_i_i_reg_5814[0]_i_19_n_0 ,\or_cond10_i_i_reg_5814[0]_i_20_n_0 ,\or_cond10_i_i_reg_5814[0]_i_21_n_0 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond10_i_i_reg_5814_reg[0]_i_7_n_0 ,\or_cond10_i_i_reg_5814_reg[0]_i_7_n_1 ,\or_cond10_i_i_reg_5814_reg[0]_i_7_n_2 ,\or_cond10_i_i_reg_5814_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond10_i_i_reg_5814[0]_i_22_n_0 ,\or_cond10_i_i_reg_5814[0]_i_23_n_0 ,\or_cond10_i_i_reg_5814[0]_i_24_n_0 ,\or_cond10_i_i_reg_5814[0]_i_25_n_0 }),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond10_i_i_reg_5814[0]_i_26_n_0 ,\or_cond10_i_i_reg_5814[0]_i_27_n_0 ,\or_cond10_i_i_reg_5814[0]_i_28_n_0 ,\or_cond10_i_i_reg_5814[0]_i_29_n_0 }));
  CARRY4 \or_cond10_i_i_reg_5814_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\or_cond10_i_i_reg_5814_reg[0]_i_8_n_0 ,\or_cond10_i_i_reg_5814_reg[0]_i_8_n_1 ,\or_cond10_i_i_reg_5814_reg[0]_i_8_n_2 ,\or_cond10_i_i_reg_5814_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond10_i_i_reg_5814[0]_i_30_n_0 ,\or_cond10_i_i_reg_5814[0]_i_31_n_0 ,\or_cond10_i_i_reg_5814[0]_i_32_n_0 ,\or_cond10_i_i_reg_5814[0]_i_33_n_0 }),
        .O(\NLW_or_cond10_i_i_reg_5814_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\or_cond10_i_i_reg_5814[0]_i_34_n_0 ,\or_cond10_i_i_reg_5814[0]_i_35_n_0 ,\or_cond10_i_i_reg_5814[0]_i_36_n_0 ,\or_cond10_i_i_reg_5814[0]_i_37_n_0 }));
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond12_i_i_reg_5819[0]_i_1 
       (.I0(tmp_60_7_i_i_fu_1619_p2),
        .I1(tmp_67_i_i_fu_1149_p2),
        .I2(tmp_59_7_i_i_fu_1614_p2),
        .I3(tmp_65_i_i_fu_1144_p2),
        .O(p_0_in0_out));
  FDRE \or_cond12_i_i_reg_5819_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_0_in0_out),
        .Q(or_cond12_i_i_reg_5819),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond13_i_i_reg_5829[0]_i_1 
       (.I0(tmp_67_1_i_i_fu_1233_p2),
        .I1(tmp_67_i_i_fu_1149_p2),
        .I2(tmp_65_1_i_i_fu_1228_p2),
        .I3(tmp_65_i_i_fu_1144_p2),
        .O(p_1_in));
  FDRE \or_cond13_i_i_reg_5829_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_1_in),
        .Q(or_cond13_i_i_reg_5829),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80AAFFFF80AA0000)) 
    \or_cond1_i_i_reg_5482[0]_i_1 
       (.I0(tmp_2_i_i_fu_611_p2),
        .I1(tmp_25_fu_634_p4[0]),
        .I2(\p_i_i_reg_518_reg_n_0_[1] ),
        .I3(\icmp_reg_5491[0]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .O(\or_cond1_i_i_reg_5482[0]_i_1_n_0 ));
  FDRE \or_cond1_i_i_reg_5482_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond1_i_i_reg_5482[0]_i_1_n_0 ),
        .Q(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hFFFFCFF6)) 
    \or_cond20_i_i_reg_5868[0]_i_1 
       (.I0(tmp_67_7_i_i_fu_2023_p2),
        .I1(flag_val_V_assign_lo_reg_5572[1]),
        .I2(flag_val_V_assign_lo_reg_5572[0]),
        .I3(tmp_65_7_i_i_fu_2019_p2),
        .I4(tmp_66_i_i_reg_5733),
        .O(p_0_in7_out));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond20_i_i_reg_5868[0]_i_10 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_7_i_i_reg_5722[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_7_i_i_reg_5722[4]),
        .O(\or_cond20_i_i_reg_5868[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond20_i_i_reg_5868[0]_i_11 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_7_i_i_reg_5722[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_7_i_i_reg_5722[2]),
        .O(\or_cond20_i_i_reg_5868[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond20_i_i_reg_5868[0]_i_12 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_7_i_i_reg_5722[1]),
        .I2(r_V_6_7_i_i_reg_5722[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond20_i_i_reg_5868[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_13 
       (.I0(r_V_6_7_i_i_reg_5722[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_7_i_i_reg_5722[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond20_i_i_reg_5868[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_14 
       (.I0(r_V_6_7_i_i_reg_5722[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_7_i_i_reg_5722[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond20_i_i_reg_5868[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_15 
       (.I0(r_V_6_7_i_i_reg_5722[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_7_i_i_reg_5722[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond20_i_i_reg_5868[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_16 
       (.I0(r_V_6_7_i_i_reg_5722[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_7_i_i_reg_5722[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond20_i_i_reg_5868[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_5868[0]_i_17 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_7_i_i_reg_5722[7]),
        .I2(r_V_6_7_i_i_reg_5722[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond20_i_i_reg_5868[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_5868[0]_i_18 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_7_i_i_reg_5722[5]),
        .I2(r_V_6_7_i_i_reg_5722[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond20_i_i_reg_5868[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_5868[0]_i_19 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_7_i_i_reg_5722[3]),
        .I2(r_V_6_7_i_i_reg_5722[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond20_i_i_reg_5868[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_5868[0]_i_20 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_7_i_i_reg_5722[1]),
        .I2(r_V_6_7_i_i_reg_5722[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond20_i_i_reg_5868[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_21 
       (.I0(r_V_6_7_i_i_reg_5722[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_7_i_i_reg_5722[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond20_i_i_reg_5868[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_22 
       (.I0(r_V_6_7_i_i_reg_5722[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_7_i_i_reg_5722[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond20_i_i_reg_5868[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_23 
       (.I0(r_V_6_7_i_i_reg_5722[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_7_i_i_reg_5722[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond20_i_i_reg_5868[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_5868[0]_i_24 
       (.I0(r_V_6_7_i_i_reg_5722[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_7_i_i_reg_5722[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond20_i_i_reg_5868[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond20_i_i_reg_5868[0]_i_5 
       (.I0(r_V_6_7_i_i_reg_5722[8]),
        .I1(b0_reg_5463[31]),
        .O(\or_cond20_i_i_reg_5868[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond20_i_i_reg_5868[0]_i_6 
       (.I0(b0_reg_5463[31]),
        .I1(r_V_6_7_i_i_reg_5722[8]),
        .O(\or_cond20_i_i_reg_5868[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond20_i_i_reg_5868[0]_i_8 
       (.I0(r_V_6_7_i_i_reg_5722[8]),
        .O(\or_cond20_i_i_reg_5868[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond20_i_i_reg_5868[0]_i_9 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_7_i_i_reg_5722[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_7_i_i_reg_5722[6]),
        .O(\or_cond20_i_i_reg_5868[0]_i_9_n_0 ));
  FDRE \or_cond20_i_i_reg_5868_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(p_0_in7_out),
        .Q(or_cond20_i_i_reg_5868),
        .R(1'b0));
  CARRY4 \or_cond20_i_i_reg_5868_reg[0]_i_2 
       (.CI(\or_cond20_i_i_reg_5868_reg[0]_i_4_n_0 ),
        .CO({\NLW_or_cond20_i_i_reg_5868_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_67_7_i_i_fu_2023_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond20_i_i_reg_5868[0]_i_5_n_0 }),
        .O(\NLW_or_cond20_i_i_reg_5868_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond20_i_i_reg_5868[0]_i_6_n_0 }));
  CARRY4 \or_cond20_i_i_reg_5868_reg[0]_i_3 
       (.CI(\or_cond20_i_i_reg_5868_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond20_i_i_reg_5868_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_65_7_i_i_fu_2019_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond20_i_i_reg_5868_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond20_i_i_reg_5868[0]_i_8_n_0 }));
  CARRY4 \or_cond20_i_i_reg_5868_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\or_cond20_i_i_reg_5868_reg[0]_i_4_n_0 ,\or_cond20_i_i_reg_5868_reg[0]_i_4_n_1 ,\or_cond20_i_i_reg_5868_reg[0]_i_4_n_2 ,\or_cond20_i_i_reg_5868_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond20_i_i_reg_5868[0]_i_9_n_0 ,\or_cond20_i_i_reg_5868[0]_i_10_n_0 ,\or_cond20_i_i_reg_5868[0]_i_11_n_0 ,\or_cond20_i_i_reg_5868[0]_i_12_n_0 }),
        .O(\NLW_or_cond20_i_i_reg_5868_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\or_cond20_i_i_reg_5868[0]_i_13_n_0 ,\or_cond20_i_i_reg_5868[0]_i_14_n_0 ,\or_cond20_i_i_reg_5868[0]_i_15_n_0 ,\or_cond20_i_i_reg_5868[0]_i_16_n_0 }));
  CARRY4 \or_cond20_i_i_reg_5868_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond20_i_i_reg_5868_reg[0]_i_7_n_0 ,\or_cond20_i_i_reg_5868_reg[0]_i_7_n_1 ,\or_cond20_i_i_reg_5868_reg[0]_i_7_n_2 ,\or_cond20_i_i_reg_5868_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond20_i_i_reg_5868[0]_i_17_n_0 ,\or_cond20_i_i_reg_5868[0]_i_18_n_0 ,\or_cond20_i_i_reg_5868[0]_i_19_n_0 ,\or_cond20_i_i_reg_5868[0]_i_20_n_0 }),
        .O(\NLW_or_cond20_i_i_reg_5868_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond20_i_i_reg_5868[0]_i_21_n_0 ,\or_cond20_i_i_reg_5868[0]_i_22_n_0 ,\or_cond20_i_i_reg_5868[0]_i_23_n_0 ,\or_cond20_i_i_reg_5868[0]_i_24_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFEAFF0000EA00)) 
    \or_cond4_i_i_reg_5550[0]_i_1 
       (.I0(\icmp_reg_5491_reg_n_0_[0] ),
        .I1(\j_V_reg_5500[5]_i_3_n_0 ),
        .I2(\or_cond4_i_i_reg_5550[0]_i_2_n_0 ),
        .I3(p_33_in),
        .I4(\exitcond_reg_5496_reg[0]_i_2_n_1 ),
        .I5(or_cond4_i_i_reg_5550),
        .O(\or_cond4_i_i_reg_5550[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond4_i_i_reg_5550[0]_i_2 
       (.I0(tmp_60_fu_693_p4[3]),
        .I1(tmp_60_fu_693_p4[5]),
        .I2(tmp_60_fu_693_p4[4]),
        .I3(tmp_60_fu_693_p4[2]),
        .I4(tmp_60_fu_693_p4[6]),
        .I5(tmp_60_fu_693_p4[1]),
        .O(\or_cond4_i_i_reg_5550[0]_i_2_n_0 ));
  FDRE \or_cond4_i_i_reg_5550_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond4_i_i_reg_5550[0]_i_1_n_0 ),
        .Q(or_cond4_i_i_reg_5550),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond5_i_i_reg_5738[0]_i_1 
       (.I0(tmp_60_i_i_fu_1117_p2),
        .I1(tmp_60_1_i_i_fu_1201_p2),
        .I2(tmp_59_i_i_fu_1112_p2),
        .I3(tmp_59_1_i_i_fu_1196_p2),
        .O(\or_cond5_i_i_reg_5738[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_5738[0]_i_10 
       (.I0(r_V_i_i_fu_1096_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_i_i_fu_1096_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond5_i_i_reg_5738[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_5738[0]_i_11 
       (.I0(r_V_i_i_fu_1096_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_i_i_fu_1096_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond5_i_i_reg_5738[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_5738[0]_i_12 
       (.I0(r_V_i_i_fu_1096_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_i_i_fu_1096_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond5_i_i_reg_5738[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_5738[0]_i_13 
       (.I0(r_V_i_i_fu_1096_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_i_i_fu_1096_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond5_i_i_reg_5738[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond5_i_i_reg_5738[0]_i_4 
       (.I0(b0_reg_5463[31]),
        .I1(\flag_val_V_assign_lo_reg_5572_reg[0]_i_3_n_3 ),
        .O(\or_cond5_i_i_reg_5738[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond5_i_i_reg_5738[0]_i_5 
       (.I0(b0_reg_5463[31]),
        .I1(\flag_val_V_assign_lo_reg_5572_reg[0]_i_3_n_3 ),
        .O(\or_cond5_i_i_reg_5738[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond5_i_i_reg_5738[0]_i_6 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_i_i_fu_1096_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_i_i_fu_1096_p2[6]),
        .O(\or_cond5_i_i_reg_5738[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond5_i_i_reg_5738[0]_i_7 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_i_i_fu_1096_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_i_i_fu_1096_p2[4]),
        .O(\or_cond5_i_i_reg_5738[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond5_i_i_reg_5738[0]_i_8 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_i_i_fu_1096_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_i_i_fu_1096_p2[2]),
        .O(\or_cond5_i_i_reg_5738[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond5_i_i_reg_5738[0]_i_9 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_i_i_fu_1096_p2[1]),
        .I2(r_V_i_i_fu_1096_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond5_i_i_reg_5738[0]_i_9_n_0 ));
  FDRE \or_cond5_i_i_reg_5738_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(\or_cond5_i_i_reg_5738[0]_i_1_n_0 ),
        .Q(or_cond5_i_i_reg_5738),
        .R(1'b0));
  CARRY4 \or_cond5_i_i_reg_5738_reg[0]_i_2 
       (.CI(\or_cond5_i_i_reg_5738_reg[0]_i_3_n_0 ),
        .CO({\NLW_or_cond5_i_i_reg_5738_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_60_i_i_fu_1117_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond5_i_i_reg_5738[0]_i_4_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_5738_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond5_i_i_reg_5738[0]_i_5_n_0 }));
  CARRY4 \or_cond5_i_i_reg_5738_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\or_cond5_i_i_reg_5738_reg[0]_i_3_n_0 ,\or_cond5_i_i_reg_5738_reg[0]_i_3_n_1 ,\or_cond5_i_i_reg_5738_reg[0]_i_3_n_2 ,\or_cond5_i_i_reg_5738_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond5_i_i_reg_5738[0]_i_6_n_0 ,\or_cond5_i_i_reg_5738[0]_i_7_n_0 ,\or_cond5_i_i_reg_5738[0]_i_8_n_0 ,\or_cond5_i_i_reg_5738[0]_i_9_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_5738_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond5_i_i_reg_5738[0]_i_10_n_0 ,\or_cond5_i_i_reg_5738[0]_i_11_n_0 ,\or_cond5_i_i_reg_5738[0]_i_12_n_0 ,\or_cond5_i_i_reg_5738[0]_i_13_n_0 }));
  LUT4 #(
    .INIT(16'h0080)) 
    \or_cond6_i_i_reg_5754[0]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter1_tmp_16_i_i_reg_5546),
        .I3(ap_pipeline_reg_pp0_iter1_exitcond_reg_5496),
        .O(count_1_i_8_i_i_reg_58390));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond6_i_i_reg_5754[0]_i_11 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_1_i_i_reg_5577_reg[8]_i_2_n_3 ),
        .O(\or_cond6_i_i_reg_5754[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond6_i_i_reg_5754[0]_i_12 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_1_i_i_reg_5577_reg[8]_i_2_n_3 ),
        .O(\or_cond6_i_i_reg_5754[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_15 
       (.I0(r_V_2_i_i_fu_1264_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_2_i_i_fu_1264_p2[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_16 
       (.I0(r_V_2_i_i_fu_1264_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_2_i_i_fu_1264_p2[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_17 
       (.I0(r_V_2_i_i_fu_1264_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_2_i_i_fu_1264_p2[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \or_cond6_i_i_reg_5754[0]_i_18 
       (.I0(r_V_2_i_i_fu_1264_p2[1]),
        .I1(b0_reg_5463[1]),
        .I2(r_V_2_i_i_fu_1264_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond6_i_i_reg_5754[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_19 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_2_i_i_fu_1264_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_2_i_i_fu_1264_p2[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond6_i_i_reg_5754[0]_i_2 
       (.I0(tmp_60_2_i_i_fu_1285_p2),
        .I1(tmp_60_1_i_i_fu_1201_p2),
        .I2(tmp_59_2_i_i_fu_1280_p2),
        .I3(tmp_59_1_i_i_fu_1196_p2),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_20 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_2_i_i_fu_1264_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_2_i_i_fu_1264_p2[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_21 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_2_i_i_fu_1264_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_2_i_i_fu_1264_p2[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_22 
       (.I0(r_V_2_i_i_fu_1264_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(b0_reg_5463[1]),
        .I3(r_V_2_i_i_fu_1264_p2[1]),
        .O(\or_cond6_i_i_reg_5754[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond6_i_i_reg_5754[0]_i_23 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_1_i_i_fu_1180_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_1_i_i_fu_1180_p2[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond6_i_i_reg_5754[0]_i_24 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_1_i_i_fu_1180_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_1_i_i_fu_1180_p2[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond6_i_i_reg_5754[0]_i_25 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_1_i_i_fu_1180_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_1_i_i_fu_1180_p2[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond6_i_i_reg_5754[0]_i_26 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_1_i_i_fu_1180_p2[1]),
        .I2(r_V_1_i_i_fu_1180_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond6_i_i_reg_5754[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_27 
       (.I0(r_V_1_i_i_fu_1180_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_1_i_i_fu_1180_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_28 
       (.I0(r_V_1_i_i_fu_1180_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_1_i_i_fu_1180_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_29 
       (.I0(r_V_1_i_i_fu_1180_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_1_i_i_fu_1180_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_30 
       (.I0(r_V_1_i_i_fu_1180_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_1_i_i_fu_1180_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond6_i_i_reg_5754[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_31 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_2_i_i_fu_1264_p2[7]),
        .I2(r_V_2_i_i_fu_1264_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_32 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_2_i_i_fu_1264_p2[5]),
        .I2(r_V_2_i_i_fu_1264_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_33 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_2_i_i_fu_1264_p2[3]),
        .I2(r_V_2_i_i_fu_1264_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_34 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_2_i_i_fu_1264_p2[1]),
        .I2(r_V_2_i_i_fu_1264_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond6_i_i_reg_5754[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_35 
       (.I0(r_V_2_i_i_fu_1264_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_2_i_i_fu_1264_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_36 
       (.I0(r_V_2_i_i_fu_1264_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_2_i_i_fu_1264_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_37 
       (.I0(r_V_2_i_i_fu_1264_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_2_i_i_fu_1264_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_38 
       (.I0(r_V_2_i_i_fu_1264_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_2_i_i_fu_1264_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond6_i_i_reg_5754[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_39 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_1_i_i_fu_1180_p2[7]),
        .I2(r_V_1_i_i_fu_1180_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_40 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_1_i_i_fu_1180_p2[5]),
        .I2(r_V_1_i_i_fu_1180_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_41 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_1_i_i_fu_1180_p2[3]),
        .I2(r_V_1_i_i_fu_1180_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond6_i_i_reg_5754[0]_i_42 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_1_i_i_fu_1180_p2[1]),
        .I2(r_V_1_i_i_fu_1180_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond6_i_i_reg_5754[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_43 
       (.I0(r_V_1_i_i_fu_1180_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_1_i_i_fu_1180_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond6_i_i_reg_5754[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_44 
       (.I0(r_V_1_i_i_fu_1180_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_1_i_i_fu_1180_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond6_i_i_reg_5754[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_45 
       (.I0(r_V_1_i_i_fu_1180_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_1_i_i_fu_1180_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond6_i_i_reg_5754[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond6_i_i_reg_5754[0]_i_46 
       (.I0(r_V_1_i_i_fu_1180_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_1_i_i_fu_1180_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond6_i_i_reg_5754[0]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond6_i_i_reg_5754[0]_i_8 
       (.I0(\r_V_2_i_i_reg_5595_reg[8]_i_2_n_3 ),
        .I1(b0_reg_5463[31]),
        .O(\or_cond6_i_i_reg_5754[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond6_i_i_reg_5754[0]_i_9 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_2_i_i_reg_5595_reg[8]_i_2_n_3 ),
        .O(\or_cond6_i_i_reg_5754[0]_i_9_n_0 ));
  FDRE \or_cond6_i_i_reg_5754_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_9_in),
        .Q(or_cond6_i_i_reg_5754),
        .R(1'b0));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\or_cond6_i_i_reg_5754_reg[0]_i_10_n_0 ,\or_cond6_i_i_reg_5754_reg[0]_i_10_n_1 ,\or_cond6_i_i_reg_5754_reg[0]_i_10_n_2 ,\or_cond6_i_i_reg_5754_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_i_reg_5754[0]_i_23_n_0 ,\or_cond6_i_i_reg_5754[0]_i_24_n_0 ,\or_cond6_i_i_reg_5754[0]_i_25_n_0 ,\or_cond6_i_i_reg_5754[0]_i_26_n_0 }),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_i_reg_5754[0]_i_27_n_0 ,\or_cond6_i_i_reg_5754[0]_i_28_n_0 ,\or_cond6_i_i_reg_5754[0]_i_29_n_0 ,\or_cond6_i_i_reg_5754[0]_i_30_n_0 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\or_cond6_i_i_reg_5754_reg[0]_i_13_n_0 ,\or_cond6_i_i_reg_5754_reg[0]_i_13_n_1 ,\or_cond6_i_i_reg_5754_reg[0]_i_13_n_2 ,\or_cond6_i_i_reg_5754_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_i_reg_5754[0]_i_31_n_0 ,\or_cond6_i_i_reg_5754[0]_i_32_n_0 ,\or_cond6_i_i_reg_5754[0]_i_33_n_0 ,\or_cond6_i_i_reg_5754[0]_i_34_n_0 }),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_i_reg_5754[0]_i_35_n_0 ,\or_cond6_i_i_reg_5754[0]_i_36_n_0 ,\or_cond6_i_i_reg_5754[0]_i_37_n_0 ,\or_cond6_i_i_reg_5754[0]_i_38_n_0 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\or_cond6_i_i_reg_5754_reg[0]_i_14_n_0 ,\or_cond6_i_i_reg_5754_reg[0]_i_14_n_1 ,\or_cond6_i_i_reg_5754_reg[0]_i_14_n_2 ,\or_cond6_i_i_reg_5754_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_i_reg_5754[0]_i_39_n_0 ,\or_cond6_i_i_reg_5754[0]_i_40_n_0 ,\or_cond6_i_i_reg_5754[0]_i_41_n_0 ,\or_cond6_i_i_reg_5754[0]_i_42_n_0 }),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_i_reg_5754[0]_i_43_n_0 ,\or_cond6_i_i_reg_5754[0]_i_44_n_0 ,\or_cond6_i_i_reg_5754[0]_i_45_n_0 ,\or_cond6_i_i_reg_5754[0]_i_46_n_0 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_3 
       (.CI(\or_cond6_i_i_reg_5754_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond6_i_i_reg_5754_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_60_2_i_i_fu_1285_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond6_i_i_reg_5754[0]_i_8_n_0 }),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond6_i_i_reg_5754[0]_i_9_n_0 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_4 
       (.CI(\or_cond6_i_i_reg_5754_reg[0]_i_10_n_0 ),
        .CO({\NLW_or_cond6_i_i_reg_5754_reg[0]_i_4_CO_UNCONNECTED [3:1],tmp_60_1_i_i_fu_1201_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond6_i_i_reg_5754[0]_i_11_n_0 }),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond6_i_i_reg_5754[0]_i_12_n_0 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_5 
       (.CI(\or_cond6_i_i_reg_5754_reg[0]_i_13_n_0 ),
        .CO({\NLW_or_cond6_i_i_reg_5754_reg[0]_i_5_CO_UNCONNECTED [3:1],tmp_59_2_i_i_fu_1280_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_2_i_i_reg_5595_reg[8]_i_2_n_3 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_6 
       (.CI(\or_cond6_i_i_reg_5754_reg[0]_i_14_n_0 ),
        .CO({\NLW_or_cond6_i_i_reg_5754_reg[0]_i_6_CO_UNCONNECTED [3:1],tmp_59_1_i_i_fu_1196_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_1_i_i_reg_5577_reg[8]_i_2_n_3 }));
  CARRY4 \or_cond6_i_i_reg_5754_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond6_i_i_reg_5754_reg[0]_i_7_n_0 ,\or_cond6_i_i_reg_5754_reg[0]_i_7_n_1 ,\or_cond6_i_i_reg_5754_reg[0]_i_7_n_2 ,\or_cond6_i_i_reg_5754_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_i_reg_5754[0]_i_15_n_0 ,\or_cond6_i_i_reg_5754[0]_i_16_n_0 ,\or_cond6_i_i_reg_5754[0]_i_17_n_0 ,\or_cond6_i_i_reg_5754[0]_i_18_n_0 }),
        .O(\NLW_or_cond6_i_i_reg_5754_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_i_reg_5754[0]_i_19_n_0 ,\or_cond6_i_i_reg_5754[0]_i_20_n_0 ,\or_cond6_i_i_reg_5754[0]_i_21_n_0 ,\or_cond6_i_i_reg_5754[0]_i_22_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h6777)) 
    \or_cond7_i_i_reg_5769[0]_i_1 
       (.I0(tmp_59_2_i_i_fu_1280_p2),
        .I1(tmp_59_3_i_i_fu_1364_p2),
        .I2(tmp_60_2_i_i_fu_1285_p2),
        .I3(tmp_60_3_i_i_fu_1369_p2),
        .O(p_10_in));
  FDRE \or_cond7_i_i_reg_5769_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_10_in),
        .Q(or_cond7_i_i_reg_5769),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h6777)) 
    \or_cond8_i_i_reg_5784[0]_i_1 
       (.I0(tmp_59_3_i_i_fu_1364_p2),
        .I1(tmp_59_4_i_i_fu_1448_p2),
        .I2(tmp_60_3_i_i_fu_1369_p2),
        .I3(tmp_60_4_i_i_fu_1453_p2),
        .O(p_11_in));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond8_i_i_reg_5784[0]_i_10 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_3_i_i_reg_5619_reg[8]_i_2_n_3 ),
        .O(\or_cond8_i_i_reg_5784[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond8_i_i_reg_5784[0]_i_12 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_4_i_i_reg_5644_reg[8]_i_2_n_3 ),
        .O(\or_cond8_i_i_reg_5784[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond8_i_i_reg_5784[0]_i_13 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_4_i_i_reg_5644_reg[8]_i_2_n_3 ),
        .O(\or_cond8_i_i_reg_5784[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_14 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_3_i_i_fu_1348_p2[7]),
        .I2(r_V_3_i_i_fu_1348_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_15 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_3_i_i_fu_1348_p2[5]),
        .I2(r_V_3_i_i_fu_1348_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_16 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_3_i_i_fu_1348_p2[3]),
        .I2(r_V_3_i_i_fu_1348_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_17 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_3_i_i_fu_1348_p2[1]),
        .I2(r_V_3_i_i_fu_1348_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond8_i_i_reg_5784[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_18 
       (.I0(r_V_3_i_i_fu_1348_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_3_i_i_fu_1348_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_19 
       (.I0(r_V_3_i_i_fu_1348_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_3_i_i_fu_1348_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_20 
       (.I0(r_V_3_i_i_fu_1348_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_3_i_i_fu_1348_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_21 
       (.I0(r_V_3_i_i_fu_1348_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_3_i_i_fu_1348_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond8_i_i_reg_5784[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_22 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_4_i_i_fu_1432_p2[7]),
        .I2(r_V_4_i_i_fu_1432_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_23 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_4_i_i_fu_1432_p2[5]),
        .I2(r_V_4_i_i_fu_1432_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_24 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_4_i_i_fu_1432_p2[3]),
        .I2(r_V_4_i_i_fu_1432_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_5784[0]_i_25 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_4_i_i_fu_1432_p2[1]),
        .I2(r_V_4_i_i_fu_1432_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond8_i_i_reg_5784[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_26 
       (.I0(r_V_4_i_i_fu_1432_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_4_i_i_fu_1432_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_27 
       (.I0(r_V_4_i_i_fu_1432_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_4_i_i_fu_1432_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_28 
       (.I0(r_V_4_i_i_fu_1432_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_4_i_i_fu_1432_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_29 
       (.I0(r_V_4_i_i_fu_1432_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_4_i_i_fu_1432_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond8_i_i_reg_5784[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond8_i_i_reg_5784[0]_i_30 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_3_i_i_fu_1348_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_3_i_i_fu_1348_p2[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond8_i_i_reg_5784[0]_i_31 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_3_i_i_fu_1348_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_3_i_i_fu_1348_p2[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond8_i_i_reg_5784[0]_i_32 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_3_i_i_fu_1348_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_3_i_i_fu_1348_p2[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond8_i_i_reg_5784[0]_i_33 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_3_i_i_fu_1348_p2[1]),
        .I2(r_V_3_i_i_fu_1348_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond8_i_i_reg_5784[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_34 
       (.I0(r_V_3_i_i_fu_1348_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_3_i_i_fu_1348_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_35 
       (.I0(r_V_3_i_i_fu_1348_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_3_i_i_fu_1348_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_36 
       (.I0(r_V_3_i_i_fu_1348_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_3_i_i_fu_1348_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_37 
       (.I0(r_V_3_i_i_fu_1348_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_3_i_i_fu_1348_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond8_i_i_reg_5784[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond8_i_i_reg_5784[0]_i_38 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_4_i_i_fu_1432_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_4_i_i_fu_1432_p2[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond8_i_i_reg_5784[0]_i_39 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_4_i_i_fu_1432_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_4_i_i_fu_1432_p2[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond8_i_i_reg_5784[0]_i_40 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_4_i_i_fu_1432_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_4_i_i_fu_1432_p2[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \or_cond8_i_i_reg_5784[0]_i_41 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_4_i_i_fu_1432_p2[1]),
        .I2(r_V_4_i_i_fu_1432_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\or_cond8_i_i_reg_5784[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_42 
       (.I0(r_V_4_i_i_fu_1432_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_4_i_i_fu_1432_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\or_cond8_i_i_reg_5784[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_43 
       (.I0(r_V_4_i_i_fu_1432_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_4_i_i_fu_1432_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\or_cond8_i_i_reg_5784[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_44 
       (.I0(r_V_4_i_i_fu_1432_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_4_i_i_fu_1432_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\or_cond8_i_i_reg_5784[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_5784[0]_i_45 
       (.I0(r_V_4_i_i_fu_1432_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_4_i_i_fu_1432_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\or_cond8_i_i_reg_5784[0]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond8_i_i_reg_5784[0]_i_9 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_3_i_i_reg_5619_reg[8]_i_2_n_3 ),
        .O(\or_cond8_i_i_reg_5784[0]_i_9_n_0 ));
  FDRE \or_cond8_i_i_reg_5784_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_11_in),
        .Q(or_cond8_i_i_reg_5784),
        .R(1'b0));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\or_cond8_i_i_reg_5784_reg[0]_i_11_n_0 ,\or_cond8_i_i_reg_5784_reg[0]_i_11_n_1 ,\or_cond8_i_i_reg_5784_reg[0]_i_11_n_2 ,\or_cond8_i_i_reg_5784_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond8_i_i_reg_5784[0]_i_38_n_0 ,\or_cond8_i_i_reg_5784[0]_i_39_n_0 ,\or_cond8_i_i_reg_5784[0]_i_40_n_0 ,\or_cond8_i_i_reg_5784[0]_i_41_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\or_cond8_i_i_reg_5784[0]_i_42_n_0 ,\or_cond8_i_i_reg_5784[0]_i_43_n_0 ,\or_cond8_i_i_reg_5784[0]_i_44_n_0 ,\or_cond8_i_i_reg_5784[0]_i_45_n_0 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_2 
       (.CI(\or_cond8_i_i_reg_5784_reg[0]_i_6_n_0 ),
        .CO({\NLW_or_cond8_i_i_reg_5784_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_59_3_i_i_fu_1364_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_3_i_i_reg_5619_reg[8]_i_2_n_3 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_3 
       (.CI(\or_cond8_i_i_reg_5784_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond8_i_i_reg_5784_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_59_4_i_i_fu_1448_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_4_i_i_reg_5644_reg[8]_i_2_n_3 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_4 
       (.CI(\or_cond8_i_i_reg_5784_reg[0]_i_8_n_0 ),
        .CO({\NLW_or_cond8_i_i_reg_5784_reg[0]_i_4_CO_UNCONNECTED [3:1],tmp_60_3_i_i_fu_1369_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_5784[0]_i_9_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_5784[0]_i_10_n_0 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_5 
       (.CI(\or_cond8_i_i_reg_5784_reg[0]_i_11_n_0 ),
        .CO({\NLW_or_cond8_i_i_reg_5784_reg[0]_i_5_CO_UNCONNECTED [3:1],tmp_60_4_i_i_fu_1453_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_5784[0]_i_12_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_5784[0]_i_13_n_0 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\or_cond8_i_i_reg_5784_reg[0]_i_6_n_0 ,\or_cond8_i_i_reg_5784_reg[0]_i_6_n_1 ,\or_cond8_i_i_reg_5784_reg[0]_i_6_n_2 ,\or_cond8_i_i_reg_5784_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond8_i_i_reg_5784[0]_i_14_n_0 ,\or_cond8_i_i_reg_5784[0]_i_15_n_0 ,\or_cond8_i_i_reg_5784[0]_i_16_n_0 ,\or_cond8_i_i_reg_5784[0]_i_17_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\or_cond8_i_i_reg_5784[0]_i_18_n_0 ,\or_cond8_i_i_reg_5784[0]_i_19_n_0 ,\or_cond8_i_i_reg_5784[0]_i_20_n_0 ,\or_cond8_i_i_reg_5784[0]_i_21_n_0 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond8_i_i_reg_5784_reg[0]_i_7_n_0 ,\or_cond8_i_i_reg_5784_reg[0]_i_7_n_1 ,\or_cond8_i_i_reg_5784_reg[0]_i_7_n_2 ,\or_cond8_i_i_reg_5784_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond8_i_i_reg_5784[0]_i_22_n_0 ,\or_cond8_i_i_reg_5784[0]_i_23_n_0 ,\or_cond8_i_i_reg_5784[0]_i_24_n_0 ,\or_cond8_i_i_reg_5784[0]_i_25_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond8_i_i_reg_5784[0]_i_26_n_0 ,\or_cond8_i_i_reg_5784[0]_i_27_n_0 ,\or_cond8_i_i_reg_5784[0]_i_28_n_0 ,\or_cond8_i_i_reg_5784[0]_i_29_n_0 }));
  CARRY4 \or_cond8_i_i_reg_5784_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\or_cond8_i_i_reg_5784_reg[0]_i_8_n_0 ,\or_cond8_i_i_reg_5784_reg[0]_i_8_n_1 ,\or_cond8_i_i_reg_5784_reg[0]_i_8_n_2 ,\or_cond8_i_i_reg_5784_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond8_i_i_reg_5784[0]_i_30_n_0 ,\or_cond8_i_i_reg_5784[0]_i_31_n_0 ,\or_cond8_i_i_reg_5784[0]_i_32_n_0 ,\or_cond8_i_i_reg_5784[0]_i_33_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_5784_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\or_cond8_i_i_reg_5784[0]_i_34_n_0 ,\or_cond8_i_i_reg_5784[0]_i_35_n_0 ,\or_cond8_i_i_reg_5784[0]_i_36_n_0 ,\or_cond8_i_i_reg_5784[0]_i_37_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond9_i_i_reg_5799[0]_i_1 
       (.I0(tmp_60_5_i_i_fu_1515_p2),
        .I1(tmp_60_4_i_i_fu_1453_p2),
        .I2(tmp_59_5_i_i_fu_1510_p2),
        .I3(tmp_59_4_i_i_fu_1448_p2),
        .O(p_12_in));
  FDRE \or_cond9_i_i_reg_5799_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(p_12_in),
        .Q(or_cond9_i_i_reg_5799),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \or_cond_i_i_reg_5505[0]_i_1 
       (.I0(tmp_2_i_i_reg_5477),
        .I1(tmp_10_i_i_fu_661_p2),
        .I2(p_33_in),
        .I3(\exitcond_reg_5496_reg[0]_i_2_n_1 ),
        .I4(or_cond_i_i_reg_5505),
        .O(\or_cond_i_i_reg_5505[0]_i_1_n_0 ));
  FDRE \or_cond_i_i_reg_5505_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_i_reg_5505[0]_i_1_n_0 ),
        .Q(or_cond_i_i_reg_5505),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \p_4_i_i_reg_529[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_5496_reg_n_0_[0] ),
        .I4(ap_condition_94),
        .O(p_4_i_i_reg_529));
  LUT4 #(
    .INIT(16'h2000)) 
    \p_4_i_i_reg_529[8]_i_2 
       (.I0(ap_condition_94),
        .I1(\exitcond_reg_5496_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(p_4_i_i_reg_5290));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_4_i_i_reg_529[8]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(\p_4_i_i_reg_529[8]_i_4_n_0 ),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    \p_4_i_i_reg_529[8]_i_4 
       (.I0(\p_4_i_i_reg_529[8]_i_5_n_0 ),
        .I1(\p_4_i_i_reg_529[8]_i_6_n_0 ),
        .I2(tmp_25_fu_634_p4[5]),
        .I3(tmp_8_reg_5412[7]),
        .I4(tmp_25_fu_634_p4[4]),
        .I5(tmp_8_reg_5412[6]),
        .O(\p_4_i_i_reg_529[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \p_4_i_i_reg_529[8]_i_5 
       (.I0(tmp_8_reg_5412[0]),
        .I1(\p_i_i_reg_518_reg_n_0_[0] ),
        .I2(tmp_25_fu_634_p4[0]),
        .I3(tmp_8_reg_5412[2]),
        .I4(\p_i_i_reg_518_reg_n_0_[1] ),
        .I5(tmp_8_reg_5412[1]),
        .O(\p_4_i_i_reg_529[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_4_i_i_reg_529[8]_i_6 
       (.I0(tmp_8_reg_5412[3]),
        .I1(tmp_25_fu_634_p4[1]),
        .I2(tmp_25_fu_634_p4[2]),
        .I3(tmp_8_reg_5412[4]),
        .I4(tmp_25_fu_634_p4[3]),
        .I5(tmp_8_reg_5412[5]),
        .O(\p_4_i_i_reg_529[8]_i_6_n_0 ));
  FDRE \p_4_i_i_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[0]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[0] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[1]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[2]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[2] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[3]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[3] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[4]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[4] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[5]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[5] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[6]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[6] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[7]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[7] ),
        .R(p_4_i_i_reg_529));
  FDRE \p_4_i_i_reg_529_reg[8] 
       (.C(ap_clk),
        .CE(p_4_i_i_reg_5290),
        .D(j_V_reg_5500_reg__0[8]),
        .Q(\p_4_i_i_reg_529_reg_n_0_[8] ),
        .R(p_4_i_i_reg_529));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \p_i_i_reg_518[7]_i_1 
       (.I0(gray_rows_V_channel_empty_n),
        .I1(threhold_channel_empty_n),
        .I2(FAST_t_opr_U0_ap_start),
        .I3(gray_cols_V_channel_empty_n),
        .I4(Q),
        .I5(ap_CS_fsm_state16),
        .O(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[0]),
        .Q(\p_i_i_reg_518_reg_n_0_[0] ),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[1]),
        .Q(\p_i_i_reg_518_reg_n_0_[1] ),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[2]),
        .Q(tmp_25_fu_634_p4[0]),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[3]),
        .Q(tmp_25_fu_634_p4[1]),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[4]),
        .Q(tmp_25_fu_634_p4[2]),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[5]),
        .Q(tmp_25_fu_634_p4[3]),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[6]),
        .Q(tmp_25_fu_634_p4[4]),
        .R(p_i_i_reg_518));
  FDRE \p_i_i_reg_518_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_5472[7]),
        .Q(tmp_25_fu_634_p4[5]),
        .R(p_i_i_reg_518));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_0_V_3_fu_172[3]),
        .O(\r_V_1_i_i_reg_5577[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_0_V_3_fu_172[2]),
        .O(\r_V_1_i_i_reg_5577[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_0_V_3_fu_172[1]),
        .O(\r_V_1_i_i_reg_5577[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_0_V_3_fu_172[0]),
        .O(\r_V_1_i_i_reg_5577[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_0_V_3_fu_172[7]),
        .O(\r_V_1_i_i_reg_5577[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_0_V_3_fu_172[6]),
        .O(\r_V_1_i_i_reg_5577[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_0_V_3_fu_172[5]),
        .O(\r_V_1_i_i_reg_5577[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_5577[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_0_V_3_fu_172[4]),
        .O(\r_V_1_i_i_reg_5577[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_1_i_i_reg_5577[8]_i_1 
       (.I0(\r_V_1_i_i_reg_5577_reg[8]_i_2_n_3 ),
        .O(r_V_1_i_i_fu_1180_p2[8]));
  FDRE \r_V_1_i_i_reg_5577_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[0]),
        .Q(r_V_1_i_i_reg_5577[0]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_5577_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[1]),
        .Q(r_V_1_i_i_reg_5577[1]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_5577_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[2]),
        .Q(r_V_1_i_i_reg_5577[2]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_5577_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[3]),
        .Q(r_V_1_i_i_reg_5577[3]),
        .R(1'b0));
  CARRY4 \r_V_1_i_i_reg_5577_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_1_i_i_reg_5577_reg[3]_i_1_n_0 ,\r_V_1_i_i_reg_5577_reg[3]_i_1_n_1 ,\r_V_1_i_i_reg_5577_reg[3]_i_1_n_2 ,\r_V_1_i_i_reg_5577_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_1_i_i_fu_1180_p2[3:0]),
        .S({\r_V_1_i_i_reg_5577[3]_i_2_n_0 ,\r_V_1_i_i_reg_5577[3]_i_3_n_0 ,\r_V_1_i_i_reg_5577[3]_i_4_n_0 ,\r_V_1_i_i_reg_5577[3]_i_5_n_0 }));
  FDRE \r_V_1_i_i_reg_5577_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[4]),
        .Q(r_V_1_i_i_reg_5577[4]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_5577_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[5]),
        .Q(r_V_1_i_i_reg_5577[5]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_5577_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[6]),
        .Q(r_V_1_i_i_reg_5577[6]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_5577_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[7]),
        .Q(r_V_1_i_i_reg_5577[7]),
        .R(1'b0));
  CARRY4 \r_V_1_i_i_reg_5577_reg[7]_i_1 
       (.CI(\r_V_1_i_i_reg_5577_reg[3]_i_1_n_0 ),
        .CO({\r_V_1_i_i_reg_5577_reg[7]_i_1_n_0 ,\r_V_1_i_i_reg_5577_reg[7]_i_1_n_1 ,\r_V_1_i_i_reg_5577_reg[7]_i_1_n_2 ,\r_V_1_i_i_reg_5577_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_1_i_i_fu_1180_p2[7:4]),
        .S({\r_V_1_i_i_reg_5577[7]_i_2_n_0 ,\r_V_1_i_i_reg_5577[7]_i_3_n_0 ,\r_V_1_i_i_reg_5577[7]_i_4_n_0 ,\r_V_1_i_i_reg_5577[7]_i_5_n_0 }));
  FDRE \r_V_1_i_i_reg_5577_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_1_i_i_fu_1180_p2[8]),
        .Q(r_V_1_i_i_reg_5577[8]),
        .R(1'b0));
  CARRY4 \r_V_1_i_i_reg_5577_reg[8]_i_2 
       (.CI(\r_V_1_i_i_reg_5577_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_1_i_i_reg_5577_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_1_i_i_reg_5577_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_1_i_i_reg_5577_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_1_V_4_fu_200[3]),
        .O(\r_V_2_i_i_reg_5595[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_1_V_4_fu_200[2]),
        .O(\r_V_2_i_i_reg_5595[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_1_V_4_fu_200[1]),
        .O(\r_V_2_i_i_reg_5595[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_1_V_4_fu_200[0]),
        .O(\r_V_2_i_i_reg_5595[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_1_V_4_fu_200[7]),
        .O(\r_V_2_i_i_reg_5595[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_1_V_4_fu_200[6]),
        .O(\r_V_2_i_i_reg_5595[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_1_V_4_fu_200[5]),
        .O(\r_V_2_i_i_reg_5595[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_5595[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_1_V_4_fu_200[4]),
        .O(\r_V_2_i_i_reg_5595[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_i_i_reg_5595[8]_i_1 
       (.I0(\r_V_2_i_i_reg_5595_reg[8]_i_2_n_3 ),
        .O(r_V_2_i_i_fu_1264_p2[8]));
  FDRE \r_V_2_i_i_reg_5595_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[0]),
        .Q(r_V_2_i_i_reg_5595[0]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_5595_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[1]),
        .Q(r_V_2_i_i_reg_5595[1]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_5595_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[2]),
        .Q(r_V_2_i_i_reg_5595[2]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_5595_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[3]),
        .Q(r_V_2_i_i_reg_5595[3]),
        .R(1'b0));
  CARRY4 \r_V_2_i_i_reg_5595_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_i_i_reg_5595_reg[3]_i_1_n_0 ,\r_V_2_i_i_reg_5595_reg[3]_i_1_n_1 ,\r_V_2_i_i_reg_5595_reg[3]_i_1_n_2 ,\r_V_2_i_i_reg_5595_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_2_i_i_fu_1264_p2[3:0]),
        .S({\r_V_2_i_i_reg_5595[3]_i_2_n_0 ,\r_V_2_i_i_reg_5595[3]_i_3_n_0 ,\r_V_2_i_i_reg_5595[3]_i_4_n_0 ,\r_V_2_i_i_reg_5595[3]_i_5_n_0 }));
  FDRE \r_V_2_i_i_reg_5595_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[4]),
        .Q(r_V_2_i_i_reg_5595[4]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_5595_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[5]),
        .Q(r_V_2_i_i_reg_5595[5]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_5595_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[6]),
        .Q(r_V_2_i_i_reg_5595[6]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_5595_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[7]),
        .Q(r_V_2_i_i_reg_5595[7]),
        .R(1'b0));
  CARRY4 \r_V_2_i_i_reg_5595_reg[7]_i_1 
       (.CI(\r_V_2_i_i_reg_5595_reg[3]_i_1_n_0 ),
        .CO({\r_V_2_i_i_reg_5595_reg[7]_i_1_n_0 ,\r_V_2_i_i_reg_5595_reg[7]_i_1_n_1 ,\r_V_2_i_i_reg_5595_reg[7]_i_1_n_2 ,\r_V_2_i_i_reg_5595_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_2_i_i_fu_1264_p2[7:4]),
        .S({\r_V_2_i_i_reg_5595[7]_i_2_n_0 ,\r_V_2_i_i_reg_5595[7]_i_3_n_0 ,\r_V_2_i_i_reg_5595[7]_i_4_n_0 ,\r_V_2_i_i_reg_5595[7]_i_5_n_0 }));
  FDRE \r_V_2_i_i_reg_5595_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_2_i_i_fu_1264_p2[8]),
        .Q(r_V_2_i_i_reg_5595[8]),
        .R(1'b0));
  CARRY4 \r_V_2_i_i_reg_5595_reg[8]_i_2 
       (.CI(\r_V_2_i_i_reg_5595_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_2_i_i_reg_5595_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_2_i_i_reg_5595_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_2_i_i_reg_5595_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_2_V_5_fu_232[3]),
        .O(\r_V_3_i_i_reg_5619[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_2_V_5_fu_232[2]),
        .O(\r_V_3_i_i_reg_5619[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_2_V_5_fu_232[1]),
        .O(\r_V_3_i_i_reg_5619[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_2_V_5_fu_232[0]),
        .O(\r_V_3_i_i_reg_5619[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_2_V_5_fu_232[7]),
        .O(\r_V_3_i_i_reg_5619[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_2_V_5_fu_232[6]),
        .O(\r_V_3_i_i_reg_5619[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_2_V_5_fu_232[5]),
        .O(\r_V_3_i_i_reg_5619[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_5619[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_2_V_5_fu_232[4]),
        .O(\r_V_3_i_i_reg_5619[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_3_i_i_reg_5619[8]_i_1 
       (.I0(\r_V_3_i_i_reg_5619_reg[8]_i_2_n_3 ),
        .O(r_V_3_i_i_fu_1348_p2[8]));
  FDRE \r_V_3_i_i_reg_5619_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[0]),
        .Q(r_V_3_i_i_reg_5619[0]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_5619_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[1]),
        .Q(r_V_3_i_i_reg_5619[1]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_5619_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[2]),
        .Q(r_V_3_i_i_reg_5619[2]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_5619_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[3]),
        .Q(r_V_3_i_i_reg_5619[3]),
        .R(1'b0));
  CARRY4 \r_V_3_i_i_reg_5619_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_3_i_i_reg_5619_reg[3]_i_1_n_0 ,\r_V_3_i_i_reg_5619_reg[3]_i_1_n_1 ,\r_V_3_i_i_reg_5619_reg[3]_i_1_n_2 ,\r_V_3_i_i_reg_5619_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_3_i_i_fu_1348_p2[3:0]),
        .S({\r_V_3_i_i_reg_5619[3]_i_2_n_0 ,\r_V_3_i_i_reg_5619[3]_i_3_n_0 ,\r_V_3_i_i_reg_5619[3]_i_4_n_0 ,\r_V_3_i_i_reg_5619[3]_i_5_n_0 }));
  FDRE \r_V_3_i_i_reg_5619_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[4]),
        .Q(r_V_3_i_i_reg_5619[4]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_5619_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[5]),
        .Q(r_V_3_i_i_reg_5619[5]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_5619_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[6]),
        .Q(r_V_3_i_i_reg_5619[6]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_5619_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[7]),
        .Q(r_V_3_i_i_reg_5619[7]),
        .R(1'b0));
  CARRY4 \r_V_3_i_i_reg_5619_reg[7]_i_1 
       (.CI(\r_V_3_i_i_reg_5619_reg[3]_i_1_n_0 ),
        .CO({\r_V_3_i_i_reg_5619_reg[7]_i_1_n_0 ,\r_V_3_i_i_reg_5619_reg[7]_i_1_n_1 ,\r_V_3_i_i_reg_5619_reg[7]_i_1_n_2 ,\r_V_3_i_i_reg_5619_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_3_i_i_fu_1348_p2[7:4]),
        .S({\r_V_3_i_i_reg_5619[7]_i_2_n_0 ,\r_V_3_i_i_reg_5619[7]_i_3_n_0 ,\r_V_3_i_i_reg_5619[7]_i_4_n_0 ,\r_V_3_i_i_reg_5619[7]_i_5_n_0 }));
  FDRE \r_V_3_i_i_reg_5619_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_3_i_i_fu_1348_p2[8]),
        .Q(r_V_3_i_i_reg_5619[8]),
        .R(1'b0));
  CARRY4 \r_V_3_i_i_reg_5619_reg[8]_i_2 
       (.CI(\r_V_3_i_i_reg_5619_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_3_i_i_reg_5619_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_3_i_i_reg_5619_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_3_i_i_reg_5619_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_3_V_5_fu_260[3]),
        .O(\r_V_4_i_i_reg_5644[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_3_V_5_fu_260[2]),
        .O(\r_V_4_i_i_reg_5644[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_3_V_5_fu_260[1]),
        .O(\r_V_4_i_i_reg_5644[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_3_V_5_fu_260[0]),
        .O(\r_V_4_i_i_reg_5644[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_3_V_5_fu_260[7]),
        .O(\r_V_4_i_i_reg_5644[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_3_V_5_fu_260[6]),
        .O(\r_V_4_i_i_reg_5644[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_3_V_5_fu_260[5]),
        .O(\r_V_4_i_i_reg_5644[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_5644[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_3_V_5_fu_260[4]),
        .O(\r_V_4_i_i_reg_5644[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_4_i_i_reg_5644[8]_i_1 
       (.I0(\r_V_4_i_i_reg_5644_reg[8]_i_2_n_3 ),
        .O(r_V_4_i_i_fu_1432_p2[8]));
  FDRE \r_V_4_i_i_reg_5644_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[0]),
        .Q(r_V_4_i_i_reg_5644[0]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_5644_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[1]),
        .Q(r_V_4_i_i_reg_5644[1]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_5644_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[2]),
        .Q(r_V_4_i_i_reg_5644[2]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_5644_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[3]),
        .Q(r_V_4_i_i_reg_5644[3]),
        .R(1'b0));
  CARRY4 \r_V_4_i_i_reg_5644_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_4_i_i_reg_5644_reg[3]_i_1_n_0 ,\r_V_4_i_i_reg_5644_reg[3]_i_1_n_1 ,\r_V_4_i_i_reg_5644_reg[3]_i_1_n_2 ,\r_V_4_i_i_reg_5644_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_4_i_i_fu_1432_p2[3:0]),
        .S({\r_V_4_i_i_reg_5644[3]_i_2_n_0 ,\r_V_4_i_i_reg_5644[3]_i_3_n_0 ,\r_V_4_i_i_reg_5644[3]_i_4_n_0 ,\r_V_4_i_i_reg_5644[3]_i_5_n_0 }));
  FDRE \r_V_4_i_i_reg_5644_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[4]),
        .Q(r_V_4_i_i_reg_5644[4]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_5644_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[5]),
        .Q(r_V_4_i_i_reg_5644[5]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_5644_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[6]),
        .Q(r_V_4_i_i_reg_5644[6]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_5644_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[7]),
        .Q(r_V_4_i_i_reg_5644[7]),
        .R(1'b0));
  CARRY4 \r_V_4_i_i_reg_5644_reg[7]_i_1 
       (.CI(\r_V_4_i_i_reg_5644_reg[3]_i_1_n_0 ),
        .CO({\r_V_4_i_i_reg_5644_reg[7]_i_1_n_0 ,\r_V_4_i_i_reg_5644_reg[7]_i_1_n_1 ,\r_V_4_i_i_reg_5644_reg[7]_i_1_n_2 ,\r_V_4_i_i_reg_5644_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_4_i_i_fu_1432_p2[7:4]),
        .S({\r_V_4_i_i_reg_5644[7]_i_2_n_0 ,\r_V_4_i_i_reg_5644[7]_i_3_n_0 ,\r_V_4_i_i_reg_5644[7]_i_4_n_0 ,\r_V_4_i_i_reg_5644[7]_i_5_n_0 }));
  FDRE \r_V_4_i_i_reg_5644_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_4_i_i_fu_1432_p2[8]),
        .Q(r_V_4_i_i_reg_5644[8]),
        .R(1'b0));
  CARRY4 \r_V_4_i_i_reg_5644_reg[8]_i_2 
       (.CI(\r_V_4_i_i_reg_5644_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_4_i_i_reg_5644_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_4_i_i_reg_5644_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_4_i_i_reg_5644_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_4_V_5_fu_288[3]),
        .O(\r_V_5_i_i_reg_5673[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_4_V_5_fu_288[2]),
        .O(\r_V_5_i_i_reg_5673[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_4_V_5_fu_288[1]),
        .O(\r_V_5_i_i_reg_5673[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_4_V_5_fu_288[0]),
        .O(\r_V_5_i_i_reg_5673[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_4_V_5_fu_288[7]),
        .O(\r_V_5_i_i_reg_5673[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_4_V_5_fu_288[6]),
        .O(\r_V_5_i_i_reg_5673[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_4_V_5_fu_288[5]),
        .O(\r_V_5_i_i_reg_5673[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_5673[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_4_V_5_fu_288[4]),
        .O(\r_V_5_i_i_reg_5673[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_5_i_i_reg_5673[8]_i_1 
       (.I0(\r_V_5_i_i_reg_5673_reg[8]_i_2_n_3 ),
        .O(r_V_5_i_i_fu_1494_p2[8]));
  FDRE \r_V_5_i_i_reg_5673_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[0]),
        .Q(r_V_5_i_i_reg_5673[0]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_5673_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[1]),
        .Q(r_V_5_i_i_reg_5673[1]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_5673_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[2]),
        .Q(r_V_5_i_i_reg_5673[2]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_5673_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[3]),
        .Q(r_V_5_i_i_reg_5673[3]),
        .R(1'b0));
  CARRY4 \r_V_5_i_i_reg_5673_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_5_i_i_reg_5673_reg[3]_i_1_n_0 ,\r_V_5_i_i_reg_5673_reg[3]_i_1_n_1 ,\r_V_5_i_i_reg_5673_reg[3]_i_1_n_2 ,\r_V_5_i_i_reg_5673_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_5_i_i_fu_1494_p2[3:0]),
        .S({\r_V_5_i_i_reg_5673[3]_i_2_n_0 ,\r_V_5_i_i_reg_5673[3]_i_3_n_0 ,\r_V_5_i_i_reg_5673[3]_i_4_n_0 ,\r_V_5_i_i_reg_5673[3]_i_5_n_0 }));
  FDRE \r_V_5_i_i_reg_5673_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[4]),
        .Q(r_V_5_i_i_reg_5673[4]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_5673_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[5]),
        .Q(r_V_5_i_i_reg_5673[5]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_5673_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[6]),
        .Q(r_V_5_i_i_reg_5673[6]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_5673_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[7]),
        .Q(r_V_5_i_i_reg_5673[7]),
        .R(1'b0));
  CARRY4 \r_V_5_i_i_reg_5673_reg[7]_i_1 
       (.CI(\r_V_5_i_i_reg_5673_reg[3]_i_1_n_0 ),
        .CO({\r_V_5_i_i_reg_5673_reg[7]_i_1_n_0 ,\r_V_5_i_i_reg_5673_reg[7]_i_1_n_1 ,\r_V_5_i_i_reg_5673_reg[7]_i_1_n_2 ,\r_V_5_i_i_reg_5673_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_5_i_i_fu_1494_p2[7:4]),
        .S({\r_V_5_i_i_reg_5673[7]_i_2_n_0 ,\r_V_5_i_i_reg_5673[7]_i_3_n_0 ,\r_V_5_i_i_reg_5673[7]_i_4_n_0 ,\r_V_5_i_i_reg_5673[7]_i_5_n_0 }));
  FDRE \r_V_5_i_i_reg_5673_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_5_i_i_fu_1494_p2[8]),
        .Q(r_V_5_i_i_reg_5673[8]),
        .R(1'b0));
  CARRY4 \r_V_5_i_i_reg_5673_reg[8]_i_2 
       (.CI(\r_V_5_i_i_reg_5673_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_5_i_i_reg_5673_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_5_i_i_reg_5673_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_5_i_i_reg_5673_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_6_V_2_fu_316[3]),
        .O(\r_V_6_1_i_i_reg_5586[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_6_V_2_fu_316[2]),
        .O(\r_V_6_1_i_i_reg_5586[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_6_V_2_fu_316[1]),
        .O(\r_V_6_1_i_i_reg_5586[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_6_V_2_fu_316[0]),
        .O(\r_V_6_1_i_i_reg_5586[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_6_V_2_fu_316[7]),
        .O(\r_V_6_1_i_i_reg_5586[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_6_V_2_fu_316[6]),
        .O(\r_V_6_1_i_i_reg_5586[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_6_V_2_fu_316[5]),
        .O(\r_V_6_1_i_i_reg_5586[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_5586[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_6_V_2_fu_316[4]),
        .O(\r_V_6_1_i_i_reg_5586[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_i_i_reg_5586[8]_i_1 
       (.I0(\r_V_6_1_i_i_reg_5586_reg[8]_i_2_n_3 ),
        .O(r_V_6_1_i_i_fu_1190_p2[8]));
  FDRE \r_V_6_1_i_i_reg_5586_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[0]),
        .Q(r_V_6_1_i_i_reg_5586[0]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_5586_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[1]),
        .Q(r_V_6_1_i_i_reg_5586[1]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_5586_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[2]),
        .Q(r_V_6_1_i_i_reg_5586[2]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_5586_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[3]),
        .Q(r_V_6_1_i_i_reg_5586[3]),
        .R(1'b0));
  CARRY4 \r_V_6_1_i_i_reg_5586_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_0 ,\r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_1 ,\r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_2 ,\r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_1_i_i_fu_1190_p2[3:0]),
        .S({\r_V_6_1_i_i_reg_5586[3]_i_2_n_0 ,\r_V_6_1_i_i_reg_5586[3]_i_3_n_0 ,\r_V_6_1_i_i_reg_5586[3]_i_4_n_0 ,\r_V_6_1_i_i_reg_5586[3]_i_5_n_0 }));
  FDRE \r_V_6_1_i_i_reg_5586_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[4]),
        .Q(r_V_6_1_i_i_reg_5586[4]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_5586_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[5]),
        .Q(r_V_6_1_i_i_reg_5586[5]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_5586_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[6]),
        .Q(r_V_6_1_i_i_reg_5586[6]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_5586_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[7]),
        .Q(r_V_6_1_i_i_reg_5586[7]),
        .R(1'b0));
  CARRY4 \r_V_6_1_i_i_reg_5586_reg[7]_i_1 
       (.CI(\r_V_6_1_i_i_reg_5586_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_0 ,\r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_1 ,\r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_2 ,\r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_1_i_i_fu_1190_p2[7:4]),
        .S({\r_V_6_1_i_i_reg_5586[7]_i_2_n_0 ,\r_V_6_1_i_i_reg_5586[7]_i_3_n_0 ,\r_V_6_1_i_i_reg_5586[7]_i_4_n_0 ,\r_V_6_1_i_i_reg_5586[7]_i_5_n_0 }));
  FDRE \r_V_6_1_i_i_reg_5586_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_1_i_i_fu_1190_p2[8]),
        .Q(r_V_6_1_i_i_reg_5586[8]),
        .R(1'b0));
  CARRY4 \r_V_6_1_i_i_reg_5586_reg[8]_i_2 
       (.CI(\r_V_6_1_i_i_reg_5586_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_6_1_i_i_reg_5586_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_6_1_i_i_reg_5586_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_6_1_i_i_reg_5586_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_5_V_1_fu_292[3]),
        .O(\r_V_6_2_i_i_reg_5604[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_5_V_1_fu_292[2]),
        .O(\r_V_6_2_i_i_reg_5604[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_5_V_1_fu_292[1]),
        .O(\r_V_6_2_i_i_reg_5604[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_5_V_1_fu_292[0]),
        .O(\r_V_6_2_i_i_reg_5604[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_5_V_1_fu_292[7]),
        .O(\r_V_6_2_i_i_reg_5604[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_5_V_1_fu_292[6]),
        .O(\r_V_6_2_i_i_reg_5604[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_5_V_1_fu_292[5]),
        .O(\r_V_6_2_i_i_reg_5604[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_5604[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_5_V_1_fu_292[4]),
        .O(\r_V_6_2_i_i_reg_5604[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_i_i_reg_5604[8]_i_1 
       (.I0(\flag_val_V_assign_lo_5_reg_5613_reg[0]_i_3_n_3 ),
        .O(r_V_6_2_i_i_fu_1274_p2[8]));
  FDRE \r_V_6_2_i_i_reg_5604_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[0]),
        .Q(r_V_6_2_i_i_reg_5604[0]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_5604_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[1]),
        .Q(r_V_6_2_i_i_reg_5604[1]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_5604_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[2]),
        .Q(r_V_6_2_i_i_reg_5604[2]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_5604_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[3]),
        .Q(r_V_6_2_i_i_reg_5604[3]),
        .R(1'b0));
  CARRY4 \r_V_6_2_i_i_reg_5604_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_0 ,\r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_1 ,\r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_2 ,\r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_2_i_i_fu_1274_p2[3:0]),
        .S({\r_V_6_2_i_i_reg_5604[3]_i_2_n_0 ,\r_V_6_2_i_i_reg_5604[3]_i_3_n_0 ,\r_V_6_2_i_i_reg_5604[3]_i_4_n_0 ,\r_V_6_2_i_i_reg_5604[3]_i_5_n_0 }));
  FDRE \r_V_6_2_i_i_reg_5604_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[4]),
        .Q(r_V_6_2_i_i_reg_5604[4]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_5604_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[5]),
        .Q(r_V_6_2_i_i_reg_5604[5]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_5604_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[6]),
        .Q(r_V_6_2_i_i_reg_5604[6]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_5604_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[7]),
        .Q(r_V_6_2_i_i_reg_5604[7]),
        .R(1'b0));
  CARRY4 \r_V_6_2_i_i_reg_5604_reg[7]_i_1 
       (.CI(\r_V_6_2_i_i_reg_5604_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_0 ,\r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_1 ,\r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_2 ,\r_V_6_2_i_i_reg_5604_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_2_i_i_fu_1274_p2[7:4]),
        .S({\r_V_6_2_i_i_reg_5604[7]_i_2_n_0 ,\r_V_6_2_i_i_reg_5604[7]_i_3_n_0 ,\r_V_6_2_i_i_reg_5604[7]_i_4_n_0 ,\r_V_6_2_i_i_reg_5604[7]_i_5_n_0 }));
  FDRE \r_V_6_2_i_i_reg_5604_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_2_i_i_fu_1274_p2[8]),
        .Q(r_V_6_2_i_i_reg_5604[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_4_V_0_fu_264[3]),
        .O(\r_V_6_3_i_i_reg_5628[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_4_V_0_fu_264[2]),
        .O(\r_V_6_3_i_i_reg_5628[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_4_V_0_fu_264[1]),
        .O(\r_V_6_3_i_i_reg_5628[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_4_V_0_fu_264[0]),
        .O(\r_V_6_3_i_i_reg_5628[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_4_V_0_fu_264[7]),
        .O(\r_V_6_3_i_i_reg_5628[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_4_V_0_fu_264[6]),
        .O(\r_V_6_3_i_i_reg_5628[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_4_V_0_fu_264[5]),
        .O(\r_V_6_3_i_i_reg_5628[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_5628[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_4_V_0_fu_264[4]),
        .O(\r_V_6_3_i_i_reg_5628[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_3_i_i_reg_5628[8]_i_1 
       (.I0(\flag_val_V_assign_lo_7_reg_5637_reg[0]_i_3_n_3 ),
        .O(r_V_6_3_i_i_fu_1358_p2[8]));
  FDRE \r_V_6_3_i_i_reg_5628_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[0]),
        .Q(r_V_6_3_i_i_reg_5628[0]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_5628_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[1]),
        .Q(r_V_6_3_i_i_reg_5628[1]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_5628_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[2]),
        .Q(r_V_6_3_i_i_reg_5628[2]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_5628_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[3]),
        .Q(r_V_6_3_i_i_reg_5628[3]),
        .R(1'b0));
  CARRY4 \r_V_6_3_i_i_reg_5628_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_0 ,\r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_1 ,\r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_2 ,\r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_3_i_i_fu_1358_p2[3:0]),
        .S({\r_V_6_3_i_i_reg_5628[3]_i_2_n_0 ,\r_V_6_3_i_i_reg_5628[3]_i_3_n_0 ,\r_V_6_3_i_i_reg_5628[3]_i_4_n_0 ,\r_V_6_3_i_i_reg_5628[3]_i_5_n_0 }));
  FDRE \r_V_6_3_i_i_reg_5628_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[4]),
        .Q(r_V_6_3_i_i_reg_5628[4]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_5628_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[5]),
        .Q(r_V_6_3_i_i_reg_5628[5]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_5628_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[6]),
        .Q(r_V_6_3_i_i_reg_5628[6]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_5628_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[7]),
        .Q(r_V_6_3_i_i_reg_5628[7]),
        .R(1'b0));
  CARRY4 \r_V_6_3_i_i_reg_5628_reg[7]_i_1 
       (.CI(\r_V_6_3_i_i_reg_5628_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_0 ,\r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_1 ,\r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_2 ,\r_V_6_3_i_i_reg_5628_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_3_i_i_fu_1358_p2[7:4]),
        .S({\r_V_6_3_i_i_reg_5628[7]_i_2_n_0 ,\r_V_6_3_i_i_reg_5628[7]_i_3_n_0 ,\r_V_6_3_i_i_reg_5628[7]_i_4_n_0 ,\r_V_6_3_i_i_reg_5628[7]_i_5_n_0 }));
  FDRE \r_V_6_3_i_i_reg_5628_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_3_i_i_fu_1358_p2[8]),
        .Q(r_V_6_3_i_i_reg_5628[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_3_V_0_fu_236[3]),
        .O(\r_V_6_4_i_i_reg_5653[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_3_V_0_fu_236[2]),
        .O(\r_V_6_4_i_i_reg_5653[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_3_V_0_fu_236[1]),
        .O(\r_V_6_4_i_i_reg_5653[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_3_V_0_fu_236[0]),
        .O(\r_V_6_4_i_i_reg_5653[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_3_V_0_fu_236[7]),
        .O(\r_V_6_4_i_i_reg_5653[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_3_V_0_fu_236[6]),
        .O(\r_V_6_4_i_i_reg_5653[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_3_V_0_fu_236[5]),
        .O(\r_V_6_4_i_i_reg_5653[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_5653[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_3_V_0_fu_236[4]),
        .O(\r_V_6_4_i_i_reg_5653[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_4_i_i_reg_5653[8]_i_1 
       (.I0(\tmp_65_4_i_i_reg_5662_reg[0]_i_3_n_3 ),
        .O(r_V_6_4_i_i_fu_1442_p2[8]));
  FDRE \r_V_6_4_i_i_reg_5653_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[0]),
        .Q(r_V_6_4_i_i_reg_5653[0]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_5653_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[1]),
        .Q(r_V_6_4_i_i_reg_5653[1]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_5653_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[2]),
        .Q(r_V_6_4_i_i_reg_5653[2]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_5653_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[3]),
        .Q(r_V_6_4_i_i_reg_5653[3]),
        .R(1'b0));
  CARRY4 \r_V_6_4_i_i_reg_5653_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_0 ,\r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_1 ,\r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_2 ,\r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_4_i_i_fu_1442_p2[3:0]),
        .S({\r_V_6_4_i_i_reg_5653[3]_i_2_n_0 ,\r_V_6_4_i_i_reg_5653[3]_i_3_n_0 ,\r_V_6_4_i_i_reg_5653[3]_i_4_n_0 ,\r_V_6_4_i_i_reg_5653[3]_i_5_n_0 }));
  FDRE \r_V_6_4_i_i_reg_5653_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[4]),
        .Q(r_V_6_4_i_i_reg_5653[4]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_5653_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[5]),
        .Q(r_V_6_4_i_i_reg_5653[5]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_5653_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[6]),
        .Q(r_V_6_4_i_i_reg_5653[6]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_5653_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[7]),
        .Q(r_V_6_4_i_i_reg_5653[7]),
        .R(1'b0));
  CARRY4 \r_V_6_4_i_i_reg_5653_reg[7]_i_1 
       (.CI(\r_V_6_4_i_i_reg_5653_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_0 ,\r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_1 ,\r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_2 ,\r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_4_i_i_fu_1442_p2[7:4]),
        .S({\r_V_6_4_i_i_reg_5653[7]_i_2_n_0 ,\r_V_6_4_i_i_reg_5653[7]_i_3_n_0 ,\r_V_6_4_i_i_reg_5653[7]_i_4_n_0 ,\r_V_6_4_i_i_reg_5653[7]_i_5_n_0 }));
  FDRE \r_V_6_4_i_i_reg_5653_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_4_i_i_fu_1442_p2[8]),
        .Q(r_V_6_4_i_i_reg_5653[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_2_V_0_fu_208[3]),
        .O(\r_V_6_5_i_i_reg_5682[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_2_V_0_fu_208[2]),
        .O(\r_V_6_5_i_i_reg_5682[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_2_V_0_fu_208[1]),
        .O(\r_V_6_5_i_i_reg_5682[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_2_V_0_fu_208[0]),
        .O(\r_V_6_5_i_i_reg_5682[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_2_V_0_fu_208[7]),
        .O(\r_V_6_5_i_i_reg_5682[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_2_V_0_fu_208[6]),
        .O(\r_V_6_5_i_i_reg_5682[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_2_V_0_fu_208[5]),
        .O(\r_V_6_5_i_i_reg_5682[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_5682[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_2_V_0_fu_208[4]),
        .O(\r_V_6_5_i_i_reg_5682[7]_i_5_n_0 ));
  FDRE \r_V_6_5_i_i_reg_5682_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[0]),
        .Q(r_V_6_5_i_i_reg_5682[0]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_5682_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[1]),
        .Q(r_V_6_5_i_i_reg_5682[1]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_5682_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[2]),
        .Q(r_V_6_5_i_i_reg_5682[2]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_5682_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[3]),
        .Q(r_V_6_5_i_i_reg_5682[3]),
        .R(1'b0));
  CARRY4 \r_V_6_5_i_i_reg_5682_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_0 ,\r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_1 ,\r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_2 ,\r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_5_i_i_fu_1504_p2[3:0]),
        .S({\r_V_6_5_i_i_reg_5682[3]_i_2_n_0 ,\r_V_6_5_i_i_reg_5682[3]_i_3_n_0 ,\r_V_6_5_i_i_reg_5682[3]_i_4_n_0 ,\r_V_6_5_i_i_reg_5682[3]_i_5_n_0 }));
  FDRE \r_V_6_5_i_i_reg_5682_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[4]),
        .Q(r_V_6_5_i_i_reg_5682[4]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_5682_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[5]),
        .Q(r_V_6_5_i_i_reg_5682[5]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_5682_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[6]),
        .Q(r_V_6_5_i_i_reg_5682[6]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_5682_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[7]),
        .Q(r_V_6_5_i_i_reg_5682[7]),
        .R(1'b0));
  CARRY4 \r_V_6_5_i_i_reg_5682_reg[7]_i_1 
       (.CI(\r_V_6_5_i_i_reg_5682_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_0 ,\r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_1 ,\r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_2 ,\r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_5_i_i_fu_1504_p2[7:4]),
        .S({\r_V_6_5_i_i_reg_5682[7]_i_2_n_0 ,\r_V_6_5_i_i_reg_5682[7]_i_3_n_0 ,\r_V_6_5_i_i_reg_5682[7]_i_4_n_0 ,\r_V_6_5_i_i_reg_5682[7]_i_5_n_0 }));
  FDRE \r_V_6_5_i_i_reg_5682_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_5_i_i_fu_1504_p2[8]),
        .Q(r_V_6_5_i_i_reg_5682[8]),
        .R(1'b0));
  CARRY4 \r_V_6_5_i_i_reg_5682_reg[8]_i_1 
       (.CI(\r_V_6_5_i_i_reg_5682_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_5_i_i_reg_5682_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_5_i_i_reg_5682_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_5_i_i_fu_1504_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_1_V_1_fu_184[3]),
        .O(\r_V_6_6_i_i_reg_5702[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_1_V_1_fu_184[2]),
        .O(\r_V_6_6_i_i_reg_5702[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_1_V_1_fu_184[1]),
        .O(\r_V_6_6_i_i_reg_5702[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_1_V_1_fu_184[0]),
        .O(\r_V_6_6_i_i_reg_5702[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_1_V_1_fu_184[7]),
        .O(\r_V_6_6_i_i_reg_5702[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_1_V_1_fu_184[6]),
        .O(\r_V_6_6_i_i_reg_5702[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_1_V_1_fu_184[5]),
        .O(\r_V_6_6_i_i_reg_5702[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_5702[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_1_V_1_fu_184[4]),
        .O(\r_V_6_6_i_i_reg_5702[7]_i_5_n_0 ));
  FDRE \r_V_6_6_i_i_reg_5702_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[0]),
        .Q(r_V_6_6_i_i_reg_5702[0]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_5702_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[1]),
        .Q(r_V_6_6_i_i_reg_5702[1]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_5702_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[2]),
        .Q(r_V_6_6_i_i_reg_5702[2]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_5702_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[3]),
        .Q(r_V_6_6_i_i_reg_5702[3]),
        .R(1'b0));
  CARRY4 \r_V_6_6_i_i_reg_5702_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_0 ,\r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_1 ,\r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_2 ,\r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_6_i_i_fu_1556_p2[3:0]),
        .S({\r_V_6_6_i_i_reg_5702[3]_i_2_n_0 ,\r_V_6_6_i_i_reg_5702[3]_i_3_n_0 ,\r_V_6_6_i_i_reg_5702[3]_i_4_n_0 ,\r_V_6_6_i_i_reg_5702[3]_i_5_n_0 }));
  FDRE \r_V_6_6_i_i_reg_5702_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[4]),
        .Q(r_V_6_6_i_i_reg_5702[4]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_5702_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[5]),
        .Q(r_V_6_6_i_i_reg_5702[5]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_5702_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[6]),
        .Q(r_V_6_6_i_i_reg_5702[6]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_5702_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[7]),
        .Q(r_V_6_6_i_i_reg_5702[7]),
        .R(1'b0));
  CARRY4 \r_V_6_6_i_i_reg_5702_reg[7]_i_1 
       (.CI(\r_V_6_6_i_i_reg_5702_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_0 ,\r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_1 ,\r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_2 ,\r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_6_i_i_fu_1556_p2[7:4]),
        .S({\r_V_6_6_i_i_reg_5702[7]_i_2_n_0 ,\r_V_6_6_i_i_reg_5702[7]_i_3_n_0 ,\r_V_6_6_i_i_reg_5702[7]_i_4_n_0 ,\r_V_6_6_i_i_reg_5702[7]_i_5_n_0 }));
  FDRE \r_V_6_6_i_i_reg_5702_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_6_i_i_fu_1556_p2[8]),
        .Q(r_V_6_6_i_i_reg_5702[8]),
        .R(1'b0));
  CARRY4 \r_V_6_6_i_i_reg_5702_reg[8]_i_1 
       (.CI(\r_V_6_6_i_i_reg_5702_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_6_i_i_reg_5702_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_6_i_i_reg_5702_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_6_i_i_fu_1556_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_0_V_2_fu_164[3]),
        .O(\r_V_6_7_i_i_reg_5722[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_0_V_2_fu_164[2]),
        .O(\r_V_6_7_i_i_reg_5722[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_0_V_2_fu_164[1]),
        .O(\r_V_6_7_i_i_reg_5722[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_0_V_2_fu_164[0]),
        .O(\r_V_6_7_i_i_reg_5722[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_0_V_2_fu_164[7]),
        .O(\r_V_6_7_i_i_reg_5722[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_0_V_2_fu_164[6]),
        .O(\r_V_6_7_i_i_reg_5722[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_0_V_2_fu_164[5]),
        .O(\r_V_6_7_i_i_reg_5722[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_5722[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_0_V_2_fu_164[4]),
        .O(\r_V_6_7_i_i_reg_5722[7]_i_5_n_0 ));
  FDRE \r_V_6_7_i_i_reg_5722_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[0]),
        .Q(r_V_6_7_i_i_reg_5722[0]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_5722_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[1]),
        .Q(r_V_6_7_i_i_reg_5722[1]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_5722_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[2]),
        .Q(r_V_6_7_i_i_reg_5722[2]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_5722_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[3]),
        .Q(r_V_6_7_i_i_reg_5722[3]),
        .R(1'b0));
  CARRY4 \r_V_6_7_i_i_reg_5722_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_0 ,\r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_1 ,\r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_2 ,\r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_7_i_i_fu_1608_p2[3:0]),
        .S({\r_V_6_7_i_i_reg_5722[3]_i_2_n_0 ,\r_V_6_7_i_i_reg_5722[3]_i_3_n_0 ,\r_V_6_7_i_i_reg_5722[3]_i_4_n_0 ,\r_V_6_7_i_i_reg_5722[3]_i_5_n_0 }));
  FDRE \r_V_6_7_i_i_reg_5722_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[4]),
        .Q(r_V_6_7_i_i_reg_5722[4]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_5722_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[5]),
        .Q(r_V_6_7_i_i_reg_5722[5]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_5722_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[6]),
        .Q(r_V_6_7_i_i_reg_5722[6]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_5722_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[7]),
        .Q(r_V_6_7_i_i_reg_5722[7]),
        .R(1'b0));
  CARRY4 \r_V_6_7_i_i_reg_5722_reg[7]_i_1 
       (.CI(\r_V_6_7_i_i_reg_5722_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_0 ,\r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_1 ,\r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_2 ,\r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_7_i_i_fu_1608_p2[7:4]),
        .S({\r_V_6_7_i_i_reg_5722[7]_i_2_n_0 ,\r_V_6_7_i_i_reg_5722[7]_i_3_n_0 ,\r_V_6_7_i_i_reg_5722[7]_i_4_n_0 ,\r_V_6_7_i_i_reg_5722[7]_i_5_n_0 }));
  FDRE \r_V_6_7_i_i_reg_5722_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_7_i_i_fu_1608_p2[8]),
        .Q(r_V_6_7_i_i_reg_5722[8]),
        .R(1'b0));
  CARRY4 \r_V_6_7_i_i_reg_5722_reg[8]_i_1 
       (.CI(\r_V_6_7_i_i_reg_5722_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_7_i_i_reg_5722_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_7_i_i_reg_5722_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_7_i_i_fu_1608_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_6_V_2_1_fu_320[3]),
        .O(\r_V_6_i_i_reg_5563[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_6_V_2_1_fu_320[2]),
        .O(\r_V_6_i_i_reg_5563[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_6_V_2_1_fu_320[1]),
        .O(\r_V_6_i_i_reg_5563[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_6_V_2_1_fu_320[0]),
        .O(\r_V_6_i_i_reg_5563[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_6_V_2_1_fu_320[7]),
        .O(\r_V_6_i_i_reg_5563[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_6_V_2_1_fu_320[6]),
        .O(\r_V_6_i_i_reg_5563[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_6_V_2_1_fu_320[5]),
        .O(\r_V_6_i_i_reg_5563[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_5563[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_6_V_2_1_fu_320[4]),
        .O(\r_V_6_i_i_reg_5563[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_i_i_reg_5563[8]_i_1 
       (.I0(\r_V_6_i_i_reg_5563_reg[8]_i_2_n_3 ),
        .O(r_V_6_i_i_fu_1106_p2[8]));
  FDRE \r_V_6_i_i_reg_5563_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[0]),
        .Q(r_V_6_i_i_reg_5563[0]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_5563_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[1]),
        .Q(r_V_6_i_i_reg_5563[1]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_5563_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[2]),
        .Q(r_V_6_i_i_reg_5563[2]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_5563_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[3]),
        .Q(r_V_6_i_i_reg_5563[3]),
        .R(1'b0));
  CARRY4 \r_V_6_i_i_reg_5563_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_i_i_reg_5563_reg[3]_i_1_n_0 ,\r_V_6_i_i_reg_5563_reg[3]_i_1_n_1 ,\r_V_6_i_i_reg_5563_reg[3]_i_1_n_2 ,\r_V_6_i_i_reg_5563_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_6_i_i_fu_1106_p2[3:0]),
        .S({\r_V_6_i_i_reg_5563[3]_i_2_n_0 ,\r_V_6_i_i_reg_5563[3]_i_3_n_0 ,\r_V_6_i_i_reg_5563[3]_i_4_n_0 ,\r_V_6_i_i_reg_5563[3]_i_5_n_0 }));
  FDRE \r_V_6_i_i_reg_5563_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[4]),
        .Q(r_V_6_i_i_reg_5563[4]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_5563_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[5]),
        .Q(r_V_6_i_i_reg_5563[5]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_5563_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[6]),
        .Q(r_V_6_i_i_reg_5563[6]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_5563_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[7]),
        .Q(r_V_6_i_i_reg_5563[7]),
        .R(1'b0));
  CARRY4 \r_V_6_i_i_reg_5563_reg[7]_i_1 
       (.CI(\r_V_6_i_i_reg_5563_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_i_i_reg_5563_reg[7]_i_1_n_0 ,\r_V_6_i_i_reg_5563_reg[7]_i_1_n_1 ,\r_V_6_i_i_reg_5563_reg[7]_i_1_n_2 ,\r_V_6_i_i_reg_5563_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_6_i_i_fu_1106_p2[7:4]),
        .S({\r_V_6_i_i_reg_5563[7]_i_2_n_0 ,\r_V_6_i_i_reg_5563[7]_i_3_n_0 ,\r_V_6_i_i_reg_5563[7]_i_4_n_0 ,\r_V_6_i_i_reg_5563[7]_i_5_n_0 }));
  FDRE \r_V_6_i_i_reg_5563_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_6_i_i_fu_1106_p2[8]),
        .Q(r_V_6_i_i_reg_5563[8]),
        .R(1'b0));
  CARRY4 \r_V_6_i_i_reg_5563_reg[8]_i_2 
       (.CI(\r_V_6_i_i_reg_5563_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_6_i_i_reg_5563_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_6_i_i_reg_5563_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_6_i_i_reg_5563_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_6_V_3_fu_324[3]),
        .O(\r_V_8_i_i_reg_5713[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_6_V_3_fu_324[2]),
        .O(\r_V_8_i_i_reg_5713[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_6_V_3_fu_324[1]),
        .O(\r_V_8_i_i_reg_5713[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_6_V_3_fu_324[0]),
        .O(\r_V_8_i_i_reg_5713[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_6_V_3_fu_324[7]),
        .O(\r_V_8_i_i_reg_5713[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_6_V_3_fu_324[6]),
        .O(\r_V_8_i_i_reg_5713[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_6_V_3_fu_324[5]),
        .O(\r_V_8_i_i_reg_5713[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_5713[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_6_V_3_fu_324[4]),
        .O(\r_V_8_i_i_reg_5713[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_8_i_i_reg_5713[8]_i_1 
       (.I0(\r_V_8_i_i_reg_5713_reg[8]_i_2_n_3 ),
        .O(r_V_8_i_i_fu_1598_p2[8]));
  FDRE \r_V_8_i_i_reg_5713_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[0]),
        .Q(r_V_8_i_i_reg_5713[0]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_5713_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[1]),
        .Q(r_V_8_i_i_reg_5713[1]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_5713_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[2]),
        .Q(r_V_8_i_i_reg_5713[2]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_5713_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[3]),
        .Q(r_V_8_i_i_reg_5713[3]),
        .R(1'b0));
  CARRY4 \r_V_8_i_i_reg_5713_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_8_i_i_reg_5713_reg[3]_i_1_n_0 ,\r_V_8_i_i_reg_5713_reg[3]_i_1_n_1 ,\r_V_8_i_i_reg_5713_reg[3]_i_1_n_2 ,\r_V_8_i_i_reg_5713_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_8_i_i_fu_1598_p2[3:0]),
        .S({\r_V_8_i_i_reg_5713[3]_i_2_n_0 ,\r_V_8_i_i_reg_5713[3]_i_3_n_0 ,\r_V_8_i_i_reg_5713[3]_i_4_n_0 ,\r_V_8_i_i_reg_5713[3]_i_5_n_0 }));
  FDRE \r_V_8_i_i_reg_5713_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[4]),
        .Q(r_V_8_i_i_reg_5713[4]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_5713_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[5]),
        .Q(r_V_8_i_i_reg_5713[5]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_5713_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[6]),
        .Q(r_V_8_i_i_reg_5713[6]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_5713_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[7]),
        .Q(r_V_8_i_i_reg_5713[7]),
        .R(1'b0));
  CARRY4 \r_V_8_i_i_reg_5713_reg[7]_i_1 
       (.CI(\r_V_8_i_i_reg_5713_reg[3]_i_1_n_0 ),
        .CO({\r_V_8_i_i_reg_5713_reg[7]_i_1_n_0 ,\r_V_8_i_i_reg_5713_reg[7]_i_1_n_1 ,\r_V_8_i_i_reg_5713_reg[7]_i_1_n_2 ,\r_V_8_i_i_reg_5713_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_8_i_i_fu_1598_p2[7:4]),
        .S({\r_V_8_i_i_reg_5713[7]_i_2_n_0 ,\r_V_8_i_i_reg_5713[7]_i_3_n_0 ,\r_V_8_i_i_reg_5713[7]_i_4_n_0 ,\r_V_8_i_i_reg_5713[7]_i_5_n_0 }));
  FDRE \r_V_8_i_i_reg_5713_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_8_i_i_fu_1598_p2[8]),
        .Q(r_V_8_i_i_reg_5713[8]),
        .R(1'b0));
  CARRY4 \r_V_8_i_i_reg_5713_reg[8]_i_2 
       (.CI(\r_V_8_i_i_reg_5713_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_8_i_i_reg_5713_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_8_i_i_reg_5713_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_8_i_i_reg_5713_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_5_V_4_fu_308[3]),
        .O(\r_V_i_i_83_reg_5693[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_5_V_4_fu_308[2]),
        .O(\r_V_i_i_83_reg_5693[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_5_V_4_fu_308[1]),
        .O(\r_V_i_i_83_reg_5693[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_5_V_4_fu_308[0]),
        .O(\r_V_i_i_83_reg_5693[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_5_V_4_fu_308[7]),
        .O(\r_V_i_i_83_reg_5693[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_5_V_4_fu_308[6]),
        .O(\r_V_i_i_83_reg_5693[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_5_V_4_fu_308[5]),
        .O(\r_V_i_i_83_reg_5693[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_83_reg_5693[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_5_V_4_fu_308[4]),
        .O(\r_V_i_i_83_reg_5693[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_i_i_83_reg_5693[8]_i_1 
       (.I0(\r_V_i_i_83_reg_5693_reg[8]_i_2_n_3 ),
        .O(r_V_i_i_83_fu_1546_p2[8]));
  FDRE \r_V_i_i_83_reg_5693_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[0]),
        .Q(r_V_i_i_83_reg_5693[0]),
        .R(1'b0));
  FDRE \r_V_i_i_83_reg_5693_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[1]),
        .Q(r_V_i_i_83_reg_5693[1]),
        .R(1'b0));
  FDRE \r_V_i_i_83_reg_5693_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[2]),
        .Q(r_V_i_i_83_reg_5693[2]),
        .R(1'b0));
  FDRE \r_V_i_i_83_reg_5693_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[3]),
        .Q(r_V_i_i_83_reg_5693[3]),
        .R(1'b0));
  CARRY4 \r_V_i_i_83_reg_5693_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_i_i_83_reg_5693_reg[3]_i_1_n_0 ,\r_V_i_i_83_reg_5693_reg[3]_i_1_n_1 ,\r_V_i_i_83_reg_5693_reg[3]_i_1_n_2 ,\r_V_i_i_83_reg_5693_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_i_i_83_fu_1546_p2[3:0]),
        .S({\r_V_i_i_83_reg_5693[3]_i_2_n_0 ,\r_V_i_i_83_reg_5693[3]_i_3_n_0 ,\r_V_i_i_83_reg_5693[3]_i_4_n_0 ,\r_V_i_i_83_reg_5693[3]_i_5_n_0 }));
  FDRE \r_V_i_i_83_reg_5693_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[4]),
        .Q(r_V_i_i_83_reg_5693[4]),
        .R(1'b0));
  FDRE \r_V_i_i_83_reg_5693_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[5]),
        .Q(r_V_i_i_83_reg_5693[5]),
        .R(1'b0));
  FDRE \r_V_i_i_83_reg_5693_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[6]),
        .Q(r_V_i_i_83_reg_5693[6]),
        .R(1'b0));
  FDRE \r_V_i_i_83_reg_5693_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[7]),
        .Q(r_V_i_i_83_reg_5693[7]),
        .R(1'b0));
  CARRY4 \r_V_i_i_83_reg_5693_reg[7]_i_1 
       (.CI(\r_V_i_i_83_reg_5693_reg[3]_i_1_n_0 ),
        .CO({\r_V_i_i_83_reg_5693_reg[7]_i_1_n_0 ,\r_V_i_i_83_reg_5693_reg[7]_i_1_n_1 ,\r_V_i_i_83_reg_5693_reg[7]_i_1_n_2 ,\r_V_i_i_83_reg_5693_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_i_i_83_fu_1546_p2[7:4]),
        .S({\r_V_i_i_83_reg_5693[7]_i_2_n_0 ,\r_V_i_i_83_reg_5693[7]_i_3_n_0 ,\r_V_i_i_83_reg_5693[7]_i_4_n_0 ,\r_V_i_i_83_reg_5693[7]_i_5_n_0 }));
  FDRE \r_V_i_i_83_reg_5693_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_83_fu_1546_p2[8]),
        .Q(r_V_i_i_83_reg_5693[8]),
        .R(1'b0));
  CARRY4 \r_V_i_i_83_reg_5693_reg[8]_i_2 
       (.CI(\r_V_i_i_83_reg_5693_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_i_i_83_reg_5693_reg[8]_i_2_CO_UNCONNECTED [3:1],\r_V_i_i_83_reg_5693_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_i_i_83_reg_5693_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[3]_i_2 
       (.I0(win_val_3_V_2_fu_248[3]),
        .I1(win_val_0_V_2_1_fu_168[3]),
        .O(\r_V_i_i_reg_5554[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[3]_i_3 
       (.I0(win_val_3_V_2_fu_248[2]),
        .I1(win_val_0_V_2_1_fu_168[2]),
        .O(\r_V_i_i_reg_5554[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[3]_i_4 
       (.I0(win_val_3_V_2_fu_248[1]),
        .I1(win_val_0_V_2_1_fu_168[1]),
        .O(\r_V_i_i_reg_5554[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[3]_i_5 
       (.I0(win_val_3_V_2_fu_248[0]),
        .I1(win_val_0_V_2_1_fu_168[0]),
        .O(\r_V_i_i_reg_5554[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[7]_i_2 
       (.I0(win_val_3_V_2_fu_248[7]),
        .I1(win_val_0_V_2_1_fu_168[7]),
        .O(\r_V_i_i_reg_5554[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[7]_i_3 
       (.I0(win_val_3_V_2_fu_248[6]),
        .I1(win_val_0_V_2_1_fu_168[6]),
        .O(\r_V_i_i_reg_5554[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[7]_i_4 
       (.I0(win_val_3_V_2_fu_248[5]),
        .I1(win_val_0_V_2_1_fu_168[5]),
        .O(\r_V_i_i_reg_5554[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_5554[7]_i_5 
       (.I0(win_val_3_V_2_fu_248[4]),
        .I1(win_val_0_V_2_1_fu_168[4]),
        .O(\r_V_i_i_reg_5554[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_i_i_reg_5554[8]_i_1 
       (.I0(\flag_val_V_assign_lo_reg_5572_reg[0]_i_3_n_3 ),
        .O(r_V_i_i_fu_1096_p2[8]));
  FDRE \r_V_i_i_reg_5554_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[0]),
        .Q(r_V_i_i_reg_5554[0]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_5554_reg[1] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[1]),
        .Q(r_V_i_i_reg_5554[1]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_5554_reg[2] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[2]),
        .Q(r_V_i_i_reg_5554[2]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_5554_reg[3] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[3]),
        .Q(r_V_i_i_reg_5554[3]),
        .R(1'b0));
  CARRY4 \r_V_i_i_reg_5554_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_i_i_reg_5554_reg[3]_i_1_n_0 ,\r_V_i_i_reg_5554_reg[3]_i_1_n_1 ,\r_V_i_i_reg_5554_reg[3]_i_1_n_2 ,\r_V_i_i_reg_5554_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_248[3:0]),
        .O(r_V_i_i_fu_1096_p2[3:0]),
        .S({\r_V_i_i_reg_5554[3]_i_2_n_0 ,\r_V_i_i_reg_5554[3]_i_3_n_0 ,\r_V_i_i_reg_5554[3]_i_4_n_0 ,\r_V_i_i_reg_5554[3]_i_5_n_0 }));
  FDRE \r_V_i_i_reg_5554_reg[4] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[4]),
        .Q(r_V_i_i_reg_5554[4]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_5554_reg[5] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[5]),
        .Q(r_V_i_i_reg_5554[5]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_5554_reg[6] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[6]),
        .Q(r_V_i_i_reg_5554[6]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_5554_reg[7] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[7]),
        .Q(r_V_i_i_reg_5554[7]),
        .R(1'b0));
  CARRY4 \r_V_i_i_reg_5554_reg[7]_i_1 
       (.CI(\r_V_i_i_reg_5554_reg[3]_i_1_n_0 ),
        .CO({\r_V_i_i_reg_5554_reg[7]_i_1_n_0 ,\r_V_i_i_reg_5554_reg[7]_i_1_n_1 ,\r_V_i_i_reg_5554_reg[7]_i_1_n_2 ,\r_V_i_i_reg_5554_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_248[7:4]),
        .O(r_V_i_i_fu_1096_p2[7:4]),
        .S({\r_V_i_i_reg_5554[7]_i_2_n_0 ,\r_V_i_i_reg_5554[7]_i_3_n_0 ,\r_V_i_i_reg_5554[7]_i_4_n_0 ,\r_V_i_i_reg_5554[7]_i_5_n_0 }));
  FDRE \r_V_i_i_reg_5554_reg[8] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(r_V_i_i_fu_1096_p2[8]),
        .Q(r_V_i_i_reg_5554[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \tmp10_reg_5904[0]_i_1 
       (.I0(\tmp10_reg_5904[0]_i_2_n_0 ),
        .I1(\tmp10_reg_5904[0]_i_3_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ),
        .O(tmp10_fu_2466_p2));
  LUT6 #(
    .INIT(64'h000000000A000080)) 
    \tmp10_reg_5904[0]_i_2 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_9_n_0 ),
        .I1(tmp_67_4_i_i_reg_5668),
        .I2(flag_val_V_assign_lo_7_reg_5637[1]),
        .I3(flag_val_V_assign_lo_7_reg_5637[0]),
        .I4(tmp_65_4_i_i_reg_5662),
        .I5(\tmp9_reg_5899[0]_i_4_n_0 ),
        .O(\tmp10_reg_5904[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \tmp10_reg_5904[0]_i_3 
       (.I0(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .I3(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I4(tmp_64_9_i_i_reg_5845),
        .I5(\count_1_i_8_i_i_reg_5839_reg_n_0_[0] ),
        .O(\tmp10_reg_5904[0]_i_3_n_0 ));
  FDRE \tmp10_reg_5904_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(tmp10_fu_2466_p2),
        .Q(tmp10_reg_5904),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \tmp5_reg_5894[0]_i_1 
       (.I0(\tmp5_reg_5894[0]_i_2_n_0 ),
        .I1(tmp_68_7_i_i_reg_5824),
        .I2(or_cond12_i_i_reg_5819),
        .I3(tmp_68_8_i_i_reg_5834),
        .I4(or_cond13_i_i_reg_5829),
        .O(tmp5_fu_2454_p2));
  LUT6 #(
    .INIT(64'h4444444044444444)) 
    \tmp5_reg_5894[0]_i_2 
       (.I0(\tmp5_reg_5894[0]_i_3_n_0 ),
        .I1(\count_1_i_8_i_i_reg_5839_reg_n_0_[3] ),
        .I2(\count_1_i_8_i_i_reg_5839_reg_n_0_[0] ),
        .I3(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .I4(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .I5(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .O(\tmp5_reg_5894[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp5_reg_5894[0]_i_3 
       (.I0(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I1(tmp_64_9_i_i_reg_5845),
        .O(\tmp5_reg_5894[0]_i_3_n_0 ));
  FDRE \tmp5_reg_5894_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(tmp5_fu_2454_p2),
        .Q(tmp5_reg_5894),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A888A8A)) 
    \tmp9_reg_5899[0]_i_1 
       (.I0(\tmp9_reg_5899[0]_i_2_n_0 ),
        .I1(\tmp9_reg_5899[0]_i_3_n_0 ),
        .I2(\tmp9_reg_5899[0]_i_4_n_0 ),
        .I3(\tmp9_reg_5899[0]_i_5_n_0 ),
        .I4(\tmp9_reg_5899[0]_i_6_n_0 ),
        .O(tmp9_fu_2460_p2));
  LUT6 #(
    .INIT(64'h0001000400040004)) 
    \tmp9_reg_5899[0]_i_2 
       (.I0(\tmp9_reg_5899[0]_i_7_n_0 ),
        .I1(\count_1_i_8_i_i_reg_5839_reg_n_0_[3] ),
        .I2(tmp_64_9_i_i_reg_5845),
        .I3(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I4(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .I5(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .O(\tmp9_reg_5899[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \tmp9_reg_5899[0]_i_3 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .I1(\count_1_i_8_i_i_reg_5839_reg_n_0_[0] ),
        .I2(tmp_64_9_i_i_reg_5845),
        .I3(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I4(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .I5(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .O(\tmp9_reg_5899[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \tmp9_reg_5899[0]_i_4 
       (.I0(tmp_67_4_i_i_reg_5668),
        .I1(tmp_67_5_i_i_fu_1963_p2),
        .I2(tmp_65_5_i_i_fu_1959_p2),
        .I3(tmp_65_4_i_i_reg_5662),
        .O(\tmp9_reg_5899[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h55550001)) 
    \tmp9_reg_5899[0]_i_5 
       (.I0(\tmp9_reg_5899[0]_i_8_n_0 ),
        .I1(\count_1_i_8_i_i_reg_5839_reg_n_0_[0] ),
        .I2(tmp_64_9_i_i_reg_5845),
        .I3(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I4(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .O(\tmp9_reg_5899[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFD)) 
    \tmp9_reg_5899[0]_i_6 
       (.I0(\count_1_i_8_i_i_reg_5839_reg_n_0_[2] ),
        .I1(tmp_64_9_i_i_reg_5845),
        .I2(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I3(\count_1_i_8_i_i_reg_5839_reg_n_0_[1] ),
        .I4(\tmp9_reg_5899[0]_i_8_n_0 ),
        .I5(\count_1_i_11_i_i_reg_5888[4]_i_14_n_0 ),
        .O(\tmp9_reg_5899[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDBFFFFFFFBFFF)) 
    \tmp9_reg_5899[0]_i_7 
       (.I0(flag_val_V_assign_lo_5_reg_5613[1]),
        .I1(flag_val_V_assign_lo_5_reg_5613[0]),
        .I2(tmp_65_4_i_i_reg_5662),
        .I3(flag_val_V_assign_lo_7_reg_5637[0]),
        .I4(flag_val_V_assign_lo_7_reg_5637[1]),
        .I5(tmp_67_4_i_i_reg_5668),
        .O(\tmp9_reg_5899[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hCFF7)) 
    \tmp9_reg_5899[0]_i_8 
       (.I0(tmp_67_4_i_i_reg_5668),
        .I1(flag_val_V_assign_lo_7_reg_5637[1]),
        .I2(flag_val_V_assign_lo_7_reg_5637[0]),
        .I3(tmp_65_4_i_i_reg_5662),
        .O(\tmp9_reg_5899[0]_i_8_n_0 ));
  FDRE \tmp9_reg_5899_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(tmp9_fu_2460_p2),
        .Q(tmp9_reg_5899),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[0]),
        .Q(tmp_108_2_i_i_reg_6010[0]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[1]),
        .Q(tmp_108_2_i_i_reg_6010[1]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[2]),
        .Q(tmp_108_2_i_i_reg_6010[2]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[31]),
        .Q(tmp_108_2_i_i_reg_6010[31]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[3]),
        .Q(tmp_108_2_i_i_reg_6010[3]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[4]),
        .Q(tmp_108_2_i_i_reg_6010[4]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[5]),
        .Q(tmp_108_2_i_i_reg_6010[5]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[6]),
        .Q(tmp_108_2_i_i_reg_6010[6]),
        .R(1'b0));
  FDRE \tmp_108_2_i_i_reg_6010_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_2_i_i_fu_3622_p3[7]),
        .Q(tmp_108_2_i_i_reg_6010[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \tmp_108_4_i_i_reg_6020[31]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter6_tmp_16_i_i_reg_5546),
        .I3(ap_pipeline_reg_pp0_iter6_iscorner_2_i_16_i_i_reg_5909),
        .I4(ap_pipeline_reg_pp0_iter6_exitcond_reg_5496),
        .O(p_15_in));
  FDRE \tmp_108_4_i_i_reg_6020_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[0]),
        .Q(tmp_108_4_i_i_reg_6020[0]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[1]),
        .Q(tmp_108_4_i_i_reg_6020[1]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[2]),
        .Q(tmp_108_4_i_i_reg_6020[2]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[31]),
        .Q(tmp_108_4_i_i_reg_6020[31]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[3]),
        .Q(tmp_108_4_i_i_reg_6020[3]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[4]),
        .Q(tmp_108_4_i_i_reg_6020[4]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[5]),
        .Q(tmp_108_4_i_i_reg_6020[5]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[6]),
        .Q(tmp_108_4_i_i_reg_6020[6]),
        .R(1'b0));
  FDRE \tmp_108_4_i_i_reg_6020_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_4_i_i_fu_3646_p3[7]),
        .Q(tmp_108_4_i_i_reg_6020[7]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[0]),
        .Q(tmp_108_9_i_i_reg_5990[0]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[1]),
        .Q(tmp_108_9_i_i_reg_5990[1]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[2]),
        .Q(tmp_108_9_i_i_reg_5990[2]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[31]),
        .Q(tmp_108_9_i_i_reg_5990[31]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[3]),
        .Q(tmp_108_9_i_i_reg_5990[3]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[4]),
        .Q(tmp_108_9_i_i_reg_5990[4]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[5]),
        .Q(tmp_108_9_i_i_reg_5990[5]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[6]),
        .Q(tmp_108_9_i_i_reg_5990[6]),
        .R(1'b0));
  FDRE \tmp_108_9_i_i_reg_5990_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_9_i_i_fu_3569_p3[7]),
        .Q(tmp_108_9_i_i_reg_5990[7]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[0]),
        .Q(tmp_108_i_i_reg_6000[0]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[1]),
        .Q(tmp_108_i_i_reg_6000[1]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[2]),
        .Q(tmp_108_i_i_reg_6000[2]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[31]),
        .Q(tmp_108_i_i_reg_6000[31]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[3]),
        .Q(tmp_108_i_i_reg_6000[3]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[4]),
        .Q(tmp_108_i_i_reg_6000[4]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[5]),
        .Q(tmp_108_i_i_reg_6000[5]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[6]),
        .Q(tmp_108_i_i_reg_6000[6]),
        .R(1'b0));
  FDRE \tmp_108_i_i_reg_6000_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_108_i_i_fu_3597_p3[7]),
        .Q(tmp_108_i_i_reg_6000[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \tmp_109_2_i_i_reg_6127[31]_i_1 
       (.I0(ap_condition_94),
        .I1(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_tmp_16_i_i_reg_5546),
        .I3(ap_pipeline_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5909),
        .I4(ap_pipeline_reg_pp0_iter9_exitcond_reg_5496),
        .O(p_24_in));
  FDRE \tmp_109_2_i_i_reg_6127_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_8),
        .Q(tmp_109_2_i_i_reg_6127[0]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_7),
        .Q(tmp_109_2_i_i_reg_6127[1]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_6),
        .Q(tmp_109_2_i_i_reg_6127[2]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[31] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_0),
        .Q(tmp_109_2_i_i_reg_6127[31]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_5),
        .Q(tmp_109_2_i_i_reg_6127[3]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_4),
        .Q(tmp_109_2_i_i_reg_6127[4]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_3),
        .Q(tmp_109_2_i_i_reg_6127[5]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_2),
        .Q(tmp_109_2_i_i_reg_6127[6]),
        .R(1'b0));
  FDRE \tmp_109_2_i_i_reg_6127_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4232_n_1),
        .Q(tmp_109_2_i_i_reg_6127[7]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[0] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_16),
        .Q(tmp_115_5_i_i_reg_6095[0]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[1] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_15),
        .Q(tmp_115_5_i_i_reg_6095[1]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[2] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_14),
        .Q(tmp_115_5_i_i_reg_6095[2]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[31] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_8),
        .Q(tmp_115_5_i_i_reg_6095[31]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[3] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_13),
        .Q(tmp_115_5_i_i_reg_6095[3]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[4] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_12),
        .Q(tmp_115_5_i_i_reg_6095[4]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[5] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_11),
        .Q(tmp_115_5_i_i_reg_6095[5]),
        .R(1'b0));
  FDRE \tmp_115_5_i_i_reg_6095_reg[6] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_10),
        .Q(tmp_115_5_i_i_reg_6095[6]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[0] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_17),
        .Q(tmp_122_5_i_i_reg_6111[0]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[1] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_16),
        .Q(tmp_122_5_i_i_reg_6111[1]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[2] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_15),
        .Q(tmp_122_5_i_i_reg_6111[2]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[3] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_14),
        .Q(tmp_122_5_i_i_reg_6111[3]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[4] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_13),
        .Q(tmp_122_5_i_i_reg_6111[4]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[5] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_12),
        .Q(tmp_122_5_i_i_reg_6111[5]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[6] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_11),
        .Q(tmp_122_5_i_i_reg_6111[6]),
        .R(1'b0));
  FDRE \tmp_122_5_i_i_reg_6111_reg[7] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_10),
        .Q(tmp_122_5_i_i_reg_6111[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF2FFFFF00200000)) 
    \tmp_16_i_i_reg_5546[0]_i_1 
       (.I0(tmp_10_i_i_fu_661_p2),
        .I1(\tmp_16_i_i_reg_5546[0]_i_2_n_0 ),
        .I2(\or_cond1_i_i_reg_5482_reg_n_0_[0] ),
        .I3(\exitcond_reg_5496_reg[0]_i_2_n_1 ),
        .I4(p_33_in),
        .I5(tmp_16_i_i_reg_5546),
        .O(\tmp_16_i_i_reg_5546[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h202AA0AA2A2AAAAA)) 
    \tmp_16_i_i_reg_5546[0]_i_2 
       (.I0(\or_cond4_i_i_reg_5550[0]_i_2_n_0 ),
        .I1(j_V_reg_5500_reg__0[1]),
        .I2(\j_V_reg_5500[8]_i_2_n_0 ),
        .I3(\p_4_i_i_reg_529_reg_n_0_[1] ),
        .I4(j_V_reg_5500_reg__0[2]),
        .I5(\p_4_i_i_reg_529_reg_n_0_[2] ),
        .O(\tmp_16_i_i_reg_5546[0]_i_2_n_0 ));
  FDRE \tmp_16_i_i_reg_5546_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_16_i_i_reg_5546[0]_i_1_n_0 ),
        .Q(tmp_16_i_i_reg_5546),
        .R(1'b0));
  FDRE \tmp_23_reg_5397_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [2]),
        .Q(tmp_23_reg_5397[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_5397_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [3]),
        .Q(tmp_23_reg_5397[3]),
        .R(1'b0));
  FDRE \tmp_23_reg_5397_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [4]),
        .Q(tmp_23_reg_5397[4]),
        .R(1'b0));
  FDRE \tmp_23_reg_5397_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [5]),
        .Q(tmp_23_reg_5397[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_5397_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [6]),
        .Q(tmp_23_reg_5397[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_5397_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [7]),
        .Q(tmp_23_reg_5397[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[0]),
        .Q(tmp_24_reg_5402[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[1]),
        .Q(tmp_24_reg_5402[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[2]),
        .Q(tmp_24_reg_5402[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[3]),
        .Q(tmp_24_reg_5402[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[4]),
        .Q(tmp_24_reg_5402[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[5]),
        .Q(tmp_24_reg_5402[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[6]),
        .Q(tmp_24_reg_5402[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[7]),
        .Q(tmp_24_reg_5402[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_5402_reg[8] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(if_dout[8]),
        .Q(tmp_24_reg_5402[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tmp_26_i_i_reg_6162[0]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[3]),
        .I1(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[4]),
        .I2(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[5]),
        .I3(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[6]),
        .I4(\tmp_26_i_i_reg_6162[0]_i_2_n_0 ),
        .O(tmp_26_i_i_fu_4881_p2__0));
  LUT5 #(
    .INIT(32'h0000007F)) 
    \tmp_26_i_i_reg_6162[0]_i_2 
       (.I0(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[1]),
        .I1(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[0]),
        .I2(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[2]),
        .I3(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[7]),
        .I4(ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529[8]),
        .O(\tmp_26_i_i_reg_6162[0]_i_2_n_0 ));
  FDRE \tmp_26_i_i_reg_6162_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_94),
        .D(tmp_26_i_i_fu_4881_p2__0),
        .Q(tmp_26_i_i_reg_6162),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_i_i_reg_5477[0]_i_1 
       (.I0(tmp_2_i_i_fu_611_p2),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(tmp_2_i_i_reg_5477),
        .O(\tmp_2_i_i_reg_5477[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_5477[0]_i_10 
       (.I0(tmp_8_reg_5412[1]),
        .I1(\p_i_i_reg_518_reg_n_0_[1] ),
        .I2(tmp_8_reg_5412[0]),
        .I3(\p_i_i_reg_518_reg_n_0_[0] ),
        .O(\tmp_2_i_i_reg_5477[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_5477[0]_i_3 
       (.I0(tmp_25_fu_634_p4[5]),
        .I1(tmp_23_reg_5397[7]),
        .I2(tmp_23_reg_5397[6]),
        .I3(tmp_25_fu_634_p4[4]),
        .O(\tmp_2_i_i_reg_5477[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_5477[0]_i_4 
       (.I0(tmp_25_fu_634_p4[3]),
        .I1(tmp_23_reg_5397[5]),
        .I2(tmp_23_reg_5397[4]),
        .I3(tmp_25_fu_634_p4[2]),
        .O(\tmp_2_i_i_reg_5477[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_5477[0]_i_5 
       (.I0(tmp_25_fu_634_p4[1]),
        .I1(tmp_23_reg_5397[3]),
        .I2(tmp_23_reg_5397[2]),
        .I3(tmp_25_fu_634_p4[0]),
        .O(\tmp_2_i_i_reg_5477[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_5477[0]_i_6 
       (.I0(\p_i_i_reg_518_reg_n_0_[1] ),
        .I1(tmp_8_reg_5412[1]),
        .I2(tmp_8_reg_5412[0]),
        .I3(\p_i_i_reg_518_reg_n_0_[0] ),
        .O(\tmp_2_i_i_reg_5477[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_5477[0]_i_7 
       (.I0(tmp_23_reg_5397[7]),
        .I1(tmp_25_fu_634_p4[5]),
        .I2(tmp_23_reg_5397[6]),
        .I3(tmp_25_fu_634_p4[4]),
        .O(\tmp_2_i_i_reg_5477[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_5477[0]_i_8 
       (.I0(tmp_23_reg_5397[5]),
        .I1(tmp_25_fu_634_p4[3]),
        .I2(tmp_23_reg_5397[4]),
        .I3(tmp_25_fu_634_p4[2]),
        .O(\tmp_2_i_i_reg_5477[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_5477[0]_i_9 
       (.I0(tmp_23_reg_5397[3]),
        .I1(tmp_25_fu_634_p4[1]),
        .I2(tmp_23_reg_5397[2]),
        .I3(tmp_25_fu_634_p4[0]),
        .O(\tmp_2_i_i_reg_5477[0]_i_9_n_0 ));
  FDRE \tmp_2_i_i_reg_5477_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_i_i_reg_5477[0]_i_1_n_0 ),
        .Q(tmp_2_i_i_reg_5477),
        .R(1'b0));
  CARRY4 \tmp_2_i_i_reg_5477_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_2_i_i_fu_611_p2,\tmp_2_i_i_reg_5477_reg[0]_i_2_n_1 ,\tmp_2_i_i_reg_5477_reg[0]_i_2_n_2 ,\tmp_2_i_i_reg_5477_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_i_reg_5477[0]_i_3_n_0 ,\tmp_2_i_i_reg_5477[0]_i_4_n_0 ,\tmp_2_i_i_reg_5477[0]_i_5_n_0 ,\tmp_2_i_i_reg_5477[0]_i_6_n_0 }),
        .O(\NLW_tmp_2_i_i_reg_5477_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_2_i_i_reg_5477[0]_i_7_n_0 ,\tmp_2_i_i_reg_5477[0]_i_8_n_0 ,\tmp_2_i_i_reg_5477[0]_i_9_n_0 ,\tmp_2_i_i_reg_5477[0]_i_10_n_0 }));
  FDRE \tmp_30_reg_6036_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3439_n_9),
        .Q(tmp_30_reg_6036),
        .R(1'b0));
  FDRE \tmp_34_reg_6068_reg[7] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3525_n_9),
        .Q(tmp_34_reg_6068),
        .R(1'b0));
  FDRE \tmp_38_reg_6100_reg[7] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3915_n_9),
        .Q(tmp_38_reg_6100),
        .R(1'b0));
  FDRE \tmp_46_reg_6052_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max8_3_2_reg_60410),
        .D(grp_reg_int_s_fu_3459_n_9),
        .Q(tmp_46_reg_6052),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80FFFFFF80FF0000)) 
    \tmp_4_i_i_reg_5486[0]_i_1 
       (.I0(\p_i_i_reg_518_reg_n_0_[1] ),
        .I1(\p_i_i_reg_518_reg_n_0_[0] ),
        .I2(tmp_25_fu_634_p4[0]),
        .I3(\icmp_reg_5491[0]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(tmp_4_i_i_reg_5486),
        .O(\tmp_4_i_i_reg_5486[0]_i_1_n_0 ));
  FDRE \tmp_4_i_i_reg_5486_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_4_i_i_reg_5486[0]_i_1_n_0 ),
        .Q(tmp_4_i_i_reg_5486),
        .R(1'b0));
  FDRE \tmp_50_reg_6084_reg[8] 
       (.C(ap_clk),
        .CE(flag_d_max8_7_2_reg_60730),
        .D(grp_reg_int_s_fu_3543_n_9),
        .Q(tmp_50_reg_6084),
        .R(1'b0));
  FDRE \tmp_54_reg_6116_reg[8] 
       (.C(ap_clk),
        .CE(a0_1_5_i_i_reg_60890),
        .D(grp_reg_int_s_fu_3920_n_9),
        .Q(tmp_54_reg_6116),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_64_1_not_i_i_reg_5744[0]_i_1 
       (.I0(tmp_60_2_i_i_fu_1285_p2),
        .I1(tmp_60_1_i_i_fu_1201_p2),
        .I2(tmp_59_2_i_i_fu_1280_p2),
        .I3(tmp_59_1_i_i_fu_1196_p2),
        .O(tmp_64_1_not_i_i_fu_1664_p2));
  FDRE \tmp_64_1_not_i_i_reg_5744_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_64_1_not_i_i_fu_1664_p2),
        .Q(tmp_64_1_not_i_i_reg_5744),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_64_2_not_i_i_reg_5759[0]_i_1 
       (.I0(tmp_60_3_i_i_fu_1369_p2),
        .I1(tmp_60_2_i_i_fu_1285_p2),
        .I2(tmp_59_3_i_i_fu_1364_p2),
        .I3(tmp_59_2_i_i_fu_1280_p2),
        .O(tmp_64_2_not_i_i_fu_1682_p2));
  FDRE \tmp_64_2_not_i_i_reg_5759_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_64_2_not_i_i_fu_1682_p2),
        .Q(tmp_64_2_not_i_i_reg_5759),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_64_3_not_i_i_reg_5774[0]_i_1 
       (.I0(tmp_60_4_i_i_fu_1453_p2),
        .I1(tmp_60_3_i_i_fu_1369_p2),
        .I2(tmp_59_4_i_i_fu_1448_p2),
        .I3(tmp_59_3_i_i_fu_1364_p2),
        .O(tmp_64_3_not_i_i_fu_1700_p2));
  FDRE \tmp_64_3_not_i_i_reg_5774_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_64_3_not_i_i_fu_1700_p2),
        .Q(tmp_64_3_not_i_i_reg_5774),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_64_4_not_i_i_reg_5789[0]_i_1 
       (.I0(tmp_60_5_i_i_fu_1515_p2),
        .I1(tmp_60_4_i_i_fu_1453_p2),
        .I2(tmp_59_5_i_i_fu_1510_p2),
        .I3(tmp_59_4_i_i_fu_1448_p2),
        .O(tmp_64_4_not_i_i_fu_1718_p2));
  FDRE \tmp_64_4_not_i_i_reg_5789_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_64_4_not_i_i_fu_1718_p2),
        .Q(tmp_64_4_not_i_i_reg_5789),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_64_5_not_i_i_reg_5804[0]_i_1 
       (.I0(tmp_60_6_i_i_fu_1567_p2),
        .I1(tmp_60_5_i_i_fu_1515_p2),
        .I2(tmp_59_6_i_i_fu_1562_p2),
        .I3(tmp_59_5_i_i_fu_1510_p2),
        .O(tmp_64_5_not_i_i_fu_1736_p2));
  FDRE \tmp_64_5_not_i_i_reg_5804_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_64_5_not_i_i_fu_1736_p2),
        .Q(tmp_64_5_not_i_i_reg_5804),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_64_9_i_i_reg_5845[0]_i_1 
       (.I0(tmp_67_2_i_i_fu_1317_p2),
        .I1(tmp_67_1_i_i_fu_1233_p2),
        .I2(tmp_65_2_i_i_fu_1312_p2),
        .I3(tmp_65_1_i_i_fu_1228_p2),
        .O(tmp_64_9_i_i_fu_1916_p2));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_64_9_i_i_reg_5845[0]_i_10 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_1_i_i_fu_1190_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_1_i_i_fu_1190_p2[2]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_64_9_i_i_reg_5845[0]_i_11 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_1_i_i_fu_1190_p2[1]),
        .I2(r_V_6_1_i_i_fu_1190_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_12 
       (.I0(r_V_6_1_i_i_fu_1190_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_1_i_i_fu_1190_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_13 
       (.I0(r_V_6_1_i_i_fu_1190_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_1_i_i_fu_1190_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_14 
       (.I0(r_V_6_1_i_i_fu_1190_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_1_i_i_fu_1190_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_15 
       (.I0(r_V_6_1_i_i_fu_1190_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_1_i_i_fu_1190_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_64_9_i_i_reg_5845[0]_i_16 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_1_i_i_fu_1190_p2[7]),
        .I2(r_V_6_1_i_i_fu_1190_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_64_9_i_i_reg_5845[0]_i_17 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_1_i_i_fu_1190_p2[5]),
        .I2(r_V_6_1_i_i_fu_1190_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_64_9_i_i_reg_5845[0]_i_18 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_1_i_i_fu_1190_p2[3]),
        .I2(r_V_6_1_i_i_fu_1190_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_64_9_i_i_reg_5845[0]_i_19 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_1_i_i_fu_1190_p2[1]),
        .I2(r_V_6_1_i_i_fu_1190_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_20 
       (.I0(r_V_6_1_i_i_fu_1190_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_1_i_i_fu_1190_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_21 
       (.I0(r_V_6_1_i_i_fu_1190_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_1_i_i_fu_1190_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_22 
       (.I0(r_V_6_1_i_i_fu_1190_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_1_i_i_fu_1190_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_64_9_i_i_reg_5845[0]_i_23 
       (.I0(r_V_6_1_i_i_fu_1190_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_1_i_i_fu_1190_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_64_9_i_i_reg_5845[0]_i_5 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_6_1_i_i_reg_5586_reg[8]_i_2_n_3 ),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_64_9_i_i_reg_5845[0]_i_6 
       (.I0(b0_reg_5463[31]),
        .I1(\r_V_6_1_i_i_reg_5586_reg[8]_i_2_n_3 ),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_64_9_i_i_reg_5845[0]_i_8 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_1_i_i_fu_1190_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_1_i_i_fu_1190_p2[6]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_64_9_i_i_reg_5845[0]_i_9 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_1_i_i_fu_1190_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_1_i_i_fu_1190_p2[4]),
        .O(\tmp_64_9_i_i_reg_5845[0]_i_9_n_0 ));
  FDRE \tmp_64_9_i_i_reg_5845_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_64_9_i_i_fu_1916_p2),
        .Q(tmp_64_9_i_i_reg_5845),
        .R(1'b0));
  CARRY4 \tmp_64_9_i_i_reg_5845_reg[0]_i_2 
       (.CI(\tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_0 ),
        .CO({\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_67_1_i_i_fu_1233_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_64_9_i_i_reg_5845[0]_i_5_n_0 }),
        .O(\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_64_9_i_i_reg_5845[0]_i_6_n_0 }));
  CARRY4 \tmp_64_9_i_i_reg_5845_reg[0]_i_3 
       (.CI(\tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_0 ),
        .CO({\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_65_1_i_i_fu_1228_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_V_6_1_i_i_reg_5586_reg[8]_i_2_n_3 }));
  CARRY4 \tmp_64_9_i_i_reg_5845_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_0 ,\tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_1 ,\tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_2 ,\tmp_64_9_i_i_reg_5845_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_64_9_i_i_reg_5845[0]_i_8_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_9_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_10_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_11_n_0 }),
        .O(\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_64_9_i_i_reg_5845[0]_i_12_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_13_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_14_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_15_n_0 }));
  CARRY4 \tmp_64_9_i_i_reg_5845_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_0 ,\tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_1 ,\tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_2 ,\tmp_64_9_i_i_reg_5845_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_64_9_i_i_reg_5845[0]_i_16_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_17_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_18_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_19_n_0 }),
        .O(\NLW_tmp_64_9_i_i_reg_5845_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_64_9_i_i_reg_5845[0]_i_20_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_21_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_22_n_0 ,\tmp_64_9_i_i_reg_5845[0]_i_23_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_65_4_i_i_reg_5662[0]_i_10 
       (.I0(r_V_6_4_i_i_fu_1442_p2[3]),
        .I1(rhs_V_reg_5422[3]),
        .I2(r_V_6_4_i_i_fu_1442_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_65_4_i_i_reg_5662[0]_i_11 
       (.I0(r_V_6_4_i_i_fu_1442_p2[1]),
        .I1(rhs_V_reg_5422[1]),
        .I2(r_V_6_4_i_i_fu_1442_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_65_4_i_i_reg_5662[0]_i_4 
       (.I0(rhs_V_reg_5422[7]),
        .I1(r_V_6_4_i_i_fu_1442_p2[7]),
        .I2(r_V_6_4_i_i_fu_1442_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_65_4_i_i_reg_5662[0]_i_5 
       (.I0(rhs_V_reg_5422[5]),
        .I1(r_V_6_4_i_i_fu_1442_p2[5]),
        .I2(r_V_6_4_i_i_fu_1442_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_65_4_i_i_reg_5662[0]_i_6 
       (.I0(rhs_V_reg_5422[3]),
        .I1(r_V_6_4_i_i_fu_1442_p2[3]),
        .I2(r_V_6_4_i_i_fu_1442_p2[2]),
        .I3(rhs_V_reg_5422[2]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_65_4_i_i_reg_5662[0]_i_7 
       (.I0(rhs_V_reg_5422[1]),
        .I1(r_V_6_4_i_i_fu_1442_p2[1]),
        .I2(r_V_6_4_i_i_fu_1442_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_65_4_i_i_reg_5662[0]_i_8 
       (.I0(r_V_6_4_i_i_fu_1442_p2[7]),
        .I1(rhs_V_reg_5422[7]),
        .I2(r_V_6_4_i_i_fu_1442_p2[6]),
        .I3(rhs_V_reg_5422[6]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_65_4_i_i_reg_5662[0]_i_9 
       (.I0(r_V_6_4_i_i_fu_1442_p2[5]),
        .I1(rhs_V_reg_5422[5]),
        .I2(r_V_6_4_i_i_fu_1442_p2[4]),
        .I3(rhs_V_reg_5422[4]),
        .O(\tmp_65_4_i_i_reg_5662[0]_i_9_n_0 ));
  FDRE \tmp_65_4_i_i_reg_5662_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_65_4_i_i_fu_1480_p2),
        .Q(tmp_65_4_i_i_reg_5662),
        .R(1'b0));
  CARRY4 \tmp_65_4_i_i_reg_5662_reg[0]_i_1 
       (.CI(\tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_65_4_i_i_fu_1480_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_65_4_i_i_reg_5662_reg[0]_i_3_n_3 }));
  CARRY4 \tmp_65_4_i_i_reg_5662_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_0 ,\tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_1 ,\tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_2 ,\tmp_65_4_i_i_reg_5662_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_65_4_i_i_reg_5662[0]_i_4_n_0 ,\tmp_65_4_i_i_reg_5662[0]_i_5_n_0 ,\tmp_65_4_i_i_reg_5662[0]_i_6_n_0 ,\tmp_65_4_i_i_reg_5662[0]_i_7_n_0 }),
        .O(\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_65_4_i_i_reg_5662[0]_i_8_n_0 ,\tmp_65_4_i_i_reg_5662[0]_i_9_n_0 ,\tmp_65_4_i_i_reg_5662[0]_i_10_n_0 ,\tmp_65_4_i_i_reg_5662[0]_i_11_n_0 }));
  CARRY4 \tmp_65_4_i_i_reg_5662_reg[0]_i_3 
       (.CI(\r_V_6_4_i_i_reg_5653_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_3_CO_UNCONNECTED [3:1],\tmp_65_4_i_i_reg_5662_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_65_4_i_i_reg_5662_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_66_1_i_i_reg_5749[0]_i_1 
       (.I0(tmp_60_1_i_i_fu_1201_p2),
        .I1(tmp_59_1_i_i_fu_1196_p2),
        .O(tmp_66_1_i_i_fu_1670_p2));
  FDRE \tmp_66_1_i_i_reg_5749_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_66_1_i_i_fu_1670_p2),
        .Q(tmp_66_1_i_i_reg_5749),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_66_2_i_i_reg_5764[0]_i_1 
       (.I0(tmp_60_2_i_i_fu_1285_p2),
        .I1(tmp_59_2_i_i_fu_1280_p2),
        .O(tmp_66_2_i_i_fu_1688_p2));
  FDRE \tmp_66_2_i_i_reg_5764_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_66_2_i_i_fu_1688_p2),
        .Q(tmp_66_2_i_i_reg_5764),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_66_3_i_i_reg_5779[0]_i_1 
       (.I0(tmp_60_3_i_i_fu_1369_p2),
        .I1(tmp_59_3_i_i_fu_1364_p2),
        .O(tmp_66_3_i_i_fu_1706_p2));
  FDRE \tmp_66_3_i_i_reg_5779_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_66_3_i_i_fu_1706_p2),
        .Q(tmp_66_3_i_i_reg_5779),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_66_4_i_i_reg_5794[0]_i_1 
       (.I0(tmp_60_4_i_i_fu_1453_p2),
        .I1(tmp_59_4_i_i_fu_1448_p2),
        .O(tmp_66_4_i_i_fu_1724_p2));
  FDRE \tmp_66_4_i_i_reg_5794_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_66_4_i_i_fu_1724_p2),
        .Q(tmp_66_4_i_i_reg_5794),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_66_5_i_i_reg_5809[0]_i_1 
       (.I0(tmp_60_5_i_i_fu_1515_p2),
        .I1(tmp_59_5_i_i_fu_1510_p2),
        .O(tmp_66_5_i_i_fu_1742_p2));
  FDRE \tmp_66_5_i_i_reg_5809_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_66_5_i_i_fu_1742_p2),
        .Q(tmp_66_5_i_i_reg_5809),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_66_9_i_i_reg_5851[0]_i_1 
       (.I0(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .I1(tmp_67_1_i_i_fu_1233_p2),
        .I2(tmp_65_1_i_i_fu_1228_p2),
        .I3(count_1_i_8_i_i_reg_58390),
        .O(\tmp_66_9_i_i_reg_5851[0]_i_1_n_0 ));
  FDRE \tmp_66_9_i_i_reg_5851_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_66_9_i_i_reg_5851[0]_i_1_n_0 ),
        .Q(\tmp_66_9_i_i_reg_5851_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_66_i_i_reg_5733[0]_i_1 
       (.I0(tmp_60_i_i_fu_1117_p2),
        .I1(tmp_59_i_i_fu_1112_p2),
        .O(tmp_66_i_i_fu_1652_p2));
  FDRE \tmp_66_i_i_reg_5733_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_66_i_i_fu_1652_p2),
        .Q(tmp_66_i_i_reg_5733),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_67_4_i_i_reg_5668[0]_i_10 
       (.I0(r_V_6_4_i_i_fu_1442_p2[5]),
        .I1(b0_reg_5463[5]),
        .I2(r_V_6_4_i_i_fu_1442_p2[4]),
        .I3(b0_reg_5463[4]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_67_4_i_i_reg_5668[0]_i_11 
       (.I0(r_V_6_4_i_i_fu_1442_p2[3]),
        .I1(b0_reg_5463[3]),
        .I2(r_V_6_4_i_i_fu_1442_p2[2]),
        .I3(b0_reg_5463[2]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_67_4_i_i_reg_5668[0]_i_12 
       (.I0(r_V_6_4_i_i_fu_1442_p2[0]),
        .I1(b0_reg_5463[0]),
        .I2(r_V_6_4_i_i_fu_1442_p2[1]),
        .I3(b0_reg_5463[1]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_67_4_i_i_reg_5668[0]_i_3 
       (.I0(b0_reg_5463[31]),
        .I1(\tmp_65_4_i_i_reg_5662_reg[0]_i_3_n_3 ),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_67_4_i_i_reg_5668[0]_i_4 
       (.I0(b0_reg_5463[31]),
        .I1(\tmp_65_4_i_i_reg_5662_reg[0]_i_3_n_3 ),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_67_4_i_i_reg_5668[0]_i_5 
       (.I0(b0_reg_5463[7]),
        .I1(r_V_6_4_i_i_fu_1442_p2[7]),
        .I2(b0_reg_5463[6]),
        .I3(r_V_6_4_i_i_fu_1442_p2[6]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_67_4_i_i_reg_5668[0]_i_6 
       (.I0(b0_reg_5463[5]),
        .I1(r_V_6_4_i_i_fu_1442_p2[5]),
        .I2(b0_reg_5463[4]),
        .I3(r_V_6_4_i_i_fu_1442_p2[4]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_67_4_i_i_reg_5668[0]_i_7 
       (.I0(b0_reg_5463[3]),
        .I1(r_V_6_4_i_i_fu_1442_p2[3]),
        .I2(b0_reg_5463[2]),
        .I3(r_V_6_4_i_i_fu_1442_p2[2]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_67_4_i_i_reg_5668[0]_i_8 
       (.I0(b0_reg_5463[1]),
        .I1(r_V_6_4_i_i_fu_1442_p2[1]),
        .I2(r_V_6_4_i_i_fu_1442_p2[0]),
        .I3(b0_reg_5463[0]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_67_4_i_i_reg_5668[0]_i_9 
       (.I0(r_V_6_4_i_i_fu_1442_p2[7]),
        .I1(b0_reg_5463[7]),
        .I2(r_V_6_4_i_i_fu_1442_p2[6]),
        .I3(b0_reg_5463[6]),
        .O(\tmp_67_4_i_i_reg_5668[0]_i_9_n_0 ));
  FDRE \tmp_67_4_i_i_reg_5668_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_67_4_i_i_fu_1485_p2),
        .Q(tmp_67_4_i_i_reg_5668),
        .R(1'b0));
  CARRY4 \tmp_67_4_i_i_reg_5668_reg[0]_i_1 
       (.CI(\tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_67_4_i_i_reg_5668_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_67_4_i_i_fu_1485_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_67_4_i_i_reg_5668[0]_i_3_n_0 }),
        .O(\NLW_tmp_67_4_i_i_reg_5668_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_67_4_i_i_reg_5668[0]_i_4_n_0 }));
  CARRY4 \tmp_67_4_i_i_reg_5668_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_0 ,\tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_1 ,\tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_2 ,\tmp_67_4_i_i_reg_5668_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_67_4_i_i_reg_5668[0]_i_5_n_0 ,\tmp_67_4_i_i_reg_5668[0]_i_6_n_0 ,\tmp_67_4_i_i_reg_5668[0]_i_7_n_0 ,\tmp_67_4_i_i_reg_5668[0]_i_8_n_0 }),
        .O(\NLW_tmp_67_4_i_i_reg_5668_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_67_4_i_i_reg_5668[0]_i_9_n_0 ,\tmp_67_4_i_i_reg_5668[0]_i_10_n_0 ,\tmp_67_4_i_i_reg_5668[0]_i_11_n_0 ,\tmp_67_4_i_i_reg_5668[0]_i_12_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h4055)) 
    \tmp_68_5_i_i_reg_5873[0]_i_1 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_6_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[0]_i_2_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ),
        .O(\tmp_68_5_i_i_reg_5873[0]_i_1_n_0 ));
  FDRE \tmp_68_5_i_i_reg_5873_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(\tmp_68_5_i_i_reg_5873[0]_i_1_n_0 ),
        .Q(tmp_68_5_i_i_reg_5873),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \tmp_68_6_i_i_reg_5878[0]_i_1 
       (.I0(\count_1_i_11_i_i_reg_5888[4]_i_7_n_0 ),
        .I1(\count_1_i_11_i_i_reg_5888[4]_i_6_n_0 ),
        .I2(\count_1_i_11_i_i_reg_5888[4]_i_5_n_0 ),
        .I3(\count_1_i_11_i_i_reg_5888[4]_i_8_n_0 ),
        .O(tmp_68_6_i_i_fu_2416_p2));
  FDRE \tmp_68_6_i_i_reg_5878_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_10_i_i_reg_58830),
        .D(tmp_68_6_i_i_fu_2416_p2),
        .Q(tmp_68_6_i_i_reg_5878),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \tmp_68_7_i_i_reg_5824[0]_i_1 
       (.I0(\or_cond5_i_i_reg_5738[0]_i_1_n_0 ),
        .I1(\tmp_68_7_i_i_reg_5824[0]_i_2_n_0 ),
        .I2(p_10_in),
        .I3(\count_1_i_8_i_i_reg_5839[1]_i_2_n_0 ),
        .I4(\count_1_i_8_i_i_reg_5839[1]_i_4_n_0 ),
        .O(tmp_68_7_i_i_fu_1864_p2));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \tmp_68_7_i_i_reg_5824[0]_i_2 
       (.I0(tmp_59_1_i_i_fu_1196_p2),
        .I1(tmp_59_2_i_i_fu_1280_p2),
        .I2(tmp_60_1_i_i_fu_1201_p2),
        .I3(tmp_60_2_i_i_fu_1285_p2),
        .O(\tmp_68_7_i_i_reg_5824[0]_i_2_n_0 ));
  FDRE \tmp_68_7_i_i_reg_5824_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_68_7_i_i_fu_1864_p2),
        .Q(tmp_68_7_i_i_reg_5824),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00008000000000)) 
    \tmp_68_8_i_i_reg_5834[0]_i_1 
       (.I0(\count_1_i_8_i_i_reg_5839[1]_i_3_n_0 ),
        .I1(tmp_60_7_i_i_fu_1619_p2),
        .I2(tmp_67_i_i_fu_1149_p2),
        .I3(tmp_59_7_i_i_fu_1614_p2),
        .I4(tmp_65_i_i_fu_1144_p2),
        .I5(\count_1_i_8_i_i_reg_5839[3]_i_5_n_0 ),
        .O(tmp_68_8_i_i_fu_1896_p2));
  FDRE \tmp_68_8_i_i_reg_5834_reg[0] 
       (.C(ap_clk),
        .CE(count_1_i_8_i_i_reg_58390),
        .D(tmp_68_8_i_i_fu_1896_p2),
        .Q(tmp_68_8_i_i_reg_5834),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_5407[2]_i_1 
       (.I0(if_dout[2]),
        .O(tmp_6_fu_570_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_6_reg_5407[3]_i_1 
       (.I0(if_dout[2]),
        .I1(if_dout[3]),
        .O(tmp_6_fu_570_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_6_reg_5407[4]_i_1 
       (.I0(if_dout[2]),
        .I1(if_dout[3]),
        .I2(if_dout[4]),
        .O(tmp_6_fu_570_p2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_6_reg_5407[5]_i_1 
       (.I0(if_dout[3]),
        .I1(if_dout[2]),
        .I2(if_dout[4]),
        .I3(if_dout[5]),
        .O(tmp_6_fu_570_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_6_reg_5407[6]_i_1 
       (.I0(if_dout[4]),
        .I1(if_dout[2]),
        .I2(if_dout[3]),
        .I3(if_dout[5]),
        .I4(if_dout[6]),
        .O(tmp_6_fu_570_p2__0[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_6_reg_5407[7]_i_1 
       (.I0(if_dout[5]),
        .I1(if_dout[3]),
        .I2(if_dout[2]),
        .I3(if_dout[4]),
        .I4(if_dout[6]),
        .I5(if_dout[7]),
        .O(tmp_6_fu_570_p2__0[7]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_6_reg_5407[8]_i_1 
       (.I0(Q),
        .I1(gray_cols_V_channel_empty_n),
        .I2(FAST_t_opr_U0_ap_start),
        .I3(threhold_channel_empty_n),
        .I4(gray_rows_V_channel_empty_n),
        .O(FAST_t_opr_U0_p_src_rows_V_read));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_6_reg_5407[8]_i_2 
       (.I0(\tmp_6_reg_5407[8]_i_3_n_0 ),
        .I1(if_dout[7]),
        .I2(if_dout[8]),
        .O(tmp_6_fu_570_p2__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_6_reg_5407[8]_i_3 
       (.I0(if_dout[6]),
        .I1(if_dout[4]),
        .I2(if_dout[2]),
        .I3(if_dout[3]),
        .I4(if_dout[5]),
        .O(\tmp_6_reg_5407[8]_i_3_n_0 ));
  FDRE \tmp_6_reg_5407_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[2]),
        .Q(tmp_6_reg_5407[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_5407_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[3]),
        .Q(tmp_6_reg_5407[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_5407_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[4]),
        .Q(tmp_6_reg_5407[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_5407_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[5]),
        .Q(tmp_6_reg_5407[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_5407_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[6]),
        .Q(tmp_6_reg_5407[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_5407_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[7]),
        .Q(tmp_6_reg_5407[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_5407_reg[8] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_6_fu_570_p2__0[8]),
        .Q(tmp_6_reg_5407[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_8_reg_5412[2]_i_1 
       (.I0(\int_rows_reg[7] [2]),
        .O(tmp_8_fu_576_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_8_reg_5412[3]_i_1 
       (.I0(\int_rows_reg[7] [2]),
        .I1(\int_rows_reg[7] [3]),
        .O(tmp_8_fu_576_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_8_reg_5412[4]_i_1 
       (.I0(\int_rows_reg[7] [2]),
        .I1(\int_rows_reg[7] [3]),
        .I2(\int_rows_reg[7] [4]),
        .O(tmp_8_fu_576_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_8_reg_5412[5]_i_1 
       (.I0(\int_rows_reg[7] [3]),
        .I1(\int_rows_reg[7] [2]),
        .I2(\int_rows_reg[7] [4]),
        .I3(\int_rows_reg[7] [5]),
        .O(tmp_8_fu_576_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_8_reg_5412[6]_i_1 
       (.I0(\int_rows_reg[7] [4]),
        .I1(\int_rows_reg[7] [2]),
        .I2(\int_rows_reg[7] [3]),
        .I3(\int_rows_reg[7] [5]),
        .I4(\int_rows_reg[7] [6]),
        .O(tmp_8_fu_576_p2[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_8_reg_5412[7]_i_1 
       (.I0(\int_rows_reg[7] [5]),
        .I1(\int_rows_reg[7] [3]),
        .I2(\int_rows_reg[7] [2]),
        .I3(\int_rows_reg[7] [4]),
        .I4(\int_rows_reg[7] [6]),
        .I5(\int_rows_reg[7] [7]),
        .O(tmp_8_fu_576_p2[7]));
  FDRE \tmp_8_reg_5412_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [0]),
        .Q(tmp_8_reg_5412[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(\int_rows_reg[7] [1]),
        .Q(tmp_8_reg_5412[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_8_fu_576_p2[2]),
        .Q(tmp_8_reg_5412[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_8_fu_576_p2[3]),
        .Q(tmp_8_reg_5412[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_8_fu_576_p2[4]),
        .Q(tmp_8_reg_5412[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_8_fu_576_p2[5]),
        .Q(tmp_8_reg_5412[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_8_fu_576_p2[6]),
        .Q(tmp_8_reg_5412[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_5412_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_rows_V_read),
        .D(tmp_8_fu_576_p2[7]),
        .Q(tmp_8_reg_5412[7]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[0]),
        .Q(tmp_93_2_i_i_reg_6005[0]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[1]),
        .Q(tmp_93_2_i_i_reg_6005[1]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[2]),
        .Q(tmp_93_2_i_i_reg_6005[2]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[31]),
        .Q(tmp_93_2_i_i_reg_6005[31]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[3]),
        .Q(tmp_93_2_i_i_reg_6005[3]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[4]),
        .Q(tmp_93_2_i_i_reg_6005[4]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[5]),
        .Q(tmp_93_2_i_i_reg_6005[5]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[6]),
        .Q(tmp_93_2_i_i_reg_6005[6]),
        .R(1'b0));
  FDRE \tmp_93_2_i_i_reg_6005_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_2_i_i_fu_3610_p3[7]),
        .Q(tmp_93_2_i_i_reg_6005[7]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[0]),
        .Q(tmp_93_4_i_i_reg_6015[0]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[1]),
        .Q(tmp_93_4_i_i_reg_6015[1]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[2]),
        .Q(tmp_93_4_i_i_reg_6015[2]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[31]),
        .Q(tmp_93_4_i_i_reg_6015[31]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[3]),
        .Q(tmp_93_4_i_i_reg_6015[3]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[4]),
        .Q(tmp_93_4_i_i_reg_6015[4]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[5]),
        .Q(tmp_93_4_i_i_reg_6015[5]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[6]),
        .Q(tmp_93_4_i_i_reg_6015[6]),
        .R(1'b0));
  FDRE \tmp_93_4_i_i_reg_6015_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_4_i_i_fu_3634_p3[7]),
        .Q(tmp_93_4_i_i_reg_6015[7]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[0]),
        .Q(tmp_93_9_i_i_reg_5985[0]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[1]),
        .Q(tmp_93_9_i_i_reg_5985[1]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[2]),
        .Q(tmp_93_9_i_i_reg_5985[2]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[31]),
        .Q(tmp_93_9_i_i_reg_5985[31]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[3]),
        .Q(tmp_93_9_i_i_reg_5985[3]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[4]),
        .Q(tmp_93_9_i_i_reg_5985[4]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[5]),
        .Q(tmp_93_9_i_i_reg_5985[5]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[6]),
        .Q(tmp_93_9_i_i_reg_5985[6]),
        .R(1'b0));
  FDRE \tmp_93_9_i_i_reg_5985_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_9_i_i_fu_3555_p3[7]),
        .Q(tmp_93_9_i_i_reg_5985[7]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[0]),
        .Q(tmp_93_i_i_reg_5995[0]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[1]),
        .Q(tmp_93_i_i_reg_5995[1]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[2]),
        .Q(tmp_93_i_i_reg_5995[2]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[31]),
        .Q(tmp_93_i_i_reg_5995[31]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[3]),
        .Q(tmp_93_i_i_reg_5995[3]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[4]),
        .Q(tmp_93_i_i_reg_5995[4]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[5]),
        .Q(tmp_93_i_i_reg_5995[5]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[6]),
        .Q(tmp_93_i_i_reg_5995[6]),
        .R(1'b0));
  FDRE \tmp_93_i_i_reg_5995_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_93_i_i_fu_3583_p3[7]),
        .Q(tmp_93_i_i_reg_5995[7]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_8),
        .Q(tmp_94_2_i_i_reg_6121[0]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_7),
        .Q(tmp_94_2_i_i_reg_6121[1]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_6),
        .Q(tmp_94_2_i_i_reg_6121[2]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[31] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_0),
        .Q(tmp_94_2_i_i_reg_6121[31]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_5),
        .Q(tmp_94_2_i_i_reg_6121[3]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_4),
        .Q(tmp_94_2_i_i_reg_6121[4]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_3),
        .Q(tmp_94_2_i_i_reg_6121[5]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_2),
        .Q(tmp_94_2_i_i_reg_6121[6]),
        .R(1'b0));
  FDRE \tmp_94_2_i_i_reg_6121_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(grp_reg_int_s_fu_4227_n_1),
        .Q(tmp_94_2_i_i_reg_6121[7]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[0]),
        .Q(win_val_0_V_2_1_fu_168[0]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[1]),
        .Q(win_val_0_V_2_1_fu_168[1]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[2]),
        .Q(win_val_0_V_2_1_fu_168[2]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[3]),
        .Q(win_val_0_V_2_1_fu_168[3]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[4]),
        .Q(win_val_0_V_2_1_fu_168[4]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[5]),
        .Q(win_val_0_V_2_1_fu_168[5]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[6]),
        .Q(win_val_0_V_2_1_fu_168[6]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_3_fu_172[7]),
        .Q(win_val_0_V_2_1_fu_168[7]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[0]),
        .Q(win_val_0_V_2_fu_164[0]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[1]),
        .Q(win_val_0_V_2_fu_164[1]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[2]),
        .Q(win_val_0_V_2_fu_164[2]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[3]),
        .Q(win_val_0_V_2_fu_164[3]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[4]),
        .Q(win_val_0_V_2_fu_164[4]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[5]),
        .Q(win_val_0_V_2_fu_164[5]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[6]),
        .Q(win_val_0_V_2_fu_164[6]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_2_1_fu_168[7]),
        .Q(win_val_0_V_2_fu_164[7]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[0]),
        .Q(win_val_0_V_3_fu_172[0]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[1]),
        .Q(win_val_0_V_3_fu_172[1]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[2]),
        .Q(win_val_0_V_3_fu_172[2]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[3]),
        .Q(win_val_0_V_3_fu_172[3]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[4]),
        .Q(win_val_0_V_3_fu_172[4]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[5]),
        .Q(win_val_0_V_3_fu_172[5]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[6]),
        .Q(win_val_0_V_3_fu_172[6]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_4_fu_176[7]),
        .Q(win_val_0_V_3_fu_172[7]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[0]),
        .Q(win_val_0_V_4_fu_176[0]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[1]),
        .Q(win_val_0_V_4_fu_176[1]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[2]),
        .Q(win_val_0_V_4_fu_176[2]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[3]),
        .Q(win_val_0_V_4_fu_176[3]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[4]),
        .Q(win_val_0_V_4_fu_176[4]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[5]),
        .Q(win_val_0_V_4_fu_176[5]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[6]),
        .Q(win_val_0_V_4_fu_176[6]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_0_V_5_fu_180[7]),
        .Q(win_val_0_V_4_fu_176[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[0]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[0]),
        .Q(\win_val_1_V_1_1_fu_188_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[1]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[1]),
        .Q(\win_val_1_V_1_1_fu_188_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[2]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[2]),
        .Q(\win_val_1_V_1_1_fu_188_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[3]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[3]),
        .Q(\win_val_1_V_1_1_fu_188_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[4]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[4]),
        .Q(\win_val_1_V_1_1_fu_188_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[5]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[5]),
        .Q(\win_val_1_V_1_1_fu_188_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[6]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[6]),
        .Q(\win_val_1_V_1_1_fu_188_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_1_V_1_1_fu_188_reg[7]_srl3 " *) 
  SRL16E \win_val_1_V_1_1_fu_188_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_1_V_4_fu_200[7]),
        .Q(\win_val_1_V_1_1_fu_188_reg[7]_srl3_n_0 ));
  FDRE \win_val_1_V_1_fu_184_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[0]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[0]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[1]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[1]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[2]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[2]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[3]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[3]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[4]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[4]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[5]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[5]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[6]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[6]),
        .R(1'b0));
  FDRE \win_val_1_V_1_fu_184_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_1_V_1_1_fu_188_reg[7]_srl3_n_0 ),
        .Q(win_val_1_V_1_fu_184[7]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[0]),
        .Q(win_val_1_V_4_fu_200[0]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[1]),
        .Q(win_val_1_V_4_fu_200[1]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[2]),
        .Q(win_val_1_V_4_fu_200[2]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[3]),
        .Q(win_val_1_V_4_fu_200[3]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[4]),
        .Q(win_val_1_V_4_fu_200[4]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[5]),
        .Q(win_val_1_V_4_fu_200[5]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[6]),
        .Q(win_val_1_V_4_fu_200[6]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_1_V_5_fu_204[7]),
        .Q(win_val_1_V_4_fu_200[7]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[0]),
        .Q(win_val_1_V_5_fu_204[0]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[1]),
        .Q(win_val_1_V_5_fu_204[1]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[2]),
        .Q(win_val_1_V_5_fu_204[2]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[3]),
        .Q(win_val_1_V_5_fu_204[3]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[4]),
        .Q(win_val_1_V_5_fu_204[4]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[5]),
        .Q(win_val_1_V_5_fu_204[5]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[6]),
        .Q(win_val_1_V_5_fu_204[6]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_1_V_q0[7]),
        .Q(win_val_1_V_5_fu_204[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[0]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[0]),
        .Q(\win_val_2_V_0_1_fu_212_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[1]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[1]),
        .Q(\win_val_2_V_0_1_fu_212_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[2]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[2]),
        .Q(\win_val_2_V_0_1_fu_212_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[3]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[3]),
        .Q(\win_val_2_V_0_1_fu_212_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[4]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[4]),
        .Q(\win_val_2_V_0_1_fu_212_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[5]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[5]),
        .Q(\win_val_2_V_0_1_fu_212_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[6]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[6]),
        .Q(\win_val_2_V_0_1_fu_212_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_2_V_0_1_fu_212_reg[7]_srl5 " *) 
  SRL16E \win_val_2_V_0_1_fu_212_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_2_V_5_fu_232[7]),
        .Q(\win_val_2_V_0_1_fu_212_reg[7]_srl5_n_0 ));
  FDRE \win_val_2_V_0_fu_208_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[0]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[0]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[1]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[1]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[2]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[2]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[3]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[3]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[4]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[4]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[5]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[5]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[6]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[6]),
        .R(1'b0));
  FDRE \win_val_2_V_0_fu_208_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_2_V_0_1_fu_212_reg[7]_srl5_n_0 ),
        .Q(win_val_2_V_0_fu_208[7]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[0]),
        .Q(win_val_2_V_5_fu_232[0]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[1]),
        .Q(win_val_2_V_5_fu_232[1]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[2]),
        .Q(win_val_2_V_5_fu_232[2]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[3]),
        .Q(win_val_2_V_5_fu_232[3]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[4]),
        .Q(win_val_2_V_5_fu_232[4]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[5]),
        .Q(win_val_2_V_5_fu_232[5]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[6]),
        .Q(win_val_2_V_5_fu_232[6]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_2_V_q0[7]),
        .Q(win_val_2_V_5_fu_232[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[0]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[0]),
        .Q(\win_val_3_V_0_1_fu_240_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[1]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[1]),
        .Q(\win_val_3_V_0_1_fu_240_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[2]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[2]),
        .Q(\win_val_3_V_0_1_fu_240_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[3]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[3]),
        .Q(\win_val_3_V_0_1_fu_240_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[4]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[4]),
        .Q(\win_val_3_V_0_1_fu_240_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[5]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[5]),
        .Q(\win_val_3_V_0_1_fu_240_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[6]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[6]),
        .Q(\win_val_3_V_0_1_fu_240_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_0_1_fu_240_reg[7]_srl2 " *) 
  SRL16E \win_val_3_V_0_1_fu_240_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_2_fu_248[7]),
        .Q(\win_val_3_V_0_1_fu_240_reg[7]_srl2_n_0 ));
  FDRE \win_val_3_V_0_fu_236_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[0]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[0]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[1]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[1]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[2]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[2]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[3]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[3]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[4]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[4]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[5]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[5]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[6]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[6]),
        .R(1'b0));
  FDRE \win_val_3_V_0_fu_236_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_0_1_fu_240_reg[7]_srl2_n_0 ),
        .Q(win_val_3_V_0_fu_236[7]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[0]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[0]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[1]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[1]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[2]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[2]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[3]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[3]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[4]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[4]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[5]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[5]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[6]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[6]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_248_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_3_V_3_fu_252_reg[7]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_248[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[0]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[0]),
        .Q(\win_val_3_V_3_fu_252_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[1]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[1]),
        .Q(\win_val_3_V_3_fu_252_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[2]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[2]),
        .Q(\win_val_3_V_3_fu_252_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[3]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[3]),
        .Q(\win_val_3_V_3_fu_252_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[4]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[4]),
        .Q(\win_val_3_V_3_fu_252_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[5]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[5]),
        .Q(\win_val_3_V_3_fu_252_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[6]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[6]),
        .Q(\win_val_3_V_3_fu_252_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_3_V_3_fu_252_reg[7]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_252_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_3_V_5_fu_260[7]),
        .Q(\win_val_3_V_3_fu_252_reg[7]_srl2_n_0 ));
  FDRE \win_val_3_V_5_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[0]),
        .Q(win_val_3_V_5_fu_260[0]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[1]),
        .Q(win_val_3_V_5_fu_260[1]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[2]),
        .Q(win_val_3_V_5_fu_260[2]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[3]),
        .Q(win_val_3_V_5_fu_260[3]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[4]),
        .Q(win_val_3_V_5_fu_260[4]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[5]),
        .Q(win_val_3_V_5_fu_260[5]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[6]),
        .Q(win_val_3_V_5_fu_260[6]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_3_V_q0[7]),
        .Q(win_val_3_V_5_fu_260[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[0]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[0]),
        .Q(\win_val_4_V_0_1_fu_268_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[1]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[1]),
        .Q(\win_val_4_V_0_1_fu_268_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[2]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[2]),
        .Q(\win_val_4_V_0_1_fu_268_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[3]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[3]),
        .Q(\win_val_4_V_0_1_fu_268_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[4]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[4]),
        .Q(\win_val_4_V_0_1_fu_268_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[5]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[5]),
        .Q(\win_val_4_V_0_1_fu_268_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[6]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[6]),
        .Q(\win_val_4_V_0_1_fu_268_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_4_V_0_1_fu_268_reg[7]_srl5 " *) 
  SRL16E \win_val_4_V_0_1_fu_268_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_4_V_5_fu_288[7]),
        .Q(\win_val_4_V_0_1_fu_268_reg[7]_srl5_n_0 ));
  FDRE \win_val_4_V_0_fu_264_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[0]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[0]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[1]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[1]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[2]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[2]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[3]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[3]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[4]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[4]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[5]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[5]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[6]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[6]),
        .R(1'b0));
  FDRE \win_val_4_V_0_fu_264_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_4_V_0_1_fu_268_reg[7]_srl5_n_0 ),
        .Q(win_val_4_V_0_fu_264[7]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[0]),
        .Q(win_val_4_V_5_fu_288[0]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[1]),
        .Q(win_val_4_V_5_fu_288[1]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[2]),
        .Q(win_val_4_V_5_fu_288[2]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[3]),
        .Q(win_val_4_V_5_fu_288[3]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[4]),
        .Q(win_val_4_V_5_fu_288[4]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[5]),
        .Q(win_val_4_V_5_fu_288[5]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[6]),
        .Q(win_val_4_V_5_fu_288[6]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_4_V_q0[7]),
        .Q(win_val_4_V_5_fu_288[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[0]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[0]),
        .Q(\win_val_5_V_1_1_fu_296_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[1]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[1]),
        .Q(\win_val_5_V_1_1_fu_296_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[2]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[2]),
        .Q(\win_val_5_V_1_1_fu_296_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[3]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[3]),
        .Q(\win_val_5_V_1_1_fu_296_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[4]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[4]),
        .Q(\win_val_5_V_1_1_fu_296_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[5]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[5]),
        .Q(\win_val_5_V_1_1_fu_296_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[6]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[6]),
        .Q(\win_val_5_V_1_1_fu_296_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_5_V_1_1_fu_296_reg[7]_srl3 " *) 
  SRL16E \win_val_5_V_1_1_fu_296_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(win_val_5_V_4_fu_308[7]),
        .Q(\win_val_5_V_1_1_fu_296_reg[7]_srl3_n_0 ));
  FDRE \win_val_5_V_1_fu_292_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[0]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[0]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[1]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[1]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[2]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[2]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[3]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[3]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[4]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[4]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[5]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[5]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[6]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[6]),
        .R(1'b0));
  FDRE \win_val_5_V_1_fu_292_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_5_V_1_1_fu_296_reg[7]_srl3_n_0 ),
        .Q(win_val_5_V_1_fu_292[7]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[0]),
        .Q(win_val_5_V_4_fu_308[0]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[1]),
        .Q(win_val_5_V_4_fu_308[1]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[2]),
        .Q(win_val_5_V_4_fu_308[2]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[3]),
        .Q(win_val_5_V_4_fu_308[3]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[4]),
        .Q(win_val_5_V_4_fu_308[4]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[5]),
        .Q(win_val_5_V_4_fu_308[5]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[6]),
        .Q(win_val_5_V_4_fu_308[6]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_5_V_5_fu_312[7]),
        .Q(win_val_5_V_4_fu_308[7]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[0]),
        .Q(win_val_5_V_5_fu_312[0]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[1]),
        .Q(win_val_5_V_5_fu_312[1]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[2]),
        .Q(win_val_5_V_5_fu_312[2]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[3]),
        .Q(win_val_5_V_5_fu_312[3]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[4]),
        .Q(win_val_5_V_5_fu_312[4]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[5]),
        .Q(win_val_5_V_5_fu_312[5]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[6]),
        .Q(win_val_5_V_5_fu_312[6]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(k_buf_val_5_V_q0[7]),
        .Q(win_val_5_V_5_fu_312[7]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[0]),
        .Q(win_val_6_V_2_1_fu_320[0]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[1]),
        .Q(win_val_6_V_2_1_fu_320[1]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[2]),
        .Q(win_val_6_V_2_1_fu_320[2]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[3]),
        .Q(win_val_6_V_2_1_fu_320[3]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[4]),
        .Q(win_val_6_V_2_1_fu_320[4]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[5]),
        .Q(win_val_6_V_2_1_fu_320[5]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[6]),
        .Q(win_val_6_V_2_1_fu_320[6]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_320_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_3_fu_324[7]),
        .Q(win_val_6_V_2_1_fu_320[7]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[0]),
        .Q(win_val_6_V_2_fu_316[0]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[1]),
        .Q(win_val_6_V_2_fu_316[1]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[2]),
        .Q(win_val_6_V_2_fu_316[2]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[3] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[3]),
        .Q(win_val_6_V_2_fu_316[3]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[4] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[4]),
        .Q(win_val_6_V_2_fu_316[4]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[5] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[5]),
        .Q(win_val_6_V_2_fu_316[5]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[6] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[6]),
        .Q(win_val_6_V_2_fu_316[6]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_316_reg[7] 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(win_val_6_V_2_1_fu_320[7]),
        .Q(win_val_6_V_2_fu_316[7]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[0]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[0]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[0]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[1]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[1]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[1]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[2]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[2]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[2]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[3]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[3]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[3]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[4]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[4]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[4]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[5]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[5]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[5]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[6]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[6]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[6]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_324_reg[7]__0 
       (.C(ap_clk),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .D(\win_val_6_V_4_fu_328_reg[7]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_324[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[0]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[0]),
        .Q(\win_val_6_V_4_fu_328_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[1]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[1]),
        .Q(\win_val_6_V_4_fu_328_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[2]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[2]),
        .Q(\win_val_6_V_4_fu_328_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[3]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[3]),
        .Q(\win_val_6_V_4_fu_328_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[4]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[4]),
        .Q(\win_val_6_V_4_fu_328_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[5]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[5]),
        .Q(\win_val_6_V_4_fu_328_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[6]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[6]),
        .Q(\win_val_6_V_4_fu_328_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg " *) 
  (* srl_name = "inst/\FAST_t_opr_U0/win_val_6_V_4_fu_328_reg[7]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_328_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_p_src_data_stream_V_read),
        .CLK(ap_clk),
        .D(p_src_data_stream_V_dout[7]),
        .Q(\win_val_6_V_4_fu_328_reg[7]_srl2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM
   (DOBDO,
    E,
    CO,
    ap_clk,
    ap_condition_1043,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ,
    ap_enable_reg_pp0_iter12_reg,
    ap_pipeline_reg_pp0_iter11_exitcond_reg_5496,
    \core_win_val_1_V_1_fu_148_reg[10] );
  output [8:0]DOBDO;
  output [0:0]E;
  output [0:0]CO;
  input ap_clk;
  input ap_condition_1043;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [8:0]ram_reg;
  input [0:0]WEA;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  input ap_enable_reg_pp0_iter12_reg;
  input ap_pipeline_reg_pp0_iter11_exitcond_reg_5496;
  input [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;

  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_condition_1043;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_pipeline_reg_pp0_iter11_exitcond_reg_5496;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;
  wire [8:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM_ram_58 FAST_t_opr_core_bkbM_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_condition_1043(ap_condition_1043),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg),
        .ap_pipeline_reg_pp0_iter11_exitcond_reg_5496(ap_pipeline_reg_pp0_iter11_exitcond_reg_5496),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .\core_win_val_1_V_1_fu_148_reg[10] (\core_win_val_1_V_1_fu_148_reg[10] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_core_bkbM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM_0
   (ram_reg,
    WEA,
    ap_condition_1043,
    D,
    ap_enable_reg_pp0_iter3_reg,
    CO,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ap_enable_reg_pp0_iter12_reg,
    ap_enable_reg_pp0_iter11,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ,
    mask_data_stream_0_s_full_n,
    or_cond_i_i_reg_5505,
    gray_data_stream_0_s_empty_n,
    \exitcond_reg_5496_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \core_win_val_1_V_1_fu_148_reg[10] ,
    ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505,
    ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541);
  output [8:0]ram_reg;
  output [0:0]WEA;
  output ap_condition_1043;
  output [8:0]D;
  output ap_enable_reg_pp0_iter3_reg;
  output [0:0]CO;
  input ap_clk;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input ap_enable_reg_pp0_iter12_reg;
  input ap_enable_reg_pp0_iter11;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  input mask_data_stream_0_s_full_n;
  input or_cond_i_i_reg_5505;
  input gray_data_stream_0_s_empty_n;
  input \exitcond_reg_5496_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;
  input ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505;
  input [8:0]ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541;

  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_condition_1043;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [8:0]ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505;
  wire [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;
  wire \exitcond_reg_5496_reg[0] ;
  wire gray_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire or_cond_i_i_reg_5505;
  wire [8:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM_ram FAST_t_opr_core_bkbM_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .DOBDO(ram_reg),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_condition_1043(ap_condition_1043),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .\core_win_val_1_V_1_fu_148_reg[10] (\core_win_val_1_V_1_fu_148_reg[10] ),
        .\exitcond_reg_5496_reg[0] (\exitcond_reg_5496_reg[0] ),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .or_cond_i_i_reg_5505(or_cond_i_i_reg_5505));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM_ram
   (DOBDO,
    WEA,
    ap_condition_1043,
    D,
    ap_enable_reg_pp0_iter3_reg,
    CO,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ap_enable_reg_pp0_iter12_reg,
    ap_enable_reg_pp0_iter11,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ,
    mask_data_stream_0_s_full_n,
    or_cond_i_i_reg_5505,
    gray_data_stream_0_s_empty_n,
    \exitcond_reg_5496_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \core_win_val_1_V_1_fu_148_reg[10] ,
    ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505,
    ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541);
  output [8:0]DOBDO;
  output [0:0]WEA;
  output ap_condition_1043;
  output [8:0]D;
  output ap_enable_reg_pp0_iter3_reg;
  output [0:0]CO;
  input ap_clk;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input ap_enable_reg_pp0_iter12_reg;
  input ap_enable_reg_pp0_iter11;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  input mask_data_stream_0_s_full_n;
  input or_cond_i_i_reg_5505;
  input gray_data_stream_0_s_empty_n;
  input \exitcond_reg_5496_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;
  input ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505;
  input [8:0]ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541;

  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]DOBDO;
  wire [8:0]Q;
  wire \SRL_SIG[0][7]_i_110_n_0 ;
  wire \SRL_SIG[0][7]_i_111_n_0 ;
  wire \SRL_SIG[0][7]_i_112_n_0 ;
  wire \SRL_SIG[0][7]_i_113_n_0 ;
  wire \SRL_SIG[0][7]_i_114_n_0 ;
  wire \SRL_SIG[0][7]_i_115_n_0 ;
  wire \SRL_SIG[0][7]_i_116_n_0 ;
  wire \SRL_SIG[0][7]_i_117_n_0 ;
  wire \SRL_SIG[0][7]_i_50_n_0 ;
  wire \SRL_SIG[0][7]_i_51_n_0 ;
  wire \SRL_SIG[0][7]_i_52_n_0 ;
  wire \SRL_SIG[0][7]_i_53_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_13_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_49_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_49_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_49_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_49_n_3 ;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_condition_1043;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3_i_2_n_0;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [8:0]ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505;
  wire [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;
  wire \exitcond_reg_5496_reg[0] ;
  wire gray_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire or_cond_i_i_reg_5505;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_49_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_110 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [7]),
        .I1(DOBDO[7]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [6]),
        .I3(DOBDO[6]),
        .O(\SRL_SIG[0][7]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_111 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [5]),
        .I1(DOBDO[5]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [4]),
        .I3(DOBDO[4]),
        .O(\SRL_SIG[0][7]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_112 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [3]),
        .I1(DOBDO[3]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [2]),
        .I3(DOBDO[2]),
        .O(\SRL_SIG[0][7]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_113 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [1]),
        .I1(DOBDO[1]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [0]),
        .I3(DOBDO[0]),
        .O(\SRL_SIG[0][7]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_114 
       (.I0(DOBDO[7]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [7]),
        .I2(DOBDO[6]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [6]),
        .O(\SRL_SIG[0][7]_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_115 
       (.I0(DOBDO[5]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [5]),
        .I2(DOBDO[4]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [4]),
        .O(\SRL_SIG[0][7]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_116 
       (.I0(DOBDO[3]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [3]),
        .I2(DOBDO[2]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [2]),
        .O(\SRL_SIG[0][7]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_117 
       (.I0(DOBDO[1]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [1]),
        .I2(DOBDO[0]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [0]),
        .O(\SRL_SIG[0][7]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_50 
       (.I0(DOBDO[8]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .O(\SRL_SIG[0][7]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_51 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .I1(DOBDO[8]),
        .O(\SRL_SIG[0][7]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_52 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .I1(DOBDO[8]),
        .O(\SRL_SIG[0][7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_53 
       (.I0(DOBDO[8]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .O(\SRL_SIG[0][7]_i_53_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_13 
       (.CI(\SRL_SIG_reg[0][7]_i_49_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_13_CO_UNCONNECTED [3:2],CO,\SRL_SIG_reg[0][7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_50_n_0 ,\SRL_SIG[0][7]_i_51_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_52_n_0 ,\SRL_SIG[0][7]_i_53_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_49 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_49_n_0 ,\SRL_SIG_reg[0][7]_i_49_n_1 ,\SRL_SIG_reg[0][7]_i_49_n_2 ,\SRL_SIG_reg[0][7]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_110_n_0 ,\SRL_SIG[0][7]_i_111_n_0 ,\SRL_SIG[0][7]_i_112_n_0 ,\SRL_SIG[0][7]_i_113_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_49_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_114_n_0 ,\SRL_SIG[0][7]_i_115_n_0 ,\SRL_SIG[0][7]_i_116_n_0 ,\SRL_SIG[0][7]_i_117_n_0 }));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(mask_data_stream_0_s_full_n),
        .I3(ap_enable_reg_pp0_iter3_i_2_n_0),
        .I4(or_cond_i_i_reg_5505),
        .I5(gray_data_stream_0_s_empty_n),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(\exitcond_reg_5496_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(ap_enable_reg_pp0_iter3_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2943" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ap_condition_1043),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__1
       (.I0(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[8]),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .O(ap_condition_1043));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[7]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(ap_enable_reg_pp0_iter12_reg),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__1
       (.I0(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__0
       (.I0(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__0
       (.I0(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__0
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[3]),
        .I1(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__0
       (.I0(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .I1(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__0
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[1]),
        .I1(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(ap_phi_precharge_reg_pp0_iter12_core_1_i_i_reg_541[0]),
        .I1(ap_pipeline_reg_pp0_iter11_or_cond_i_i_reg_5505),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_core_bkbM_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_core_bkbM_ram_58
   (DOBDO,
    E,
    CO,
    ap_clk,
    ap_condition_1043,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ,
    ap_enable_reg_pp0_iter12_reg,
    ap_pipeline_reg_pp0_iter11_exitcond_reg_5496,
    \core_win_val_1_V_1_fu_148_reg[10] );
  output [8:0]DOBDO;
  output [0:0]E;
  output [0:0]CO;
  input ap_clk;
  input ap_condition_1043;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [8:0]ram_reg_0;
  input [0:0]WEA;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  input ap_enable_reg_pp0_iter12_reg;
  input ap_pipeline_reg_pp0_iter11_exitcond_reg_5496;
  input [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;

  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [8:0]Q;
  wire \SRL_SIG[0][7]_i_20_n_0 ;
  wire \SRL_SIG[0][7]_i_21_n_0 ;
  wire \SRL_SIG[0][7]_i_22_n_0 ;
  wire \SRL_SIG[0][7]_i_23_n_0 ;
  wire \SRL_SIG[0][7]_i_62_n_0 ;
  wire \SRL_SIG[0][7]_i_63_n_0 ;
  wire \SRL_SIG[0][7]_i_64_n_0 ;
  wire \SRL_SIG[0][7]_i_65_n_0 ;
  wire \SRL_SIG[0][7]_i_66_n_0 ;
  wire \SRL_SIG[0][7]_i_67_n_0 ;
  wire \SRL_SIG[0][7]_i_68_n_0 ;
  wire \SRL_SIG[0][7]_i_69_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_19_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_19_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_19_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_19_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_7_n_3 ;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_condition_1043;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_pipeline_reg_pp0_iter11_exitcond_reg_5496;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire [8:0]\core_win_val_1_V_1_fu_148_reg[10] ;
  wire [8:0]ram_reg_0;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_7_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_20 
       (.I0(DOBDO[8]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .O(\SRL_SIG[0][7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_21 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .I1(DOBDO[8]),
        .O(\SRL_SIG[0][7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_22 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .I1(DOBDO[8]),
        .O(\SRL_SIG[0][7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_23 
       (.I0(DOBDO[8]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [8]),
        .O(\SRL_SIG[0][7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_62 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [7]),
        .I1(DOBDO[7]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [6]),
        .I3(DOBDO[6]),
        .O(\SRL_SIG[0][7]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_63 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [5]),
        .I1(DOBDO[5]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [4]),
        .I3(DOBDO[4]),
        .O(\SRL_SIG[0][7]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_64 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [3]),
        .I1(DOBDO[3]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [2]),
        .I3(DOBDO[2]),
        .O(\SRL_SIG[0][7]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \SRL_SIG[0][7]_i_65 
       (.I0(\core_win_val_1_V_1_fu_148_reg[10] [1]),
        .I1(DOBDO[1]),
        .I2(\core_win_val_1_V_1_fu_148_reg[10] [0]),
        .I3(DOBDO[0]),
        .O(\SRL_SIG[0][7]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_66 
       (.I0(DOBDO[7]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [7]),
        .I2(DOBDO[6]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [6]),
        .O(\SRL_SIG[0][7]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_67 
       (.I0(DOBDO[5]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [5]),
        .I2(DOBDO[4]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [4]),
        .O(\SRL_SIG[0][7]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_68 
       (.I0(DOBDO[3]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [3]),
        .I2(DOBDO[2]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [2]),
        .O(\SRL_SIG[0][7]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_69 
       (.I0(DOBDO[1]),
        .I1(\core_win_val_1_V_1_fu_148_reg[10] [1]),
        .I2(DOBDO[0]),
        .I3(\core_win_val_1_V_1_fu_148_reg[10] [0]),
        .O(\SRL_SIG[0][7]_i_69_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_19 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_19_n_0 ,\SRL_SIG_reg[0][7]_i_19_n_1 ,\SRL_SIG_reg[0][7]_i_19_n_2 ,\SRL_SIG_reg[0][7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_62_n_0 ,\SRL_SIG[0][7]_i_63_n_0 ,\SRL_SIG[0][7]_i_64_n_0 ,\SRL_SIG[0][7]_i_65_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_19_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_66_n_0 ,\SRL_SIG[0][7]_i_67_n_0 ,\SRL_SIG[0][7]_i_68_n_0 ,\SRL_SIG[0][7]_i_69_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_7 
       (.CI(\SRL_SIG_reg[0][7]_i_19_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_7_CO_UNCONNECTED [3:2],CO,\SRL_SIG_reg[0][7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\SRL_SIG[0][7]_i_20_n_0 ,\SRL_SIG[0][7]_i_21_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\SRL_SIG[0][7]_i_22_n_0 ,\SRL_SIG[0][7]_i_23_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2943" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:9],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_condition_1043),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_1__0
       (.I0(\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(ap_pipeline_reg_pp0_iter11_exitcond_reg_5496),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg
   (D,
    E,
    ap_clk,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA,
    or_cond_i_i_reg_5505,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_reg_5496_reg[0] ,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 );
  output [7:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [0:0]WEA;
  input or_cond_i_i_reg_5505;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_reg_5496_reg[0] ;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire \exitcond_reg_5496_reg[0] ;
  wire or_cond_i_i_reg_5505;
  wire [7:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_57 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .\exitcond_reg_5496_reg[0] (\exitcond_reg_5496_reg[0] ),
        .or_cond_i_i_reg_5505(or_cond_i_i_reg_5505),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_48
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_56 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_49
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_55 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_50
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_54 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_51
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_53 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_52
   (D,
    ram_reg,
    ADDRBWRADDR,
    WEA,
    ap_clk,
    E,
    Q,
    p_src_data_stream_V_dout,
    \p_4_i_i_reg_529_reg[8] ,
    \exitcond_reg_5496_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    \j_V_reg_5500_reg[8] ,
    ap_enable_reg_pp0_iter0,
    p_33_in);
  output [7:0]D;
  output [0:0]ram_reg;
  output [8:0]ADDRBWRADDR;
  output [0:0]WEA;
  input ap_clk;
  input [0:0]E;
  input [8:0]Q;
  input [7:0]p_src_data_stream_V_dout;
  input [8:0]\p_4_i_i_reg_529_reg[8] ;
  input \exitcond_reg_5496_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [8:0]\j_V_reg_5500_reg[8] ;
  input ap_enable_reg_pp0_iter0;
  input p_33_in;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \exitcond_reg_5496_reg[0] ;
  wire [8:0]\j_V_reg_5500_reg[8] ;
  wire p_33_in;
  wire [8:0]\p_4_i_i_reg_529_reg[8] ;
  wire [7:0]p_src_data_stream_V_dout;
  wire [0:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .\exitcond_reg_5496_reg[0] (\exitcond_reg_5496_reg[0] ),
        .\j_V_reg_5500_reg[8] (\j_V_reg_5500_reg[8] ),
        .p_33_in(p_33_in),
        .\p_4_i_i_reg_529_reg[8] (\p_4_i_i_reg_529_reg[8] ),
        .p_src_data_stream_V_dout(p_src_data_stream_V_dout),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_59
   (DOBDO,
    \src_kernel_win_0_va_6_reg_1086_reg[7] ,
    col_buf_0_val_0_0_fu_603_p3,
    ap_clk,
    p_11_in,
    Q,
    D,
    DIADI,
    \tmp_201_2_i_reg_1011_reg[0] ,
    tmp_32_i_reg_993,
    icmp_reg_1002,
    or_cond_i_i_i_i_reg_1046,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2] ,
    \tmp_75_reg_1022_reg[1] ,
    col_buf_0_val_1_0_fu_621_p3,
    col_buf_0_val_2_0_fu_639_p3,
    tmp_223_i_reg_1015,
    \right_border_buf_0_s_fu_132_reg[7] ,
    \col_assign_1_t_i_reg_1063_reg[1] ,
    brmerge_i_reg_1050);
  output [7:0]DOBDO;
  output [7:0]\src_kernel_win_0_va_6_reg_1086_reg[7] ;
  output [7:0]col_buf_0_val_0_0_fu_603_p3;
  input ap_clk;
  input p_11_in;
  input [8:0]Q;
  input [8:0]D;
  input [0:0]DIADI;
  input \tmp_201_2_i_reg_1011_reg[0] ;
  input tmp_32_i_reg_993;
  input icmp_reg_1002;
  input or_cond_i_i_i_i_reg_1046;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[2] ;
  input [1:0]\tmp_75_reg_1022_reg[1] ;
  input [7:0]col_buf_0_val_1_0_fu_621_p3;
  input [7:0]col_buf_0_val_2_0_fu_639_p3;
  input tmp_223_i_reg_1015;
  input [7:0]\right_border_buf_0_s_fu_132_reg[7] ;
  input [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  input brmerge_i_reg_1050;

  wire [8:0]D;
  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire [8:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_i_reg_1050;
  wire [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  wire [7:0]col_buf_0_val_0_0_fu_603_p3;
  wire [7:0]col_buf_0_val_1_0_fu_621_p3;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire icmp_reg_1002;
  wire or_cond_i_i_i_i_reg_1046;
  wire p_11_in;
  wire [7:0]\right_border_buf_0_s_fu_132_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_6_reg_1086_reg[7] ;
  wire \tmp_201_2_i_reg_1011_reg[0] ;
  wire tmp_223_i_reg_1015;
  wire tmp_32_i_reg_993;
  wire [1:0]\tmp_75_reg_1022_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_64 FAST_t_opr_k_buf_eOg_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_i_reg_1050(brmerge_i_reg_1050),
        .\col_assign_1_t_i_reg_1063_reg[1] (\col_assign_1_t_i_reg_1063_reg[1] ),
        .col_buf_0_val_0_0_fu_603_p3(col_buf_0_val_0_0_fu_603_p3),
        .col_buf_0_val_1_0_fu_621_p3(col_buf_0_val_1_0_fu_621_p3),
        .col_buf_0_val_2_0_fu_639_p3(col_buf_0_val_2_0_fu_639_p3),
        .icmp_reg_1002(icmp_reg_1002),
        .or_cond_i_i_i_i_reg_1046(or_cond_i_i_i_i_reg_1046),
        .p_11_in(p_11_in),
        .\right_border_buf_0_s_fu_132_reg[7] (\right_border_buf_0_s_fu_132_reg[7] ),
        .\src_kernel_win_0_va_6_reg_1086_reg[7] (\src_kernel_win_0_va_6_reg_1086_reg[7] ),
        .\tmp_201_2_i_reg_1011_reg[0] (\tmp_201_2_i_reg_1011_reg[0] ),
        .tmp_223_i_reg_1015(tmp_223_i_reg_1015),
        .tmp_32_i_reg_993(tmp_32_i_reg_993),
        .\tmp_75_reg_1022_reg[1] (\tmp_75_reg_1022_reg[1] ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_60
   (\right_border_buf_0_2_fu_140_reg[7] ,
    \src_kernel_win_0_va_7_reg_1093_reg[7] ,
    col_buf_0_val_1_0_fu_621_p3,
    ap_clk,
    WEA,
    p_11_in,
    Q,
    D,
    ram_reg,
    \row_assign_7_1_t_i_reg_1027_reg[1] ,
    ram_reg_0,
    col_buf_0_val_2_0_fu_639_p3,
    tmp_223_i_reg_1015,
    \right_border_buf_0_2_fu_140_reg[7]_0 ,
    \col_assign_1_t_i_reg_1063_reg[1] ,
    brmerge_i_reg_1050);
  output [7:0]\right_border_buf_0_2_fu_140_reg[7] ;
  output [7:0]\src_kernel_win_0_va_7_reg_1093_reg[7] ;
  output [7:0]col_buf_0_val_1_0_fu_621_p3;
  input ap_clk;
  input [0:0]WEA;
  input p_11_in;
  input [8:0]Q;
  input [8:0]D;
  input [7:0]ram_reg;
  input [1:0]\row_assign_7_1_t_i_reg_1027_reg[1] ;
  input [7:0]ram_reg_0;
  input [7:0]col_buf_0_val_2_0_fu_639_p3;
  input tmp_223_i_reg_1015;
  input [7:0]\right_border_buf_0_2_fu_140_reg[7]_0 ;
  input [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  input brmerge_i_reg_1050;

  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1050;
  wire [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  wire [7:0]col_buf_0_val_1_0_fu_621_p3;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire p_11_in;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_2_fu_140_reg[7] ;
  wire [7:0]\right_border_buf_0_2_fu_140_reg[7]_0 ;
  wire [1:0]\row_assign_7_1_t_i_reg_1027_reg[1] ;
  wire [7:0]\src_kernel_win_0_va_7_reg_1093_reg[7] ;
  wire tmp_223_i_reg_1015;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_63 FAST_t_opr_k_buf_eOg_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1050(brmerge_i_reg_1050),
        .\col_assign_1_t_i_reg_1063_reg[1] (\col_assign_1_t_i_reg_1063_reg[1] ),
        .col_buf_0_val_1_0_fu_621_p3(col_buf_0_val_1_0_fu_621_p3),
        .col_buf_0_val_2_0_fu_639_p3(col_buf_0_val_2_0_fu_639_p3),
        .p_11_in(p_11_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_2_fu_140_reg[7] (\right_border_buf_0_2_fu_140_reg[7] ),
        .\right_border_buf_0_2_fu_140_reg[7]_0 (\right_border_buf_0_2_fu_140_reg[7]_0 ),
        .\row_assign_7_1_t_i_reg_1027_reg[1] (\row_assign_7_1_t_i_reg_1027_reg[1] ),
        .\src_kernel_win_0_va_7_reg_1093_reg[7] (\src_kernel_win_0_va_7_reg_1093_reg[7] ),
        .tmp_223_i_reg_1015(tmp_223_i_reg_1015));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_61
   (WEA,
    p_11_in,
    D,
    p_1_in9_out,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \or_cond_i_i_i_i_reg_1046_reg[0] ,
    ram_reg_2,
    ap_NS_fsm6,
    k_buf_0_val_4_d11,
    src_kernel_win_0_va_8_fu_708_p3,
    \temp_0_i_i_i_059_i_1_reg_1100_reg[7] ,
    col_buf_0_val_2_0_fu_639_p3,
    ap_clk,
    Q,
    ram_reg_3,
    \p_027_0_i_i_i_reg_239_reg[8] ,
    tmp_i_reg_950,
    CO,
    \tmp_201_i_reg_1007_reg[0] ,
    tmp_32_i_reg_993,
    icmp_reg_1002,
    or_cond_i_i_i_i_reg_1046,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter3_reg,
    ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082,
    dmask_data_stream_0_full_n,
    mask_data_stream_0_s_empty_n,
    \src_kernel_win_0_va_5_fu_128_reg[7] ,
    \src_kernel_win_0_va_4_fu_124_reg[7] ,
    \src_kernel_win_0_va_4_fu_124_reg[7]_0 ,
    ram_reg_4,
    ram_reg_5,
    \row_assign_7_2_t_i_reg_1032_reg[1] ,
    tmp_223_i_reg_1015,
    \right_border_buf_0_1_fu_136_reg[7] ,
    \col_assign_1_t_i_reg_1063_reg[1] ,
    brmerge_i_reg_1050);
  output [0:0]WEA;
  output p_11_in;
  output [8:0]D;
  output p_1_in9_out;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output \or_cond_i_i_i_i_reg_1046_reg[0] ;
  output ram_reg_2;
  output ap_NS_fsm6;
  output k_buf_0_val_4_d11;
  output [7:0]src_kernel_win_0_va_8_fu_708_p3;
  output [7:0]\temp_0_i_i_i_059_i_1_reg_1100_reg[7] ;
  output [7:0]col_buf_0_val_2_0_fu_639_p3;
  input ap_clk;
  input [8:0]Q;
  input [7:0]ram_reg_3;
  input [8:0]\p_027_0_i_i_i_reg_239_reg[8] ;
  input [8:0]tmp_i_reg_950;
  input [0:0]CO;
  input \tmp_201_i_reg_1007_reg[0] ;
  input tmp_32_i_reg_993;
  input icmp_reg_1002;
  input or_cond_i_i_i_i_reg_1046;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter3_reg;
  input ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082;
  input dmask_data_stream_0_full_n;
  input mask_data_stream_0_s_empty_n;
  input [7:0]\src_kernel_win_0_va_5_fu_128_reg[7] ;
  input [7:0]\src_kernel_win_0_va_4_fu_124_reg[7] ;
  input [0:0]\src_kernel_win_0_va_4_fu_124_reg[7]_0 ;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [1:0]\row_assign_7_2_t_i_reg_1032_reg[1] ;
  input tmp_223_i_reg_1015;
  input [7:0]\right_border_buf_0_1_fu_136_reg[7] ;
  input [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  input brmerge_i_reg_1050;

  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082;
  wire brmerge_i_reg_1050;
  wire [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire dmask_data_stream_0_full_n;
  wire icmp_reg_1002;
  wire k_buf_0_val_4_d11;
  wire mask_data_stream_0_s_empty_n;
  wire or_cond_i_i_i_i_reg_1046;
  wire \or_cond_i_i_i_i_reg_1046_reg[0] ;
  wire [8:0]\p_027_0_i_i_i_reg_239_reg[8] ;
  wire p_11_in;
  wire p_1_in9_out;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]\right_border_buf_0_1_fu_136_reg[7] ;
  wire [1:0]\row_assign_7_2_t_i_reg_1032_reg[1] ;
  wire [7:0]\src_kernel_win_0_va_4_fu_124_reg[7] ;
  wire [0:0]\src_kernel_win_0_va_4_fu_124_reg[7]_0 ;
  wire [7:0]\src_kernel_win_0_va_5_fu_128_reg[7] ;
  wire [7:0]src_kernel_win_0_va_8_fu_708_p3;
  wire [7:0]\temp_0_i_i_i_059_i_1_reg_1100_reg[7] ;
  wire \tmp_201_i_reg_1007_reg[0] ;
  wire tmp_223_i_reg_1015;
  wire tmp_32_i_reg_993;
  wire [8:0]tmp_i_reg_950;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_62 FAST_t_opr_k_buf_eOg_ram_U
       (.CO(CO),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .brmerge_i_reg_1050(brmerge_i_reg_1050),
        .\col_assign_1_t_i_reg_1063_reg[1] (\col_assign_1_t_i_reg_1063_reg[1] ),
        .col_buf_0_val_2_0_fu_639_p3(col_buf_0_val_2_0_fu_639_p3),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .icmp_reg_1002(icmp_reg_1002),
        .k_buf_0_val_4_d11(k_buf_0_val_4_d11),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .or_cond_i_i_i_i_reg_1046(or_cond_i_i_i_i_reg_1046),
        .\or_cond_i_i_i_i_reg_1046_reg[0] (p_1_in9_out),
        .\or_cond_i_i_i_i_reg_1046_reg[0]_0 (\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .\p_027_0_i_i_i_reg_239_reg[8] (\p_027_0_i_i_i_reg_239_reg[8] ),
        .p_11_in(p_11_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\right_border_buf_0_1_fu_136_reg[7] (\right_border_buf_0_1_fu_136_reg[7] ),
        .\row_assign_7_2_t_i_reg_1032_reg[1] (\row_assign_7_2_t_i_reg_1032_reg[1] ),
        .\src_kernel_win_0_va_4_fu_124_reg[0] (src_kernel_win_0_va_8_fu_708_p3[0]),
        .\src_kernel_win_0_va_4_fu_124_reg[1] (src_kernel_win_0_va_8_fu_708_p3[1]),
        .\src_kernel_win_0_va_4_fu_124_reg[2] (src_kernel_win_0_va_8_fu_708_p3[2]),
        .\src_kernel_win_0_va_4_fu_124_reg[3] (src_kernel_win_0_va_8_fu_708_p3[3]),
        .\src_kernel_win_0_va_4_fu_124_reg[4] (src_kernel_win_0_va_8_fu_708_p3[4]),
        .\src_kernel_win_0_va_4_fu_124_reg[5] (src_kernel_win_0_va_8_fu_708_p3[5]),
        .\src_kernel_win_0_va_4_fu_124_reg[6] (src_kernel_win_0_va_8_fu_708_p3[6]),
        .\src_kernel_win_0_va_4_fu_124_reg[7] (src_kernel_win_0_va_8_fu_708_p3[7]),
        .\src_kernel_win_0_va_4_fu_124_reg[7]_0 (\src_kernel_win_0_va_4_fu_124_reg[7] ),
        .\src_kernel_win_0_va_4_fu_124_reg[7]_1 (\src_kernel_win_0_va_4_fu_124_reg[7]_0 ),
        .\src_kernel_win_0_va_5_fu_128_reg[7] (\src_kernel_win_0_va_5_fu_128_reg[7] ),
        .\temp_0_i_i_i_059_i_1_reg_1100_reg[7] (\temp_0_i_i_i_059_i_1_reg_1100_reg[7] ),
        .\tmp_201_i_reg_1007_reg[0] (\tmp_201_i_reg_1007_reg[0] ),
        .tmp_223_i_reg_1015(tmp_223_i_reg_1015),
        .tmp_32_i_reg_993(tmp_32_i_reg_993),
        .tmp_i_reg_950(tmp_i_reg_950));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram
   (D,
    ram_reg_0,
    ADDRBWRADDR,
    WEA,
    ap_clk,
    E,
    Q,
    p_src_data_stream_V_dout,
    \p_4_i_i_reg_529_reg[8] ,
    \exitcond_reg_5496_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    \j_V_reg_5500_reg[8] ,
    ap_enable_reg_pp0_iter0,
    p_33_in);
  output [7:0]D;
  output [0:0]ram_reg_0;
  output [8:0]ADDRBWRADDR;
  output [0:0]WEA;
  input ap_clk;
  input [0:0]E;
  input [8:0]Q;
  input [7:0]p_src_data_stream_V_dout;
  input [8:0]\p_4_i_i_reg_529_reg[8] ;
  input \exitcond_reg_5496_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [8:0]\j_V_reg_5500_reg[8] ;
  input ap_enable_reg_pp0_iter0;
  input p_33_in;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \exitcond_reg_5496_reg[0] ;
  wire [8:0]\j_V_reg_5500_reg[8] ;
  wire p_33_in;
  wire [8:0]\p_4_i_i_reg_529_reg[8] ;
  wire [7:0]p_src_data_stream_V_dout;
  wire [0:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_src_data_stream_V_dout}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_10
       (.I0(\p_4_i_i_reg_529_reg[8] [1]),
        .I1(\exitcond_reg_5496_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\j_V_reg_5500_reg[8] [1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_11
       (.I0(\p_4_i_i_reg_529_reg[8] [0]),
        .I1(\exitcond_reg_5496_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\j_V_reg_5500_reg[8] [0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(p_33_in),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_33_in),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_3
       (.I0(\j_V_reg_5500_reg[8] [8]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\p_4_i_i_reg_529_reg[8] [8]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_4
       (.I0(\j_V_reg_5500_reg[8] [7]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\p_4_i_i_reg_529_reg[8] [7]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_5
       (.I0(\j_V_reg_5500_reg[8] [6]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\p_4_i_i_reg_529_reg[8] [6]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_6
       (.I0(\j_V_reg_5500_reg[8] [5]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\p_4_i_i_reg_529_reg[8] [5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_7
       (.I0(\j_V_reg_5500_reg[8] [4]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\p_4_i_i_reg_529_reg[8] [4]),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_8
       (.I0(\j_V_reg_5500_reg[8] [3]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\p_4_i_i_reg_529_reg[8] [3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_9
       (.I0(\p_4_i_i_reg_529_reg[8] [2]),
        .I1(\exitcond_reg_5496_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\j_V_reg_5500_reg[8] [2]),
        .O(ADDRBWRADDR[2]));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_53
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_54
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_55
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_56
   (D,
    ap_clk,
    E,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input ap_clk;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_57
   (D,
    E,
    ap_clk,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    or_cond_i_i_reg_5505,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_reg_5496_reg[0] ,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 );
  output [7:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]ap_enable_reg_pp0_iter0_reg;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input or_cond_i_i_reg_5505;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_reg_5496_reg[0] ;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;

  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire \exitcond_reg_5496_reg[0] ;
  wire or_cond_i_i_reg_5505;
  wire [7:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_1
       (.I0(or_cond_i_i_reg_5505),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\exitcond_reg_5496_reg[0] ),
        .I4(\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_62
   (WEA,
    p_11_in,
    D,
    \or_cond_i_i_i_i_reg_1046_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \or_cond_i_i_i_i_reg_1046_reg[0]_0 ,
    ram_reg_3,
    ap_NS_fsm6,
    k_buf_0_val_4_d11,
    \src_kernel_win_0_va_4_fu_124_reg[6] ,
    \src_kernel_win_0_va_4_fu_124_reg[7] ,
    \temp_0_i_i_i_059_i_1_reg_1100_reg[7] ,
    col_buf_0_val_2_0_fu_639_p3,
    \src_kernel_win_0_va_4_fu_124_reg[4] ,
    \src_kernel_win_0_va_4_fu_124_reg[5] ,
    \src_kernel_win_0_va_4_fu_124_reg[2] ,
    \src_kernel_win_0_va_4_fu_124_reg[3] ,
    \src_kernel_win_0_va_4_fu_124_reg[0] ,
    \src_kernel_win_0_va_4_fu_124_reg[1] ,
    ap_clk,
    Q,
    ram_reg_4,
    \p_027_0_i_i_i_reg_239_reg[8] ,
    tmp_i_reg_950,
    CO,
    \tmp_201_i_reg_1007_reg[0] ,
    tmp_32_i_reg_993,
    icmp_reg_1002,
    or_cond_i_i_i_i_reg_1046,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter3_reg,
    ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082,
    dmask_data_stream_0_full_n,
    mask_data_stream_0_s_empty_n,
    \src_kernel_win_0_va_5_fu_128_reg[7] ,
    \src_kernel_win_0_va_4_fu_124_reg[7]_0 ,
    \src_kernel_win_0_va_4_fu_124_reg[7]_1 ,
    ram_reg_5,
    ram_reg_6,
    \row_assign_7_2_t_i_reg_1032_reg[1] ,
    tmp_223_i_reg_1015,
    \right_border_buf_0_1_fu_136_reg[7] ,
    \col_assign_1_t_i_reg_1063_reg[1] ,
    brmerge_i_reg_1050);
  output [0:0]WEA;
  output p_11_in;
  output [8:0]D;
  output \or_cond_i_i_i_i_reg_1046_reg[0] ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output \or_cond_i_i_i_i_reg_1046_reg[0]_0 ;
  output ram_reg_3;
  output ap_NS_fsm6;
  output k_buf_0_val_4_d11;
  output \src_kernel_win_0_va_4_fu_124_reg[6] ;
  output \src_kernel_win_0_va_4_fu_124_reg[7] ;
  output [7:0]\temp_0_i_i_i_059_i_1_reg_1100_reg[7] ;
  output [7:0]col_buf_0_val_2_0_fu_639_p3;
  output \src_kernel_win_0_va_4_fu_124_reg[4] ;
  output \src_kernel_win_0_va_4_fu_124_reg[5] ;
  output \src_kernel_win_0_va_4_fu_124_reg[2] ;
  output \src_kernel_win_0_va_4_fu_124_reg[3] ;
  output \src_kernel_win_0_va_4_fu_124_reg[0] ;
  output \src_kernel_win_0_va_4_fu_124_reg[1] ;
  input ap_clk;
  input [8:0]Q;
  input [7:0]ram_reg_4;
  input [8:0]\p_027_0_i_i_i_reg_239_reg[8] ;
  input [8:0]tmp_i_reg_950;
  input [0:0]CO;
  input \tmp_201_i_reg_1007_reg[0] ;
  input tmp_32_i_reg_993;
  input icmp_reg_1002;
  input or_cond_i_i_i_i_reg_1046;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter3_reg;
  input ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082;
  input dmask_data_stream_0_full_n;
  input mask_data_stream_0_s_empty_n;
  input [7:0]\src_kernel_win_0_va_5_fu_128_reg[7] ;
  input [7:0]\src_kernel_win_0_va_4_fu_124_reg[7]_0 ;
  input [0:0]\src_kernel_win_0_va_4_fu_124_reg[7]_1 ;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input [1:0]\row_assign_7_2_t_i_reg_1032_reg[1] ;
  input tmp_223_i_reg_1015;
  input [7:0]\right_border_buf_0_1_fu_136_reg[7] ;
  input [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  input brmerge_i_reg_1050;

  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082;
  wire brmerge_i_reg_1050;
  wire [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire dmask_data_stream_0_full_n;
  wire icmp_reg_1002;
  wire k_buf_0_val_4_d11;
  wire [7:0]k_buf_0_val_5_q0;
  wire mask_data_stream_0_s_empty_n;
  wire or_cond_i_i_i_i_reg_1046;
  wire \or_cond_i_i_i_i_reg_1046_reg[0] ;
  wire \or_cond_i_i_i_i_reg_1046_reg[0]_0 ;
  wire [8:0]\p_027_0_i_i_i_reg_239_reg[8] ;
  wire p_11_in;
  wire p_1_in;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire ram_reg_i_19_n_0;
  wire [7:0]\right_border_buf_0_1_fu_136_reg[7] ;
  wire [1:0]\row_assign_7_2_t_i_reg_1032_reg[1] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[0] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[1] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[2] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[3] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[4] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[5] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[6] ;
  wire \src_kernel_win_0_va_4_fu_124_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_4_fu_124_reg[7]_0 ;
  wire [0:0]\src_kernel_win_0_va_4_fu_124_reg[7]_1 ;
  wire [7:0]\src_kernel_win_0_va_5_fu_128_reg[7] ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_12_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_13_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_22_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_23_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_24_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_25_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_26_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_27_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_28_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_29_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_6_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100[7]_i_9_n_0 ;
  wire [7:0]\temp_0_i_i_i_059_i_1_reg_1100_reg[7] ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_n_3 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_1 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_2 ;
  wire \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_3 ;
  wire \tmp_201_i_reg_1007_reg[0] ;
  wire tmp_223_i_reg_1015;
  wire tmp_32_i_reg_993;
  wire [8:0]tmp_i_reg_950;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAAEA)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\ap_CS_fsm[2]_i_6_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_pipeline_reg_pp0_iter2_or_cond_i_i_i_reg_1082),
        .I3(dmask_data_stream_0_full_n),
        .O(ap_NS_fsm6));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h40400040)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(mask_data_stream_0_s_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(or_cond_i_i_i_i_reg_1046),
        .I3(icmp_reg_1002),
        .I4(tmp_32_i_reg_993),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \or_cond_i_i_i_i_reg_1046[0]_i_1 
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [7]),
        .I1(\or_cond_i_i_i_i_reg_1046_reg[0]_0 ),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [6]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [8]),
        .I4(CO),
        .O(\or_cond_i_i_i_i_reg_1046_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,D,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(p_11_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF909090)) 
    ram_reg_i_10__0
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I1(\p_027_0_i_i_i_reg_239_reg[8] [1]),
        .I2(\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .I3(tmp_i_reg_950[1]),
        .I4(ram_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__1
       (.I0(tmp_32_i_reg_993),
        .I1(icmp_reg_1002),
        .O(k_buf_0_val_4_d11));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_i_11__0
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I1(\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .I2(tmp_i_reg_950[0]),
        .I3(ram_reg_0),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_13
       (.I0(ap_NS_fsm6),
        .I1(\ap_CS_fsm_reg[2] ),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_15
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [4]),
        .I1(\p_027_0_i_i_i_reg_239_reg[8] [2]),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [1]),
        .I4(\p_027_0_i_i_i_reg_239_reg[8] [3]),
        .I5(\p_027_0_i_i_i_reg_239_reg[8] [5]),
        .O(\or_cond_i_i_i_i_reg_1046_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    ram_reg_i_16
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [4]),
        .I1(\p_027_0_i_i_i_reg_239_reg[8] [2]),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [1]),
        .I4(\p_027_0_i_i_i_reg_239_reg[8] [3]),
        .I5(\p_027_0_i_i_i_reg_239_reg[8] [5]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_17
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [7]),
        .I1(\or_cond_i_i_i_i_reg_1046_reg[0]_0 ),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [6]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [8]),
        .I4(CO),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    ram_reg_i_18
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [3]),
        .I1(\p_027_0_i_i_i_reg_239_reg[8] [1]),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [2]),
        .I4(\p_027_0_i_i_i_reg_239_reg[8] [4]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    ram_reg_i_19
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [2]),
        .I1(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [1]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [3]),
        .O(ram_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h00000000CA000000)) 
    ram_reg_i_1__3
       (.I0(\tmp_201_i_reg_1007_reg[0] ),
        .I1(tmp_32_i_reg_993),
        .I2(icmp_reg_1002),
        .I3(or_cond_i_i_i_i_reg_1046),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ram_reg_3),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_3),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E220)) 
    ram_reg_i_3__2
       (.I0(tmp_i_reg_950[8]),
        .I1(CO),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [8]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [6]),
        .I4(\or_cond_i_i_i_i_reg_1046_reg[0]_0 ),
        .I5(\p_027_0_i_i_i_reg_239_reg[8] [7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEEEEEE22222222E0)) 
    ram_reg_i_4__1
       (.I0(tmp_i_reg_950[7]),
        .I1(CO),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [8]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [6]),
        .I4(\or_cond_i_i_i_i_reg_1046_reg[0]_0 ),
        .I5(\p_027_0_i_i_i_reg_239_reg[8] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEE2222EEEE2222E0)) 
    ram_reg_i_5__1
       (.I0(tmp_i_reg_950[6]),
        .I1(CO),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [8]),
        .I3(\p_027_0_i_i_i_reg_239_reg[8] [6]),
        .I4(\or_cond_i_i_i_i_reg_1046_reg[0]_0 ),
        .I5(\p_027_0_i_i_i_reg_239_reg[8] [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_i_6__1
       (.I0(ram_reg_2),
        .I1(\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .I2(tmp_i_reg_950[5]),
        .I3(ram_reg_0),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_i_7__1
       (.I0(ram_reg_1),
        .I1(\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .I2(tmp_i_reg_950[4]),
        .I3(ram_reg_0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_i_8__1
       (.I0(ram_reg_i_19_n_0),
        .I1(\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .I2(tmp_i_reg_950[3]),
        .I3(ram_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFE100E100E100)) 
    ram_reg_i_9__1
       (.I0(\p_027_0_i_i_i_reg_239_reg[8] [1]),
        .I1(\p_027_0_i_i_i_reg_239_reg[8] [0]),
        .I2(\p_027_0_i_i_i_reg_239_reg[8] [2]),
        .I3(\or_cond_i_i_i_i_reg_1046_reg[0] ),
        .I4(tmp_i_reg_950[2]),
        .I5(ram_reg_0),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [0]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[0]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [1]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [2]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [3]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [4]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [5]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [6]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[6]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_1_fu_136[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(\right_border_buf_0_1_fu_136_reg[7] [7]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_2_0_fu_639_p3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[0]),
        .I1(ram_reg_5[0]),
        .I2(ram_reg_6[0]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[1]),
        .I1(ram_reg_5[1]),
        .I2(ram_reg_6[1]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[2]),
        .I1(ram_reg_5[2]),
        .I2(ram_reg_6[2]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[3]),
        .I1(ram_reg_5[3]),
        .I2(ram_reg_6[3]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[4]),
        .I1(ram_reg_5[4]),
        .I2(ram_reg_6[4]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[5]),
        .I1(ram_reg_5[5]),
        .I2(ram_reg_6[5]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[6]_i_1 
       (.I0(col_buf_0_val_2_0_fu_639_p3[6]),
        .I1(ram_reg_5[6]),
        .I2(ram_reg_6[6]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \src_kernel_win_0_va_4_fu_124[7]_i_2 
       (.I0(col_buf_0_val_2_0_fu_639_p3[7]),
        .I1(ram_reg_5[7]),
        .I2(ram_reg_6[7]),
        .I3(\row_assign_7_2_t_i_reg_1032_reg[1] [0]),
        .I4(tmp_223_i_reg_1015),
        .I5(\row_assign_7_2_t_i_reg_1032_reg[1] [1]),
        .O(\src_kernel_win_0_va_4_fu_124_reg[7] ));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[0]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [0]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [0]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[0] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[1]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [1]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [1]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[1] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[2]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [2]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [2]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[2] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[3]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [3]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [3]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[3] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[4]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [4]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [4]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[4] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[5]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [5]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [5]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[5] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[6]_i_1 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [6]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [6]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[6] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [6]));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_10 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[7] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[6] ),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [6]),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [7]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_11 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[5] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[4] ),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [4]),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [5]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_12 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[3] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[2] ),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [2]),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [3]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_13 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[1] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[0] ),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [0]),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [1]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_2 
       (.I0(\src_kernel_win_0_va_5_fu_128_reg[7] [7]),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [7]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7] ),
        .I3(p_1_in),
        .I4(\src_kernel_win_0_va_4_fu_124_reg[7]_1 ),
        .I5(\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ),
        .O(\temp_0_i_i_i_059_i_1_reg_1100_reg[7] [7]));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_22 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[6] ),
        .I1(\src_kernel_win_0_va_5_fu_128_reg[7] [7]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7] ),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [6]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_23 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[4] ),
        .I1(\src_kernel_win_0_va_5_fu_128_reg[7] [5]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[5] ),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [4]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_24 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[2] ),
        .I1(\src_kernel_win_0_va_5_fu_128_reg[7] [3]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[3] ),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [2]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_25 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[0] ),
        .I1(\src_kernel_win_0_va_5_fu_128_reg[7] [1]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[1] ),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [0]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_26 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[7] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[6] ),
        .I2(\src_kernel_win_0_va_5_fu_128_reg[7] [6]),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [7]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_27 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[5] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[4] ),
        .I2(\src_kernel_win_0_va_5_fu_128_reg[7] [4]),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [5]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_28 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[3] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[2] ),
        .I2(\src_kernel_win_0_va_5_fu_128_reg[7] [2]),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [3]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_29 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[1] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[0] ),
        .I2(\src_kernel_win_0_va_5_fu_128_reg[7] [0]),
        .I3(\src_kernel_win_0_va_5_fu_128_reg[7] [1]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_6 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[6] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [7]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[7] ),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [6]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_7 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[4] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [5]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[5] ),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [4]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_8 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[2] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [3]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[3] ),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [2]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h30B2)) 
    \temp_0_i_i_i_059_i_1_reg_1100[7]_i_9 
       (.I0(\src_kernel_win_0_va_4_fu_124_reg[0] ),
        .I1(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [1]),
        .I2(\src_kernel_win_0_va_4_fu_124_reg[1] ),
        .I3(\src_kernel_win_0_va_4_fu_124_reg[7]_0 [0]),
        .O(\temp_0_i_i_i_059_i_1_reg_1100[7]_i_9_n_0 ));
  CARRY4 \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3 
       (.CI(1'b0),
        .CO({p_1_in,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_1_reg_1100[7]_i_6_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_7_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_9_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_1_reg_1100[7]_i_10_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_11_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_12_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_13_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_1 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_2 ,\temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_1_reg_1100[7]_i_22_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_23_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_24_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_25_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_1_reg_1100_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_1_reg_1100[7]_i_26_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_27_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_28_n_0 ,\temp_0_i_i_i_059_i_1_reg_1100[7]_i_29_n_0 }));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_63
   (\right_border_buf_0_2_fu_140_reg[7] ,
    \src_kernel_win_0_va_7_reg_1093_reg[7] ,
    col_buf_0_val_1_0_fu_621_p3,
    ap_clk,
    WEA,
    p_11_in,
    Q,
    D,
    ram_reg_0,
    \row_assign_7_1_t_i_reg_1027_reg[1] ,
    ram_reg_1,
    col_buf_0_val_2_0_fu_639_p3,
    tmp_223_i_reg_1015,
    \right_border_buf_0_2_fu_140_reg[7]_0 ,
    \col_assign_1_t_i_reg_1063_reg[1] ,
    brmerge_i_reg_1050);
  output [7:0]\right_border_buf_0_2_fu_140_reg[7] ;
  output [7:0]\src_kernel_win_0_va_7_reg_1093_reg[7] ;
  output [7:0]col_buf_0_val_1_0_fu_621_p3;
  input ap_clk;
  input [0:0]WEA;
  input p_11_in;
  input [8:0]Q;
  input [8:0]D;
  input [7:0]ram_reg_0;
  input [1:0]\row_assign_7_1_t_i_reg_1027_reg[1] ;
  input [7:0]ram_reg_1;
  input [7:0]col_buf_0_val_2_0_fu_639_p3;
  input tmp_223_i_reg_1015;
  input [7:0]\right_border_buf_0_2_fu_140_reg[7]_0 ;
  input [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  input brmerge_i_reg_1050;

  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1050;
  wire [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  wire [7:0]col_buf_0_val_1_0_fu_621_p3;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire p_11_in;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_2_fu_140_reg[7] ;
  wire [7:0]\right_border_buf_0_2_fu_140_reg[7]_0 ;
  wire [1:0]\row_assign_7_1_t_i_reg_1027_reg[1] ;
  wire [7:0]\src_kernel_win_0_va_7_reg_1093_reg[7] ;
  wire tmp_223_i_reg_1015;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,D,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_2_fu_140_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(p_11_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[0]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [0]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [0]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[0]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[1]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [1]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [1]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[2]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [2]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [2]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[3]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [3]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [3]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[4]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [4]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [4]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[5]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [5]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [5]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[6]_i_1 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [6]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [6]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[6]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_2_fu_140[7]_i_2 
       (.I0(\right_border_buf_0_2_fu_140_reg[7] [7]),
        .I1(\right_border_buf_0_2_fu_140_reg[7]_0 [7]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_1_0_fu_621_p3[7]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[0]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[0]),
        .I2(ram_reg_1[0]),
        .I3(col_buf_0_val_2_0_fu_639_p3[0]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[1]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[1]),
        .I2(ram_reg_1[1]),
        .I3(col_buf_0_val_2_0_fu_639_p3[1]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[2]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[2]),
        .I2(ram_reg_1[2]),
        .I3(col_buf_0_val_2_0_fu_639_p3[2]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[3]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[3]),
        .I2(ram_reg_1[3]),
        .I3(col_buf_0_val_2_0_fu_639_p3[3]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[4]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[4]),
        .I2(ram_reg_1[4]),
        .I3(col_buf_0_val_2_0_fu_639_p3[4]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[5]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[5]),
        .I2(ram_reg_1[5]),
        .I3(col_buf_0_val_2_0_fu_639_p3[5]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[6]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[6]),
        .I2(ram_reg_1[6]),
        .I3(col_buf_0_val_2_0_fu_639_p3[6]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFF00D8D8CCCCCCCC)) 
    \src_kernel_win_0_va_7_reg_1093[7]_i_1 
       (.I0(\row_assign_7_1_t_i_reg_1027_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_621_p3[7]),
        .I2(ram_reg_1[7]),
        .I3(col_buf_0_val_2_0_fu_639_p3[7]),
        .I4(\row_assign_7_1_t_i_reg_1027_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_7_reg_1093_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr_k_buf_eOg_ram_64
   (DOBDO,
    \src_kernel_win_0_va_6_reg_1086_reg[7] ,
    col_buf_0_val_0_0_fu_603_p3,
    ap_clk,
    p_11_in,
    Q,
    D,
    DIADI,
    \tmp_201_2_i_reg_1011_reg[0] ,
    tmp_32_i_reg_993,
    icmp_reg_1002,
    or_cond_i_i_i_i_reg_1046,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2] ,
    \tmp_75_reg_1022_reg[1] ,
    col_buf_0_val_1_0_fu_621_p3,
    col_buf_0_val_2_0_fu_639_p3,
    tmp_223_i_reg_1015,
    \right_border_buf_0_s_fu_132_reg[7] ,
    \col_assign_1_t_i_reg_1063_reg[1] ,
    brmerge_i_reg_1050);
  output [7:0]DOBDO;
  output [7:0]\src_kernel_win_0_va_6_reg_1086_reg[7] ;
  output [7:0]col_buf_0_val_0_0_fu_603_p3;
  input ap_clk;
  input p_11_in;
  input [8:0]Q;
  input [8:0]D;
  input [0:0]DIADI;
  input \tmp_201_2_i_reg_1011_reg[0] ;
  input tmp_32_i_reg_993;
  input icmp_reg_1002;
  input or_cond_i_i_i_i_reg_1046;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[2] ;
  input [1:0]\tmp_75_reg_1022_reg[1] ;
  input [7:0]col_buf_0_val_1_0_fu_621_p3;
  input [7:0]col_buf_0_val_2_0_fu_639_p3;
  input tmp_223_i_reg_1015;
  input [7:0]\right_border_buf_0_s_fu_132_reg[7] ;
  input [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  input brmerge_i_reg_1050;

  wire [8:0]D;
  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire [8:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_i_reg_1050;
  wire [1:0]\col_assign_1_t_i_reg_1063_reg[1] ;
  wire [7:0]col_buf_0_val_0_0_fu_603_p3;
  wire [7:0]col_buf_0_val_1_0_fu_621_p3;
  wire [7:0]col_buf_0_val_2_0_fu_639_p3;
  wire icmp_reg_1002;
  wire k_buf_0_val_3_ce1;
  wire or_cond_i_i_i_i_reg_1046;
  wire p_11_in;
  wire [7:0]\right_border_buf_0_s_fu_132_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_6_reg_1086_reg[7] ;
  wire \tmp_201_2_i_reg_1011_reg[0] ;
  wire tmp_223_i_reg_1015;
  wire tmp_32_i_reg_993;
  wire [1:0]\tmp_75_reg_1022_reg[1] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,D,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,DIADI,DIADI,DIADI,DIADI,DIADI,DIADI,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(p_11_in),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,k_buf_0_val_3_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h00000000CA000000)) 
    ram_reg_i_1__2
       (.I0(\tmp_201_2_i_reg_1011_reg[0] ),
        .I1(tmp_32_i_reg_993),
        .I2(icmp_reg_1002),
        .I3(or_cond_i_i_i_i_reg_1046),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(k_buf_0_val_3_ce1));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [0]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[0]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [1]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [2]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [3]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [4]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [5]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [6]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[6]));
  LUT5 #(
    .INIT(32'hAA00AA0C)) 
    \right_border_buf_0_s_fu_132[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\right_border_buf_0_s_fu_132_reg[7] [7]),
        .I2(\col_assign_1_t_i_reg_1063_reg[1] [1]),
        .I3(brmerge_i_reg_1050),
        .I4(\col_assign_1_t_i_reg_1063_reg[1] [0]),
        .O(col_buf_0_val_0_0_fu_603_p3[7]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[0]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[0]),
        .I2(col_buf_0_val_1_0_fu_621_p3[0]),
        .I3(col_buf_0_val_2_0_fu_639_p3[0]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[1]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[1]),
        .I2(col_buf_0_val_1_0_fu_621_p3[1]),
        .I3(col_buf_0_val_2_0_fu_639_p3[1]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[2]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[2]),
        .I2(col_buf_0_val_1_0_fu_621_p3[2]),
        .I3(col_buf_0_val_2_0_fu_639_p3[2]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[3]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[3]),
        .I2(col_buf_0_val_1_0_fu_621_p3[3]),
        .I3(col_buf_0_val_2_0_fu_639_p3[3]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[4]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[4]),
        .I2(col_buf_0_val_1_0_fu_621_p3[4]),
        .I3(col_buf_0_val_2_0_fu_639_p3[4]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[5]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[5]),
        .I2(col_buf_0_val_1_0_fu_621_p3[5]),
        .I3(col_buf_0_val_2_0_fu_639_p3[5]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[6]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[6]),
        .I2(col_buf_0_val_1_0_fu_621_p3[6]),
        .I3(col_buf_0_val_2_0_fu_639_p3[6]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    \src_kernel_win_0_va_6_reg_1086[7]_i_1 
       (.I0(\tmp_75_reg_1022_reg[1] [0]),
        .I1(col_buf_0_val_0_0_fu_603_p3[7]),
        .I2(col_buf_0_val_1_0_fu_621_p3[7]),
        .I3(col_buf_0_val_2_0_fu_639_p3[7]),
        .I4(\tmp_75_reg_1022_reg[1] [1]),
        .I5(tmp_223_i_reg_1015),
        .O(\src_kernel_win_0_va_6_reg_1086_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
   (dst_axis_TVALID,
    \AXI_video_strm_V_data_V_1_state_reg[0]_0 ,
    Q,
    Mat2AXIvideo_U0_img_rows_V_read,
    Mat2AXIvideo_U0_ap_done,
    dst_axis_TUSER,
    dst_axis_TLAST,
    \r_V_reg_276_reg[9]_inv_0 ,
    dst_axis_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    dst_axis_TREADY,
    internal_empty_n_reg,
    p_dst_data_stream_0_s_empty_n,
    p_dst_data_stream_2_s_empty_n,
    p_dst_data_stream_1_s_empty_n,
    p_dst_rows_V_channel_empty_n,
    p_dst_cols_V_channel_empty_n,
    Mat2AXIvideo_U0_ap_start,
    if_dout,
    \int_rows_reg[8] ,
    D,
    \int_cols_reg[8] );
  output dst_axis_TVALID;
  output \AXI_video_strm_V_data_V_1_state_reg[0]_0 ;
  output [0:0]Q;
  output Mat2AXIvideo_U0_img_rows_V_read;
  output Mat2AXIvideo_U0_ap_done;
  output [0:0]dst_axis_TUSER;
  output [0:0]dst_axis_TLAST;
  output \r_V_reg_276_reg[9]_inv_0 ;
  output [23:0]dst_axis_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input dst_axis_TREADY;
  input internal_empty_n_reg;
  input p_dst_data_stream_0_s_empty_n;
  input p_dst_data_stream_2_s_empty_n;
  input p_dst_data_stream_1_s_empty_n;
  input p_dst_rows_V_channel_empty_n;
  input p_dst_cols_V_channel_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input [9:0]if_dout;
  input [8:0]\int_rows_reg[8] ;
  input [23:0]D;
  input [8:0]\int_cols_reg[8] ;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state[1]_i_2_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg[0]_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_dest_V_1_ack_in;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire AXI_video_strm_V_id_V_1_ack_in;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_keep_V_1_ack_in;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_strb_V_1_ack_in;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [23:0]D;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_rows_V_read;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_2__3_n_0 ;
  wire \ap_CS_fsm[2]_i_3__2_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_i_2_n_0;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_290[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_232_p2;
  wire axi_last_V_reg_299;
  wire \axi_last_V_reg_299[0]_i_1_n_0 ;
  wire \axi_last_V_reg_299[0]_i_3_n_0 ;
  wire \axi_last_V_reg_299[0]_i_4_n_0 ;
  wire \axi_last_V_reg_299[0]_i_5_n_0 ;
  wire \axi_last_V_reg_299_reg[0]_i_2_n_1 ;
  wire \axi_last_V_reg_299_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_299_reg[0]_i_2_n_3 ;
  wire [23:0]dst_axis_TDATA;
  wire [0:0]dst_axis_TLAST;
  wire dst_axis_TREADY;
  wire [0:0]dst_axis_TUSER;
  wire dst_axis_TVALID;
  wire \exitcond_i_reg_290[0]_i_1_n_0 ;
  wire \exitcond_i_reg_290_reg_n_0_[0] ;
  wire [7:0]i_V_fu_211_p2;
  wire [7:0]i_V_reg_285;
  wire i_V_reg_2850;
  wire \i_V_reg_285[7]_i_3_n_0 ;
  wire \i_V_reg_285[7]_i_4_n_0 ;
  wire [9:0]if_dout;
  wire [8:0]\int_cols_reg[8] ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr_reg[0]_i_4_n_1 ;
  wire \int_isr_reg[0]_i_4_n_2 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire [8:0]\int_rows_reg[8] ;
  wire internal_empty_n_reg;
  wire [8:0]j_V_fu_226_p2;
  wire [1:0]p_0_in;
  wire p_2_i_reg_172;
  wire p_2_i_reg_1720;
  wire \p_2_i_reg_172[8]_i_10_n_0 ;
  wire \p_2_i_reg_172[8]_i_11_n_0 ;
  wire \p_2_i_reg_172[8]_i_5_n_0 ;
  wire \p_2_i_reg_172[8]_i_7_n_0 ;
  wire \p_2_i_reg_172[8]_i_8_n_0 ;
  wire \p_2_i_reg_172[8]_i_9_n_0 ;
  wire \p_2_i_reg_172_reg[8]_i_4_n_0 ;
  wire \p_2_i_reg_172_reg[8]_i_4_n_1 ;
  wire \p_2_i_reg_172_reg[8]_i_4_n_2 ;
  wire \p_2_i_reg_172_reg[8]_i_4_n_3 ;
  wire [8:0]p_2_i_reg_172_reg__0;
  wire p_3_in;
  wire p_dst_cols_V_channel_empty_n;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_2_s_empty_n;
  wire p_dst_rows_V_channel_empty_n;
  wire [7:0]p_i_reg_161;
  wire [0:0]r_V_fu_191_p2__0;
  wire [8:0]r_V_reg_276;
  wire \r_V_reg_276_reg[9]_inv_0 ;
  wire \r_V_reg_276_reg[9]_inv_n_0 ;
  wire [9:0]tmp_11_reg_271;
  wire [8:0]tmp_reg_266;
  wire tmp_user_V_fu_98;
  wire \tmp_user_V_fu_98[0]_i_1_n_0 ;
  wire [3:0]\NLW_axi_last_V_reg_299_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_int_isr_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_p_2_i_reg_172_reg[8]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7F550000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3F3FBFFF3F3)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(dst_axis_TREADY),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(AXI_video_strm_V_data_V_1_ack_in),
        .I5(internal_empty_n_reg),
        .O(AXI_video_strm_V_data_V_1_state));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_2 
       (.I0(\exitcond_i_reg_290_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\AXI_video_strm_V_data_V_1_state[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4C00FC00)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(dst_axis_TREADY),
        .I1(dst_axis_TVALID),
        .I2(AXI_video_strm_V_dest_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(p_dst_data_stream_1_s_empty_n),
        .I1(p_dst_data_stream_2_s_empty_n),
        .I2(p_dst_data_stream_0_s_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(AXI_video_strm_V_data_V_1_ack_in),
        .I5(\AXI_video_strm_V_data_V_1_state[1]_i_2_n_0 ),
        .O(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(dst_axis_TVALID),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_dest_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(dst_axis_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(AXI_video_strm_V_dest_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4C00FC00)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_id_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_id_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(AXI_video_strm_V_id_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4C00FC00)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_keep_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_keep_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(AXI_video_strm_V_keep_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_299),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_299),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4C00FC00)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4C00FC00)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_strb_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_strb_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(AXI_video_strm_V_strb_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_98),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_98),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4C00FC00)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(dst_axis_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(dst_axis_TREADY),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(p_dst_cols_V_channel_empty_n),
        .I3(p_dst_rows_V_channel_empty_n),
        .I4(Mat2AXIvideo_U0_ap_done),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_CS_fsm_state6),
        .I1(Mat2AXIvideo_U0_img_rows_V_read),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\i_V_reg_285[7]_i_3_n_0 ),
        .I1(AXI_video_strm_V_dest_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2__3_n_0 ),
        .I3(\ap_CS_fsm[2]_i_3__2_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h007700000F770000)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(\ap_CS_fsm[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_dest_V_1_ack_in),
        .I3(\i_V_reg_285[7]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(\int_isr_reg[0]_i_4_n_1 ),
        .O(\ap_CS_fsm[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00EE0000000F0000)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(p_0_in[0]),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(p_0_in[1]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A008A8A)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__2_n_0 ),
        .I3(\p_2_i_reg_172[8]_i_5_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_i_2_n_0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h04045504FFFFFFFF)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\exitcond_i_reg_290_reg_n_0_[0] ),
        .I5(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .I1(p_3_in),
        .I2(\ap_CS_fsm[2]_i_3__2_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I2(\p_2_i_reg_172[8]_i_5_n_0 ),
        .I3(\ap_CS_fsm[2]_i_3__2_n_0 ),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFF00FFBBF400F400)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(\p_2_i_reg_172[8]_i_5_n_0 ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\exitcond_i_reg_290_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(ap_enable_reg_pp0_iter2_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(p_0_in[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_290[0]_i_1 
       (.I0(\exitcond_i_reg_290_reg_n_0_[0] ),
        .I1(p_3_in),
        .I2(p_0_in[0]),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_290[0]_i_1_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_290[0]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_last_V_reg_299[0]_i_1 
       (.I0(axi_last_V_fu_232_p2),
        .I1(p_3_in),
        .I2(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .I3(axi_last_V_reg_299),
        .O(\axi_last_V_reg_299[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_299[0]_i_3 
       (.I0(r_V_reg_276[8]),
        .I1(p_2_i_reg_172_reg__0[8]),
        .I2(r_V_reg_276[7]),
        .I3(p_2_i_reg_172_reg__0[7]),
        .I4(p_2_i_reg_172_reg__0[6]),
        .I5(r_V_reg_276[6]),
        .O(\axi_last_V_reg_299[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_299[0]_i_4 
       (.I0(r_V_reg_276[5]),
        .I1(p_2_i_reg_172_reg__0[5]),
        .I2(r_V_reg_276[4]),
        .I3(p_2_i_reg_172_reg__0[4]),
        .I4(p_2_i_reg_172_reg__0[3]),
        .I5(r_V_reg_276[3]),
        .O(\axi_last_V_reg_299[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_299[0]_i_5 
       (.I0(r_V_reg_276[2]),
        .I1(p_2_i_reg_172_reg__0[2]),
        .I2(r_V_reg_276[1]),
        .I3(p_2_i_reg_172_reg__0[1]),
        .I4(p_2_i_reg_172_reg__0[0]),
        .I5(r_V_reg_276[0]),
        .O(\axi_last_V_reg_299[0]_i_5_n_0 ));
  FDRE \axi_last_V_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_299[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_299),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_299_reg[0]_i_2 
       (.CI(1'b0),
        .CO({axi_last_V_fu_232_p2,\axi_last_V_reg_299_reg[0]_i_2_n_1 ,\axi_last_V_reg_299_reg[0]_i_2_n_2 ,\axi_last_V_reg_299_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_299_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_V_reg_276_reg[9]_inv_n_0 ,\axi_last_V_reg_299[0]_i_3_n_0 ,\axi_last_V_reg_299[0]_i_4_n_0 ,\axi_last_V_reg_299[0]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[10]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[11]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[12]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[13]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[14]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[15]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[17]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[18]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[19]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[20]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[21]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[22]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[23]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_axis_TDATA[9]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(dst_axis_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_axis_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(dst_axis_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_axis_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(dst_axis_TUSER));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_290[0]_i_1 
       (.I0(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .I1(p_3_in),
        .I2(\exitcond_i_reg_290_reg_n_0_[0] ),
        .O(\exitcond_i_reg_290[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_290[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_290_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_285[0]_i_1 
       (.I0(p_i_reg_161[0]),
        .O(i_V_fu_211_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_285[1]_i_1 
       (.I0(p_i_reg_161[0]),
        .I1(p_i_reg_161[1]),
        .O(i_V_fu_211_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_285[2]_i_1 
       (.I0(p_i_reg_161[1]),
        .I1(p_i_reg_161[0]),
        .I2(p_i_reg_161[2]),
        .O(i_V_fu_211_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_285[3]_i_1 
       (.I0(p_i_reg_161[2]),
        .I1(p_i_reg_161[0]),
        .I2(p_i_reg_161[1]),
        .I3(p_i_reg_161[3]),
        .O(i_V_fu_211_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_285[4]_i_1 
       (.I0(p_i_reg_161[3]),
        .I1(p_i_reg_161[1]),
        .I2(p_i_reg_161[0]),
        .I3(p_i_reg_161[2]),
        .I4(p_i_reg_161[4]),
        .O(i_V_fu_211_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_285[5]_i_1 
       (.I0(p_i_reg_161[4]),
        .I1(p_i_reg_161[2]),
        .I2(p_i_reg_161[0]),
        .I3(p_i_reg_161[1]),
        .I4(p_i_reg_161[3]),
        .I5(p_i_reg_161[5]),
        .O(i_V_fu_211_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_285[6]_i_1 
       (.I0(\i_V_reg_285[7]_i_4_n_0 ),
        .I1(p_i_reg_161[4]),
        .I2(p_i_reg_161[5]),
        .I3(p_i_reg_161[6]),
        .O(i_V_fu_211_p2[6]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \i_V_reg_285[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_dest_V_1_ack_in),
        .I3(\i_V_reg_285[7]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .O(i_V_reg_2850));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_285[7]_i_2 
       (.I0(\i_V_reg_285[7]_i_4_n_0 ),
        .I1(p_i_reg_161[6]),
        .I2(p_i_reg_161[5]),
        .I3(p_i_reg_161[4]),
        .I4(p_i_reg_161[7]),
        .O(i_V_fu_211_p2[7]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_V_reg_285[7]_i_3 
       (.I0(AXI_video_strm_V_strb_V_1_ack_in),
        .I1(AXI_video_strm_V_id_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_keep_V_1_ack_in),
        .O(\i_V_reg_285[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_285[7]_i_4 
       (.I0(p_i_reg_161[2]),
        .I1(p_i_reg_161[0]),
        .I2(p_i_reg_161[1]),
        .I3(p_i_reg_161[3]),
        .O(\i_V_reg_285[7]_i_4_n_0 ));
  FDRE \i_V_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[0]),
        .Q(i_V_reg_285[0]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[1]),
        .Q(i_V_reg_285[1]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[2]),
        .Q(i_V_reg_285[2]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[3]),
        .Q(i_V_reg_285[3]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[4]),
        .Q(i_V_reg_285[4]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[5]),
        .Q(i_V_reg_285[5]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[6]),
        .Q(i_V_reg_285[6]),
        .R(1'b0));
  FDRE \i_V_reg_285_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2850),
        .D(i_V_fu_211_p2[7]),
        .Q(i_V_reg_285[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_isr[0]_i_3 
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_dest_V_1_ack_in),
        .I3(\i_V_reg_285[7]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(\int_isr_reg[0]_i_4_n_1 ),
        .O(Mat2AXIvideo_U0_ap_done));
  LUT5 #(
    .INIT(32'h41000041)) 
    \int_isr[0]_i_5 
       (.I0(tmp_reg_266[8]),
        .I1(tmp_reg_266[7]),
        .I2(p_i_reg_161[7]),
        .I3(p_i_reg_161[6]),
        .I4(tmp_reg_266[6]),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(tmp_reg_266[5]),
        .I1(p_i_reg_161[5]),
        .I2(tmp_reg_266[4]),
        .I3(p_i_reg_161[4]),
        .I4(p_i_reg_161[3]),
        .I5(tmp_reg_266[3]),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_7 
       (.I0(tmp_reg_266[2]),
        .I1(p_i_reg_161[2]),
        .I2(tmp_reg_266[1]),
        .I3(p_i_reg_161[1]),
        .I4(p_i_reg_161[0]),
        .I5(tmp_reg_266[0]),
        .O(\int_isr[0]_i_7_n_0 ));
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\NLW_int_isr_reg[0]_i_4_CO_UNCONNECTED [3],\int_isr_reg[0]_i_4_n_1 ,\int_isr_reg[0]_i_4_n_2 ,\int_isr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_2_i_reg_172[0]_i_1 
       (.I0(p_2_i_reg_172_reg__0[0]),
        .O(j_V_fu_226_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_2_i_reg_172[1]_i_1 
       (.I0(p_2_i_reg_172_reg__0[0]),
        .I1(p_2_i_reg_172_reg__0[1]),
        .O(j_V_fu_226_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_2_i_reg_172[2]_i_1 
       (.I0(p_2_i_reg_172_reg__0[1]),
        .I1(p_2_i_reg_172_reg__0[0]),
        .I2(p_2_i_reg_172_reg__0[2]),
        .O(j_V_fu_226_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_2_i_reg_172[3]_i_1 
       (.I0(p_2_i_reg_172_reg__0[2]),
        .I1(p_2_i_reg_172_reg__0[0]),
        .I2(p_2_i_reg_172_reg__0[1]),
        .I3(p_2_i_reg_172_reg__0[3]),
        .O(j_V_fu_226_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_2_i_reg_172[4]_i_1 
       (.I0(p_2_i_reg_172_reg__0[3]),
        .I1(p_2_i_reg_172_reg__0[1]),
        .I2(p_2_i_reg_172_reg__0[0]),
        .I3(p_2_i_reg_172_reg__0[2]),
        .I4(p_2_i_reg_172_reg__0[4]),
        .O(j_V_fu_226_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_2_i_reg_172[5]_i_1 
       (.I0(p_2_i_reg_172_reg__0[4]),
        .I1(p_2_i_reg_172_reg__0[2]),
        .I2(p_2_i_reg_172_reg__0[0]),
        .I3(p_2_i_reg_172_reg__0[1]),
        .I4(p_2_i_reg_172_reg__0[3]),
        .I5(p_2_i_reg_172_reg__0[5]),
        .O(j_V_fu_226_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_2_i_reg_172[6]_i_1 
       (.I0(p_2_i_reg_172_reg__0[5]),
        .I1(\p_2_i_reg_172[8]_i_7_n_0 ),
        .I2(p_2_i_reg_172_reg__0[6]),
        .O(j_V_fu_226_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_2_i_reg_172[7]_i_1 
       (.I0(\p_2_i_reg_172[8]_i_7_n_0 ),
        .I1(p_2_i_reg_172_reg__0[5]),
        .I2(p_2_i_reg_172_reg__0[6]),
        .I3(p_2_i_reg_172_reg__0[7]),
        .O(j_V_fu_226_p2[7]));
  LUT5 #(
    .INIT(32'h0F0B0F0F)) 
    \p_2_i_reg_172[8]_i_1 
       (.I0(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__2_n_0 ),
        .I3(\p_2_i_reg_172[8]_i_5_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(p_2_i_reg_172));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_2_i_reg_172[8]_i_10 
       (.I0(tmp_11_reg_271[5]),
        .I1(p_2_i_reg_172_reg__0[5]),
        .I2(tmp_11_reg_271[4]),
        .I3(p_2_i_reg_172_reg__0[4]),
        .I4(p_2_i_reg_172_reg__0[3]),
        .I5(tmp_11_reg_271[3]),
        .O(\p_2_i_reg_172[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_2_i_reg_172[8]_i_11 
       (.I0(tmp_11_reg_271[2]),
        .I1(p_2_i_reg_172_reg__0[2]),
        .I2(tmp_11_reg_271[1]),
        .I3(p_2_i_reg_172_reg__0[1]),
        .I4(p_2_i_reg_172_reg__0[0]),
        .I5(tmp_11_reg_271[0]),
        .O(\p_2_i_reg_172[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_2_i_reg_172[8]_i_2 
       (.I0(p_3_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\p_2_i_reg_172_reg[8]_i_4_n_0 ),
        .O(p_2_i_reg_1720));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_2_i_reg_172[8]_i_3 
       (.I0(\p_2_i_reg_172[8]_i_7_n_0 ),
        .I1(p_2_i_reg_172_reg__0[7]),
        .I2(p_2_i_reg_172_reg__0[6]),
        .I3(p_2_i_reg_172_reg__0[5]),
        .I4(p_2_i_reg_172_reg__0[8]),
        .O(j_V_fu_226_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \p_2_i_reg_172[8]_i_5 
       (.I0(p_dst_data_stream_0_s_empty_n),
        .I1(p_dst_data_stream_2_s_empty_n),
        .I2(p_dst_data_stream_1_s_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\exitcond_i_reg_290_reg_n_0_[0] ),
        .O(\p_2_i_reg_172[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF00008A8A0000)) 
    \p_2_i_reg_172[8]_i_6 
       (.I0(\AXI_video_strm_V_data_V_1_state[1]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(internal_empty_n_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_2_i_reg_172[8]_i_7 
       (.I0(p_2_i_reg_172_reg__0[3]),
        .I1(p_2_i_reg_172_reg__0[1]),
        .I2(p_2_i_reg_172_reg__0[0]),
        .I3(p_2_i_reg_172_reg__0[2]),
        .I4(p_2_i_reg_172_reg__0[4]),
        .O(\p_2_i_reg_172[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_2_i_reg_172[8]_i_8 
       (.I0(tmp_11_reg_271[9]),
        .O(\p_2_i_reg_172[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \p_2_i_reg_172[8]_i_9 
       (.I0(tmp_11_reg_271[8]),
        .I1(p_2_i_reg_172_reg__0[8]),
        .I2(tmp_11_reg_271[7]),
        .I3(p_2_i_reg_172_reg__0[7]),
        .I4(p_2_i_reg_172_reg__0[6]),
        .I5(tmp_11_reg_271[6]),
        .O(\p_2_i_reg_172[8]_i_9_n_0 ));
  FDRE \p_2_i_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[0]),
        .Q(p_2_i_reg_172_reg__0[0]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[1] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[1]),
        .Q(p_2_i_reg_172_reg__0[1]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[2] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[2]),
        .Q(p_2_i_reg_172_reg__0[2]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[3] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[3]),
        .Q(p_2_i_reg_172_reg__0[3]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[4] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[4]),
        .Q(p_2_i_reg_172_reg__0[4]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[5] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[5]),
        .Q(p_2_i_reg_172_reg__0[5]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[6] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[6]),
        .Q(p_2_i_reg_172_reg__0[6]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[7] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[7]),
        .Q(p_2_i_reg_172_reg__0[7]),
        .R(p_2_i_reg_172));
  FDRE \p_2_i_reg_172_reg[8] 
       (.C(ap_clk),
        .CE(p_2_i_reg_1720),
        .D(j_V_fu_226_p2[8]),
        .Q(p_2_i_reg_172_reg__0[8]),
        .R(p_2_i_reg_172));
  CARRY4 \p_2_i_reg_172_reg[8]_i_4 
       (.CI(1'b0),
        .CO({\p_2_i_reg_172_reg[8]_i_4_n_0 ,\p_2_i_reg_172_reg[8]_i_4_n_1 ,\p_2_i_reg_172_reg[8]_i_4_n_2 ,\p_2_i_reg_172_reg[8]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_2_i_reg_172_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_2_i_reg_172[8]_i_8_n_0 ,\p_2_i_reg_172[8]_i_9_n_0 ,\p_2_i_reg_172[8]_i_10_n_0 ,\p_2_i_reg_172[8]_i_11_n_0 }));
  FDRE \p_i_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[0]),
        .Q(p_i_reg_161[0]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[1]),
        .Q(p_i_reg_161[1]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[2]),
        .Q(p_i_reg_161[2]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[3]),
        .Q(p_i_reg_161[3]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[4]),
        .Q(p_i_reg_161[4]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[5]),
        .Q(p_i_reg_161[5]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[6]),
        .Q(p_i_reg_161[6]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \p_i_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_285[7]),
        .Q(p_i_reg_161[7]),
        .R(Mat2AXIvideo_U0_img_rows_V_read));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_276[0]_i_1 
       (.I0(if_dout[0]),
        .O(r_V_fu_191_p2__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \r_V_reg_276[9]_inv_i_2 
       (.I0(if_dout[4]),
        .I1(if_dout[2]),
        .I2(if_dout[0]),
        .I3(if_dout[1]),
        .I4(if_dout[3]),
        .I5(if_dout[5]),
        .O(\r_V_reg_276_reg[9]_inv_0 ));
  FDRE \r_V_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(r_V_fu_191_p2__0),
        .Q(r_V_reg_276[0]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [0]),
        .Q(r_V_reg_276[1]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [1]),
        .Q(r_V_reg_276[2]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [2]),
        .Q(r_V_reg_276[3]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [3]),
        .Q(r_V_reg_276[4]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [4]),
        .Q(r_V_reg_276[5]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [5]),
        .Q(r_V_reg_276[6]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [6]),
        .Q(r_V_reg_276[7]),
        .R(1'b0));
  FDRE \r_V_reg_276_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [7]),
        .Q(r_V_reg_276[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \r_V_reg_276_reg[9]_inv 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_cols_reg[8] [8]),
        .Q(\r_V_reg_276_reg[9]_inv_n_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_11_reg_271[9]_i_1 
       (.I0(Q),
        .I1(p_dst_rows_V_channel_empty_n),
        .I2(p_dst_cols_V_channel_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(Mat2AXIvideo_U0_img_rows_V_read));
  FDRE \tmp_11_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[0]),
        .Q(tmp_11_reg_271[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[1]),
        .Q(tmp_11_reg_271[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[2]),
        .Q(tmp_11_reg_271[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[3]),
        .Q(tmp_11_reg_271[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[4]),
        .Q(tmp_11_reg_271[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[5]),
        .Q(tmp_11_reg_271[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[6]),
        .Q(tmp_11_reg_271[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[7]),
        .Q(tmp_11_reg_271[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[8]),
        .Q(tmp_11_reg_271[8]),
        .R(1'b0));
  FDRE \tmp_11_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(if_dout[9]),
        .Q(tmp_11_reg_271[9]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [0]),
        .Q(tmp_reg_266[0]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [1]),
        .Q(tmp_reg_266[1]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [2]),
        .Q(tmp_reg_266[2]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [3]),
        .Q(tmp_reg_266[3]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [4]),
        .Q(tmp_reg_266[4]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [5]),
        .Q(tmp_reg_266[5]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [6]),
        .Q(tmp_reg_266[6]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [7]),
        .Q(tmp_reg_266[7]),
        .R(1'b0));
  FDRE \tmp_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_rows_V_read),
        .D(\int_rows_reg[8] [8]),
        .Q(tmp_reg_266[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \tmp_user_V_fu_98[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg[0]_0 ),
        .I1(tmp_user_V_fu_98),
        .I2(Q),
        .I3(p_dst_rows_V_channel_empty_n),
        .I4(p_dst_cols_V_channel_empty_n),
        .I5(Mat2AXIvideo_U0_ap_start),
        .O(\tmp_user_V_fu_98[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_98[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_98),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PaintMask
   (\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ,
    CO,
    Q,
    p_4_in,
    shiftReg_ce,
    shiftReg_ce_0,
    shiftReg_ce_1,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    PaintMask_U0_p_src_rows_V_read,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    PaintMask_U0_p_src_data_stream_1_V_read,
    PaintMask_U0_ap_ready,
    ap_clk,
    ap_rst_n_inv,
    p_dst_data_stream_0_s_full_n,
    p_dst_data_stream_1_s_full_n,
    p_dst_data_stream_2_s_full_n,
    p_dst_data_stream_2_s_empty_n,
    internal_empty_n_reg,
    p_dst_data_stream_1_s_empty_n,
    p_dst_data_stream_0_s_empty_n,
    if_dout,
    \int_rows_reg[8] ,
    \exitcond_i_reg_244_reg[0]_0 ,
    \dout_buf_reg[7] ,
    \dout_buf_reg[7]_0 ,
    \dout_buf_reg[7]_1 ,
    ap_rst_n,
    dmask_data_stream_0_empty_n,
    src1_data_stream_0_s_empty_n,
    src1_data_stream_1_s_empty_n,
    src1_data_stream_2_s_empty_n,
    PaintMask_U0_ap_start,
    src1_cols_V_channel_empty_n,
    src1_rows_V_channel_empty_n);
  output \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]Q;
  output p_4_in;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output PaintMask_U0_p_src_rows_V_read;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output PaintMask_U0_p_src_data_stream_1_V_read;
  output PaintMask_U0_ap_ready;
  input ap_clk;
  input ap_rst_n_inv;
  input p_dst_data_stream_0_s_full_n;
  input p_dst_data_stream_1_s_full_n;
  input p_dst_data_stream_2_s_full_n;
  input p_dst_data_stream_2_s_empty_n;
  input internal_empty_n_reg;
  input p_dst_data_stream_1_s_empty_n;
  input p_dst_data_stream_0_s_empty_n;
  input [9:0]if_dout;
  input [8:0]\int_rows_reg[8] ;
  input \exitcond_i_reg_244_reg[0]_0 ;
  input [7:0]\dout_buf_reg[7] ;
  input [7:0]\dout_buf_reg[7]_0 ;
  input [7:0]\dout_buf_reg[7]_1 ;
  input ap_rst_n;
  input dmask_data_stream_0_empty_n;
  input src1_data_stream_0_s_empty_n;
  input src1_data_stream_1_s_empty_n;
  input src1_data_stream_2_s_empty_n;
  input PaintMask_U0_ap_start;
  input src1_cols_V_channel_empty_n;
  input src1_rows_V_channel_empty_n;

  wire [0:0]CO;
  wire [7:0]D;
  wire PaintMask_U0_ap_ready;
  wire PaintMask_U0_ap_start;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire PaintMask_U0_p_src_rows_V_read;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm[2]_i_2__2_n_0 ;
  wire \ap_CS_fsm[2]_i_4__2_n_0 ;
  wire \ap_CS_fsm[2]_i_5__2_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire \ap_CS_fsm[3]_i_6__1_n_0 ;
  wire \ap_CS_fsm[3]_i_7__1_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244[0]_i_1_n_0 ;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dmask_data_stream_0_empty_n;
  wire [7:0]\dout_buf_reg[7] ;
  wire [7:0]\dout_buf_reg[7]_0 ;
  wire [7:0]\dout_buf_reg[7]_1 ;
  wire \exitcond_i_reg_244[0]_i_1_n_0 ;
  wire \exitcond_i_reg_244_reg[0]_0 ;
  wire [7:0]i_V_fu_174_p2;
  wire [7:0]i_V_reg_239;
  wire \i_V_reg_239[7]_i_2_n_0 ;
  wire [9:0]if_dout;
  wire [8:0]\int_rows_reg[8] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [8:0]j_V_fu_189_p2;
  wire p_1_i_reg_146;
  wire p_1_i_reg_1460;
  wire \p_1_i_reg_146[8]_i_4_n_0 ;
  wire [8:0]p_1_i_reg_146_reg__0;
  wire p_4_in;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_0_s_full_n;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_1_s_full_n;
  wire p_dst_data_stream_2_s_empty_n;
  wire p_dst_data_stream_2_s_full_n;
  wire p_i_reg_135;
  wire \p_i_reg_135_reg_n_0_[0] ;
  wire \p_i_reg_135_reg_n_0_[1] ;
  wire \p_i_reg_135_reg_n_0_[2] ;
  wire \p_i_reg_135_reg_n_0_[3] ;
  wire \p_i_reg_135_reg_n_0_[4] ;
  wire \p_i_reg_135_reg_n_0_[5] ;
  wire \p_i_reg_135_reg_n_0_[6] ;
  wire \p_i_reg_135_reg_n_0_[7] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire src1_cols_V_channel_empty_n;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_1_s_empty_n;
  wire src1_data_stream_2_s_empty_n;
  wire src1_rows_V_channel_empty_n;
  wire [9:0]tmp_1_reg_230;
  wire tmp_3_reg_2530;
  wire [8:0]tmp_reg_225;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(ap_NS_fsm6),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ),
        .I3(p_dst_data_stream_2_s_full_n),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(ap_NS_fsm6),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ),
        .I3(p_dst_data_stream_0_s_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h0400)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(ap_NS_fsm6),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ),
        .I3(p_dst_data_stream_1_s_full_n),
        .O(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(PaintMask_U0_ap_start),
        .I3(src1_cols_V_channel_empty_n),
        .I4(src1_rows_V_channel_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(PaintMask_U0_ap_start),
        .I1(src1_cols_V_channel_empty_n),
        .I2(src1_rows_V_channel_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_NS_fsm6),
        .O(\ap_CS_fsm[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(tmp_reg_225[8]),
        .I1(\p_i_reg_135_reg_n_0_[6] ),
        .I2(tmp_reg_225[6]),
        .I3(tmp_reg_225[7]),
        .I4(\p_i_reg_135_reg_n_0_[7] ),
        .O(\ap_CS_fsm[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(\p_i_reg_135_reg_n_0_[4] ),
        .I1(tmp_reg_225[4]),
        .I2(\p_i_reg_135_reg_n_0_[3] ),
        .I3(tmp_reg_225[3]),
        .I4(tmp_reg_225[5]),
        .I5(\p_i_reg_135_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\p_i_reg_135_reg_n_0_[1] ),
        .I1(tmp_reg_225[1]),
        .I2(\p_i_reg_135_reg_n_0_[0] ),
        .I3(tmp_reg_225[0]),
        .I4(tmp_reg_225[2]),
        .I5(\p_i_reg_135_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_NS_fsm6),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF002A00AA)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(p_dst_data_stream_0_s_full_n),
        .I2(p_dst_data_stream_2_s_full_n),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ),
        .I4(p_dst_data_stream_1_s_full_n),
        .I5(\ap_CS_fsm[3]_i_4__1_n_0 ),
        .O(ap_NS_fsm6));
  LUT6 #(
    .INIT(64'h020A0A0A0A0A0A0A)) 
    \ap_CS_fsm[3]_i_4__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(dmask_data_stream_0_empty_n),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ),
        .I3(src1_data_stream_0_s_empty_n),
        .I4(src1_data_stream_1_s_empty_n),
        .I5(src1_data_stream_2_s_empty_n),
        .O(\ap_CS_fsm[3]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(tmp_1_reg_230[9]),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(p_1_i_reg_146_reg__0[7]),
        .I1(tmp_1_reg_230[7]),
        .I2(p_1_i_reg_146_reg__0[6]),
        .I3(tmp_1_reg_230[6]),
        .I4(p_1_i_reg_146_reg__0[8]),
        .I5(tmp_1_reg_230[8]),
        .O(\ap_CS_fsm[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__1 
       (.I0(p_1_i_reg_146_reg__0[4]),
        .I1(tmp_1_reg_230[4]),
        .I2(p_1_i_reg_146_reg__0[3]),
        .I3(tmp_1_reg_230[3]),
        .I4(p_1_i_reg_146_reg__0[5]),
        .I5(tmp_1_reg_230[5]),
        .O(\ap_CS_fsm[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(p_1_i_reg_146_reg__0[1]),
        .I1(tmp_1_reg_230[1]),
        .I2(p_1_i_reg_146_reg__0[0]),
        .I3(tmp_1_reg_230[0]),
        .I4(p_1_i_reg_146_reg__0[2]),
        .I5(tmp_1_reg_230[2]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4__2_n_0 ,\ap_CS_fsm[2]_i_5__2_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_0 ,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_5__1_n_0 ,\ap_CS_fsm[3]_i_6__1_n_0 ,\ap_CS_fsm[3]_i_7__1_n_0 ,\ap_CS_fsm[3]_i_8_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h55CF5500)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .I1(CO),
        .I2(Q[1]),
        .I3(p_4_in),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_NS_fsm6),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ),
        .I1(p_4_in),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244[0]_i_1_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244[0]_i_1_n_0 ),
        .Q(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_244[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .I1(p_4_in),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ),
        .O(\exitcond_i_reg_244[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_244[0]_i_1_n_0 ),
        .Q(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_239[0]_i_1 
       (.I0(\p_i_reg_135_reg_n_0_[0] ),
        .O(i_V_fu_174_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_239[1]_i_1 
       (.I0(\p_i_reg_135_reg_n_0_[0] ),
        .I1(\p_i_reg_135_reg_n_0_[1] ),
        .O(i_V_fu_174_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_239[2]_i_1 
       (.I0(\p_i_reg_135_reg_n_0_[0] ),
        .I1(\p_i_reg_135_reg_n_0_[1] ),
        .I2(\p_i_reg_135_reg_n_0_[2] ),
        .O(i_V_fu_174_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_239[3]_i_1 
       (.I0(\p_i_reg_135_reg_n_0_[1] ),
        .I1(\p_i_reg_135_reg_n_0_[0] ),
        .I2(\p_i_reg_135_reg_n_0_[2] ),
        .I3(\p_i_reg_135_reg_n_0_[3] ),
        .O(i_V_fu_174_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_239[4]_i_1 
       (.I0(\p_i_reg_135_reg_n_0_[2] ),
        .I1(\p_i_reg_135_reg_n_0_[0] ),
        .I2(\p_i_reg_135_reg_n_0_[1] ),
        .I3(\p_i_reg_135_reg_n_0_[3] ),
        .I4(\p_i_reg_135_reg_n_0_[4] ),
        .O(i_V_fu_174_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_239[5]_i_1 
       (.I0(\p_i_reg_135_reg_n_0_[3] ),
        .I1(\p_i_reg_135_reg_n_0_[1] ),
        .I2(\p_i_reg_135_reg_n_0_[0] ),
        .I3(\p_i_reg_135_reg_n_0_[2] ),
        .I4(\p_i_reg_135_reg_n_0_[4] ),
        .I5(\p_i_reg_135_reg_n_0_[5] ),
        .O(i_V_fu_174_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_239[6]_i_1 
       (.I0(\i_V_reg_239[7]_i_2_n_0 ),
        .I1(\p_i_reg_135_reg_n_0_[6] ),
        .O(i_V_fu_174_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_239[7]_i_1 
       (.I0(\i_V_reg_239[7]_i_2_n_0 ),
        .I1(\p_i_reg_135_reg_n_0_[6] ),
        .I2(\p_i_reg_135_reg_n_0_[7] ),
        .O(i_V_fu_174_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_239[7]_i_2 
       (.I0(\p_i_reg_135_reg_n_0_[5] ),
        .I1(\p_i_reg_135_reg_n_0_[3] ),
        .I2(\p_i_reg_135_reg_n_0_[1] ),
        .I3(\p_i_reg_135_reg_n_0_[0] ),
        .I4(\p_i_reg_135_reg_n_0_[2] ),
        .I5(\p_i_reg_135_reg_n_0_[4] ),
        .O(\i_V_reg_239[7]_i_2_n_0 ));
  FDRE \i_V_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[0]),
        .Q(i_V_reg_239[0]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[1]),
        .Q(i_V_reg_239[1]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[2]),
        .Q(i_V_reg_239[2]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[3]),
        .Q(i_V_reg_239[3]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[4]),
        .Q(i_V_reg_239[4]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[5]),
        .Q(i_V_reg_239[5]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[6]),
        .Q(i_V_reg_239[6]),
        .R(1'b0));
  FDRE \i_V_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_174_p2[7]),
        .Q(i_V_reg_239[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(CO),
        .O(PaintMask_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_full_n_i_3__10
       (.I0(shiftReg_ce_1),
        .I1(p_dst_data_stream_2_s_empty_n),
        .I2(internal_empty_n_reg),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h04)) 
    internal_full_n_i_3__11
       (.I0(shiftReg_ce_0),
        .I1(p_dst_data_stream_1_s_empty_n),
        .I2(internal_empty_n_reg),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_full_n_i_3__12
       (.I0(shiftReg_ce),
        .I1(p_dst_data_stream_0_s_empty_n),
        .I2(internal_empty_n_reg),
        .O(internal_full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \p_1_i_reg_146[0]_i_1 
       (.I0(p_1_i_reg_146_reg__0[0]),
        .O(j_V_fu_189_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_1_i_reg_146[1]_i_1 
       (.I0(p_1_i_reg_146_reg__0[0]),
        .I1(p_1_i_reg_146_reg__0[1]),
        .O(j_V_fu_189_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_1_i_reg_146[2]_i_1 
       (.I0(p_1_i_reg_146_reg__0[0]),
        .I1(p_1_i_reg_146_reg__0[1]),
        .I2(p_1_i_reg_146_reg__0[2]),
        .O(j_V_fu_189_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_1_i_reg_146[3]_i_1 
       (.I0(p_1_i_reg_146_reg__0[1]),
        .I1(p_1_i_reg_146_reg__0[0]),
        .I2(p_1_i_reg_146_reg__0[2]),
        .I3(p_1_i_reg_146_reg__0[3]),
        .O(j_V_fu_189_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_1_i_reg_146[4]_i_1 
       (.I0(p_1_i_reg_146_reg__0[2]),
        .I1(p_1_i_reg_146_reg__0[0]),
        .I2(p_1_i_reg_146_reg__0[1]),
        .I3(p_1_i_reg_146_reg__0[3]),
        .I4(p_1_i_reg_146_reg__0[4]),
        .O(j_V_fu_189_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_1_i_reg_146[5]_i_1 
       (.I0(p_1_i_reg_146_reg__0[3]),
        .I1(p_1_i_reg_146_reg__0[1]),
        .I2(p_1_i_reg_146_reg__0[0]),
        .I3(p_1_i_reg_146_reg__0[2]),
        .I4(p_1_i_reg_146_reg__0[4]),
        .I5(p_1_i_reg_146_reg__0[5]),
        .O(j_V_fu_189_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_1_i_reg_146[6]_i_1 
       (.I0(\p_1_i_reg_146[8]_i_4_n_0 ),
        .I1(p_1_i_reg_146_reg__0[6]),
        .O(j_V_fu_189_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_1_i_reg_146[7]_i_1 
       (.I0(\p_1_i_reg_146[8]_i_4_n_0 ),
        .I1(p_1_i_reg_146_reg__0[6]),
        .I2(p_1_i_reg_146_reg__0[7]),
        .O(j_V_fu_189_p2[7]));
  LUT5 #(
    .INIT(32'h00BF0000)) 
    \p_1_i_reg_146[8]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_4_in),
        .I3(CO),
        .I4(Q[1]),
        .O(p_1_i_reg_146));
  LUT3 #(
    .INIT(8'h40)) 
    \p_1_i_reg_146[8]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_4_in),
        .O(p_1_i_reg_1460));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_1_i_reg_146[8]_i_3 
       (.I0(p_1_i_reg_146_reg__0[6]),
        .I1(\p_1_i_reg_146[8]_i_4_n_0 ),
        .I2(p_1_i_reg_146_reg__0[7]),
        .I3(p_1_i_reg_146_reg__0[8]),
        .O(j_V_fu_189_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_1_i_reg_146[8]_i_4 
       (.I0(p_1_i_reg_146_reg__0[5]),
        .I1(p_1_i_reg_146_reg__0[3]),
        .I2(p_1_i_reg_146_reg__0[1]),
        .I3(p_1_i_reg_146_reg__0[0]),
        .I4(p_1_i_reg_146_reg__0[2]),
        .I5(p_1_i_reg_146_reg__0[4]),
        .O(\p_1_i_reg_146[8]_i_4_n_0 ));
  FDRE \p_1_i_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[0]),
        .Q(p_1_i_reg_146_reg__0[0]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[1]),
        .Q(p_1_i_reg_146_reg__0[1]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[2]),
        .Q(p_1_i_reg_146_reg__0[2]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[3]),
        .Q(p_1_i_reg_146_reg__0[3]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[4]),
        .Q(p_1_i_reg_146_reg__0[4]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[5]),
        .Q(p_1_i_reg_146_reg__0[5]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[6]),
        .Q(p_1_i_reg_146_reg__0[6]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[7]),
        .Q(p_1_i_reg_146_reg__0[7]),
        .R(p_1_i_reg_146));
  FDRE \p_1_i_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(p_1_i_reg_1460),
        .D(j_V_fu_189_p2[8]),
        .Q(p_1_i_reg_146_reg__0[8]),
        .R(p_1_i_reg_146));
  LUT5 #(
    .INIT(32'h40000000)) 
    \p_i_reg_135[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Q[0]),
        .I2(src1_rows_V_channel_empty_n),
        .I3(src1_cols_V_channel_empty_n),
        .I4(PaintMask_U0_ap_start),
        .O(p_i_reg_135));
  FDRE \p_i_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[0]),
        .Q(\p_i_reg_135_reg_n_0_[0] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[1]),
        .Q(\p_i_reg_135_reg_n_0_[1] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[2]),
        .Q(\p_i_reg_135_reg_n_0_[2] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[3]),
        .Q(\p_i_reg_135_reg_n_0_[3] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[4]),
        .Q(\p_i_reg_135_reg_n_0_[4] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[5]),
        .Q(\p_i_reg_135_reg_n_0_[5] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[6]),
        .Q(\p_i_reg_135_reg_n_0_[6] ),
        .R(p_i_reg_135));
  FDRE \p_i_reg_135_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_239[7]),
        .Q(\p_i_reg_135_reg_n_0_[7] ),
        .R(p_i_reg_135));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \raddr[14]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_4_in),
        .O(PaintMask_U0_p_src_data_stream_1_V_read));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_1_reg_230[9]_i_1 
       (.I0(Q[0]),
        .I1(src1_rows_V_channel_empty_n),
        .I2(src1_cols_V_channel_empty_n),
        .I3(PaintMask_U0_ap_start),
        .O(PaintMask_U0_p_src_rows_V_read));
  FDRE \tmp_1_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[0]),
        .Q(tmp_1_reg_230[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[1]),
        .Q(tmp_1_reg_230[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[2]),
        .Q(tmp_1_reg_230[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[3]),
        .Q(tmp_1_reg_230[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[4]),
        .Q(tmp_1_reg_230[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[5]),
        .Q(tmp_1_reg_230[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[6]),
        .Q(tmp_1_reg_230[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[7]),
        .Q(tmp_1_reg_230[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[8]),
        .Q(tmp_1_reg_230[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(if_dout[9]),
        .Q(tmp_1_reg_230[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_3_reg_253[7]_i_2 
       (.I0(p_4_in),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 ),
        .O(tmp_3_reg_2530));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_3_reg_253[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_NS_fsm6),
        .O(p_4_in));
  FDRE \tmp_3_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [0]),
        .Q(D[0]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [1]),
        .Q(D[1]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [2]),
        .Q(D[2]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [3]),
        .Q(D[3]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [4]),
        .Q(D[4]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [5]),
        .Q(D[5]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [6]),
        .Q(D[6]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_3_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7] [7]),
        .Q(D[7]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_4_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_0 [7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [1]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [2]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [3]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [4]),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [5]),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [6]),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDSE \tmp_5_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_2530),
        .D(\dout_buf_reg[7]_1 [7]),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .S(\exitcond_i_reg_244_reg[0]_0 ));
  FDRE \tmp_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [0]),
        .Q(tmp_reg_225[0]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [1]),
        .Q(tmp_reg_225[1]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [2]),
        .Q(tmp_reg_225[2]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [3]),
        .Q(tmp_reg_225[3]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [4]),
        .Q(tmp_reg_225[4]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [5]),
        .Q(tmp_reg_225[5]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [6]),
        .Q(tmp_reg_225[6]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [7]),
        .Q(tmp_reg_225[7]),
        .R(1'b0));
  FDRE \tmp_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(PaintMask_U0_p_src_rows_V_read),
        .D(\int_rows_reg[8] [8]),
        .Q(tmp_reg_225[8]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_image_core_0_0,image_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "image_core,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ctrl_AWADDR,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_WREADY,
    s_axi_ctrl_BRESP,
    s_axi_ctrl_BVALID,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARREADY,
    s_axi_ctrl_RDATA,
    s_axi_ctrl_RRESP,
    s_axi_ctrl_RVALID,
    s_axi_ctrl_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    src_axis_TVALID,
    src_axis_TREADY,
    src_axis_TDATA,
    src_axis_TKEEP,
    src_axis_TSTRB,
    src_axis_TUSER,
    src_axis_TLAST,
    src_axis_TID,
    src_axis_TDEST,
    dst_axis_TVALID,
    dst_axis_TREADY,
    dst_axis_TDATA,
    dst_axis_TKEEP,
    dst_axis_TSTRB,
    dst_axis_TUSER,
    dst_axis_TLAST,
    dst_axis_TID,
    dst_axis_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR" *) input [5:0]s_axi_ctrl_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID" *) input s_axi_ctrl_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY" *) output s_axi_ctrl_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA" *) input [31:0]s_axi_ctrl_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB" *) input [3:0]s_axi_ctrl_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID" *) input s_axi_ctrl_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY" *) output s_axi_ctrl_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP" *) output [1:0]s_axi_ctrl_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID" *) output s_axi_ctrl_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY" *) input s_axi_ctrl_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR" *) input [5:0]s_axi_ctrl_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID" *) input s_axi_ctrl_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY" *) output s_axi_ctrl_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA" *) output [31:0]s_axi_ctrl_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP" *) output [1:0]s_axi_ctrl_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID" *) output s_axi_ctrl_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_ctrl_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl:src_axis:dst_axis, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TVALID" *) input src_axis_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TREADY" *) output src_axis_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TDATA" *) input [31:0]src_axis_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TKEEP" *) input [3:0]src_axis_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TSTRB" *) input [3:0]src_axis_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TUSER" *) input [0:0]src_axis_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TLAST" *) input [0:0]src_axis_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TID" *) input [0:0]src_axis_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axis TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src_axis, SIGNAL_SET 11111111, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input [0:0]src_axis_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TVALID" *) output dst_axis_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TREADY" *) input dst_axis_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TDATA" *) output [31:0]dst_axis_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TKEEP" *) output [3:0]dst_axis_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TSTRB" *) output [3:0]dst_axis_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TUSER" *) output [0:0]dst_axis_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TLAST" *) output [0:0]dst_axis_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TID" *) output [0:0]dst_axis_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axis TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst_axis, SIGNAL_SET 11111111, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) output [0:0]dst_axis_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]dst_axis_TDATA;
  wire [0:0]dst_axis_TDEST;
  wire [0:0]dst_axis_TID;
  wire [3:0]dst_axis_TKEEP;
  wire [0:0]dst_axis_TLAST;
  wire dst_axis_TREADY;
  wire [3:0]dst_axis_TSTRB;
  wire [0:0]dst_axis_TUSER;
  wire dst_axis_TVALID;
  wire interrupt;
  wire [5:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [5:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire [1:0]s_axi_ctrl_BRESP;
  wire s_axi_ctrl_BVALID;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire [1:0]s_axi_ctrl_RRESP;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire s_axi_ctrl_WREADY;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire [31:0]src_axis_TDATA;
  wire [0:0]src_axis_TDEST;
  wire [0:0]src_axis_TID;
  wire [3:0]src_axis_TKEEP;
  wire [0:0]src_axis_TLAST;
  wire src_axis_TREADY;
  wire [3:0]src_axis_TSTRB;
  wire [0:0]src_axis_TUSER;
  wire src_axis_TVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv2_1 = "2'b01" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_axis_TDATA(dst_axis_TDATA),
        .dst_axis_TDEST(dst_axis_TDEST),
        .dst_axis_TID(dst_axis_TID),
        .dst_axis_TKEEP(dst_axis_TKEEP),
        .dst_axis_TLAST(dst_axis_TLAST),
        .dst_axis_TREADY(dst_axis_TREADY),
        .dst_axis_TSTRB(dst_axis_TSTRB),
        .dst_axis_TUSER(dst_axis_TUSER),
        .dst_axis_TVALID(dst_axis_TVALID),
        .interrupt(interrupt),
        .s_axi_ctrl_ARADDR(s_axi_ctrl_ARADDR),
        .s_axi_ctrl_ARREADY(s_axi_ctrl_ARREADY),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_AWADDR(s_axi_ctrl_AWADDR),
        .s_axi_ctrl_AWREADY(s_axi_ctrl_AWREADY),
        .s_axi_ctrl_AWVALID(s_axi_ctrl_AWVALID),
        .s_axi_ctrl_BREADY(s_axi_ctrl_BREADY),
        .s_axi_ctrl_BRESP(s_axi_ctrl_BRESP),
        .s_axi_ctrl_BVALID(s_axi_ctrl_BVALID),
        .s_axi_ctrl_RDATA(s_axi_ctrl_RDATA),
        .s_axi_ctrl_RREADY(s_axi_ctrl_RREADY),
        .s_axi_ctrl_RRESP(s_axi_ctrl_RRESP),
        .s_axi_ctrl_RVALID(s_axi_ctrl_RVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WREADY(s_axi_ctrl_WREADY),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID),
        .src_axis_TDATA(src_axis_TDATA),
        .src_axis_TDEST(src_axis_TDEST),
        .src_axis_TID(src_axis_TID),
        .src_axis_TKEEP(src_axis_TKEEP),
        .src_axis_TLAST(src_axis_TLAST),
        .src_axis_TREADY(src_axis_TREADY),
        .src_axis_TSTRB(src_axis_TSTRB),
        .src_axis_TUSER(src_axis_TUSER),
        .src_axis_TVALID(src_axis_TVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ap_const_int64_8 = "8" *) (* ap_const_lv2_0 = "2'b00" *) (* ap_const_lv2_1 = "2'b01" *) 
(* ap_const_lv32_0 = "0" *) (* ap_const_lv4_0 = "4'b0000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core
   (s_axi_ctrl_AWVALID,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_AWADDR,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_WREADY,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARREADY,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_RVALID,
    s_axi_ctrl_RREADY,
    s_axi_ctrl_RDATA,
    s_axi_ctrl_RRESP,
    s_axi_ctrl_BVALID,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    src_axis_TDATA,
    src_axis_TKEEP,
    src_axis_TSTRB,
    src_axis_TUSER,
    src_axis_TLAST,
    src_axis_TID,
    src_axis_TDEST,
    dst_axis_TDATA,
    dst_axis_TKEEP,
    dst_axis_TSTRB,
    dst_axis_TUSER,
    dst_axis_TLAST,
    dst_axis_TID,
    dst_axis_TDEST,
    src_axis_TVALID,
    src_axis_TREADY,
    dst_axis_TVALID,
    dst_axis_TREADY);
  input s_axi_ctrl_AWVALID;
  output s_axi_ctrl_AWREADY;
  input [5:0]s_axi_ctrl_AWADDR;
  input s_axi_ctrl_WVALID;
  output s_axi_ctrl_WREADY;
  input [31:0]s_axi_ctrl_WDATA;
  input [3:0]s_axi_ctrl_WSTRB;
  input s_axi_ctrl_ARVALID;
  output s_axi_ctrl_ARREADY;
  input [5:0]s_axi_ctrl_ARADDR;
  output s_axi_ctrl_RVALID;
  input s_axi_ctrl_RREADY;
  output [31:0]s_axi_ctrl_RDATA;
  output [1:0]s_axi_ctrl_RRESP;
  output s_axi_ctrl_BVALID;
  input s_axi_ctrl_BREADY;
  output [1:0]s_axi_ctrl_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [31:0]src_axis_TDATA;
  input [3:0]src_axis_TKEEP;
  input [3:0]src_axis_TSTRB;
  input [0:0]src_axis_TUSER;
  input [0:0]src_axis_TLAST;
  input [0:0]src_axis_TID;
  input [0:0]src_axis_TDEST;
  output [31:0]dst_axis_TDATA;
  output [3:0]dst_axis_TKEEP;
  output [3:0]dst_axis_TSTRB;
  output [0:0]dst_axis_TUSER;
  output [0:0]dst_axis_TLAST;
  output [0:0]dst_axis_TID;
  output [0:0]dst_axis_TDEST;
  input src_axis_TVALID;
  output src_axis_TREADY;
  output dst_axis_TVALID;
  input dst_axis_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire AXIvideo2Mat_U0_n_30;
  wire AXIvideo2Mat_U0_n_31;
  wire AXIvideo2Mat_U0_n_32;
  wire AXIvideo2Mat_U0_n_33;
  wire AXIvideo2Mat_U0_n_34;
  wire AXIvideo2Mat_U0_n_35;
  wire AXIvideo2Mat_U0_n_36;
  wire AXIvideo2Mat_U0_n_4;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_0;
  wire CvtColor_U0_n_2;
  wire CvtColor_U0_n_7;
  wire CvtColor_U0_n_8;
  wire [7:0]CvtColor_U0_p_dst_data_stream_V_din;
  wire CvtColor_U0_p_src_data_stream_0_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_n_17;
  wire Dilate_U0_n_20;
  wire Dilate_U0_n_23;
  wire Dilate_U0_n_24;
  wire Dilate_U0_n_25;
  wire Dilate_U0_n_27;
  wire Dilate_U0_n_28;
  wire [7:0]Dilate_U0_p_dst_data_stream_V_din;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire Dilate_U0_p_src_rows_V_read;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_n_0;
  wire Duplicate_U0_n_2;
  wire Duplicate_U0_n_5;
  wire Duplicate_U0_n_6;
  wire Duplicate_U0_n_7;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire Duplicate_U0_src_rows_V_read;
  wire FAST_t_opr_U0_ap_ready;
  wire FAST_t_opr_U0_ap_start;
  wire FAST_t_opr_U0_n_1;
  wire FAST_t_opr_U0_n_4;
  wire FAST_t_opr_U0_n_5;
  wire FAST_t_opr_U0_n_6;
  wire FAST_t_opr_U0_n_7;
  wire FAST_t_opr_U0_n_9;
  wire FAST_t_opr_U0_p_src_data_stream_V_read;
  wire FAST_t_opr_U0_p_src_rows_V_read;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_rows_V_read;
  wire Mat2AXIvideo_U0_n_1;
  wire Mat2AXIvideo_U0_n_2;
  wire Mat2AXIvideo_U0_n_7;
  wire PaintMask_U0_ap_ready;
  wire PaintMask_U0_ap_start;
  wire PaintMask_U0_n_0;
  wire PaintMask_U0_n_1;
  wire PaintMask_U0_n_10;
  wire PaintMask_U0_n_3;
  wire PaintMask_U0_n_8;
  wire PaintMask_U0_n_9;
  wire [7:0]PaintMask_U0_p_dst_data_stream_0_V_din;
  wire [7:0]PaintMask_U0_p_dst_data_stream_1_V_din;
  wire [7:0]PaintMask_U0_p_dst_data_stream_2_V_din;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire PaintMask_U0_p_src_rows_V_read;
  wire [7:7]\SRL_SIG_reg[0]_9 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_3;
  wire ap_CS_fsm_state2_8;
  wire ap_clk;
  wire ap_condition_564;
  wire ap_condition_94;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2Mat_U0_ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0;
  wire [9:0]cols;
  wire dmask_data_stream_0_U_n_2;
  wire dmask_data_stream_0_empty_n;
  wire dmask_data_stream_0_full_n;
  wire [23:0]\^dst_axis_TDATA ;
  wire [0:0]dst_axis_TLAST;
  wire dst_axis_TREADY;
  wire [0:0]dst_axis_TUSER;
  wire dst_axis_TVALID;
  wire [8:0]gray_cols_V_channel_dout;
  wire gray_cols_V_channel_empty_n;
  wire gray_cols_V_channel_full_n;
  wire [7:0]gray_data_stream_0_s_dout;
  wire gray_data_stream_0_s_empty_n;
  wire gray_data_stream_0_s_full_n;
  wire [7:0]gray_rows_V_channel_dout;
  wire gray_rows_V_channel_empty_n;
  wire gray_rows_V_channel_full_n;
  wire image_core_ctrl_s_axi_U_n_0;
  wire image_core_ctrl_s_axi_U_n_2;
  wire internal_full_n;
  wire interrupt;
  wire [7:0]k_buf_0_val_3_q0;
  wire k_buf_0_val_4_d11;
  wire [7:0]k_buf_0_val_4_q0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_10;
  wire mOutPtr110_out_4;
  wire mask_cols_V_channel_U_n_19;
  wire mask_cols_V_channel_U_n_2;
  wire mask_cols_V_channel_U_n_3;
  wire mask_cols_V_channel_U_n_4;
  wire mask_cols_V_channel_U_n_5;
  wire mask_cols_V_channel_U_n_6;
  wire mask_cols_V_channel_U_n_7;
  wire mask_cols_V_channel_U_n_8;
  wire [9:0]mask_cols_V_channel_dout;
  wire mask_cols_V_channel_empty_n;
  wire mask_cols_V_channel_full_n;
  wire mask_data_stream_0_s_U_n_0;
  wire mask_data_stream_0_s_U_n_10;
  wire mask_data_stream_0_s_U_n_11;
  wire mask_data_stream_0_s_U_n_12;
  wire mask_data_stream_0_s_U_n_13;
  wire mask_data_stream_0_s_U_n_14;
  wire mask_data_stream_0_s_U_n_15;
  wire mask_data_stream_0_s_U_n_16;
  wire mask_data_stream_0_s_U_n_17;
  wire mask_data_stream_0_s_U_n_18;
  wire mask_data_stream_0_s_U_n_19;
  wire mask_data_stream_0_s_U_n_4;
  wire mask_data_stream_0_s_U_n_5;
  wire mask_data_stream_0_s_U_n_6;
  wire mask_data_stream_0_s_U_n_7;
  wire mask_data_stream_0_s_U_n_8;
  wire mask_data_stream_0_s_U_n_9;
  wire [7:7]mask_data_stream_0_s_dout;
  wire mask_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire mask_rows_V_channel_U_n_2;
  wire [8:0]mask_rows_V_channel_dout;
  wire mask_rows_V_channel_empty_n;
  wire mask_rows_V_channel_full_n;
  wire p_4_in;
  wire p_dst_cols_V_channel_U_n_0;
  wire p_dst_cols_V_channel_U_n_10;
  wire p_dst_cols_V_channel_U_n_11;
  wire p_dst_cols_V_channel_U_n_12;
  wire p_dst_cols_V_channel_U_n_13;
  wire p_dst_cols_V_channel_U_n_14;
  wire p_dst_cols_V_channel_U_n_15;
  wire p_dst_cols_V_channel_U_n_2;
  wire p_dst_cols_V_channel_U_n_3;
  wire p_dst_cols_V_channel_U_n_6;
  wire p_dst_cols_V_channel_U_n_7;
  wire p_dst_cols_V_channel_U_n_8;
  wire p_dst_cols_V_channel_U_n_9;
  wire [9:0]p_dst_cols_V_channel_dout;
  wire p_dst_cols_V_channel_empty_n;
  wire [7:0]p_dst_data_stream_0_s_dout;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_0_s_full_n;
  wire p_dst_data_stream_1_s_U_n_2;
  wire [7:0]p_dst_data_stream_1_s_dout;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_1_s_full_n;
  wire [7:0]p_dst_data_stream_2_s_dout;
  wire p_dst_data_stream_2_s_empty_n;
  wire p_dst_data_stream_2_s_full_n;
  wire [8:0]p_dst_rows_V_channel_dout;
  wire p_dst_rows_V_channel_empty_n;
  wire p_dst_rows_V_channel_full_n;
  wire [9:0]p_src_cols_V_channel3_dout;
  wire p_src_cols_V_channel3_empty_n;
  wire p_src_cols_V_channel3_full_n;
  wire [9:0]p_src_cols_V_channel_dout;
  wire p_src_cols_V_channel_empty_n;
  wire p_src_cols_V_channel_full_n;
  wire [7:0]p_src_data_stream_0_s_dout;
  wire p_src_data_stream_0_s_empty_n;
  wire p_src_data_stream_0_s_full_n;
  wire [7:0]p_src_data_stream_1_s_dout;
  wire p_src_data_stream_1_s_empty_n;
  wire p_src_data_stream_1_s_full_n;
  wire [7:0]p_src_data_stream_2_s_dout;
  wire p_src_data_stream_2_s_empty_n;
  wire p_src_data_stream_2_s_full_n;
  wire [8:0]p_src_rows_V_channel3_dout;
  wire p_src_rows_V_channel3_empty_n;
  wire p_src_rows_V_channel3_full_n;
  wire [8:0]p_src_rows_V_channel_dout;
  wire p_src_rows_V_channel_empty_n;
  wire p_src_rows_V_channel_full_n;
  wire real_start_status_reg;
  wire [8:0]rows;
  wire [5:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [5:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire s_axi_ctrl_BVALID;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire s_axi_ctrl_WREADY;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_11;
  wire shiftReg_ce_2;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire [9:0]src0_cols_V_channel_dout;
  wire src0_cols_V_channel_empty_n;
  wire src0_cols_V_channel_full_n;
  wire [7:0]src0_data_stream_0_s_dout;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_0_s_full_n;
  wire src0_data_stream_1_s_U_n_2;
  wire src0_data_stream_1_s_U_n_3;
  wire [7:0]src0_data_stream_1_s_dout;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_1_s_full_n;
  wire [7:0]src0_data_stream_2_s_dout;
  wire src0_data_stream_2_s_empty_n;
  wire src0_data_stream_2_s_full_n;
  wire [8:0]src0_rows_V_channel_dout;
  wire src0_rows_V_channel_empty_n;
  wire src0_rows_V_channel_full_n;
  wire [9:0]src1_cols_V_channel_dout;
  wire src1_cols_V_channel_empty_n;
  wire src1_cols_V_channel_full_n;
  wire [7:0]src1_data_stream_0_s_dout;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire [7:0]src1_data_stream_1_s_dout;
  wire src1_data_stream_1_s_empty_n;
  wire src1_data_stream_1_s_full_n;
  wire [7:0]src1_data_stream_2_s_dout;
  wire src1_data_stream_2_s_empty_n;
  wire src1_data_stream_2_s_full_n;
  wire src1_rows_V_channel_U_n_0;
  wire [8:0]src1_rows_V_channel_dout;
  wire src1_rows_V_channel_empty_n;
  wire [31:0]src_axis_TDATA;
  wire [0:0]src_axis_TLAST;
  wire src_axis_TREADY;
  wire [0:0]src_axis_TUSER;
  wire src_axis_TVALID;
  wire start_control_reg;
  wire start_for_CvtColoUhA_U_n_1;
  wire start_for_CvtColoUhA_U_n_2;
  wire start_for_Dilate_U0_U_n_0;
  wire start_for_Dilate_U0_U_n_3;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIXh4_U_n_0;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [7:0]threhold;
  wire threhold_channel_U_n_0;
  wire threhold_channel_U_n_10;
  wire threhold_channel_U_n_11;
  wire threhold_channel_U_n_12;
  wire threhold_channel_U_n_13;
  wire threhold_channel_U_n_14;
  wire threhold_channel_U_n_17;
  wire threhold_channel_U_n_9;
  wire [7:0]threhold_channel_dout;
  wire threhold_channel_empty_n;
  wire threhold_channel_full_n;
  wire [7:1]tmp_2_fu_292_p2;
  wire [0:0]tmp_3_fu_298_p2;
  wire [0:0]tmp_i_fu_270_p2;
  wire [8:1]tmp_s_fu_286_p2;

  assign dst_axis_TDATA[31] = \<const1> ;
  assign dst_axis_TDATA[30] = \<const1> ;
  assign dst_axis_TDATA[29] = \<const1> ;
  assign dst_axis_TDATA[28] = \<const1> ;
  assign dst_axis_TDATA[27] = \<const1> ;
  assign dst_axis_TDATA[26] = \<const1> ;
  assign dst_axis_TDATA[25] = \<const1> ;
  assign dst_axis_TDATA[24] = \<const1> ;
  assign dst_axis_TDATA[23:0] = \^dst_axis_TDATA [23:0];
  assign dst_axis_TDEST[0] = \<const0> ;
  assign dst_axis_TID[0] = \<const0> ;
  assign dst_axis_TKEEP[3] = \<const1> ;
  assign dst_axis_TKEEP[2] = \<const1> ;
  assign dst_axis_TKEEP[1] = \<const1> ;
  assign dst_axis_TKEEP[0] = \<const1> ;
  assign dst_axis_TSTRB[3] = \<const0> ;
  assign dst_axis_TSTRB[2] = \<const0> ;
  assign dst_axis_TSTRB[1] = \<const0> ;
  assign dst_axis_TSTRB[0] = \<const0> ;
  assign s_axi_ctrl_BRESP[1] = \<const0> ;
  assign s_axi_ctrl_BRESP[0] = \<const0> ;
  assign s_axi_ctrl_RRESP[1] = \<const0> ;
  assign s_axi_ctrl_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .D(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .Q(AXIvideo2Mat_U0_n_4),
        .\SRL_SIG_reg[0][7] (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .\SRL_SIG_reg[1][8] (p_src_rows_V_channel_dout),
        .\SRL_SIG_reg[1][9] (p_src_cols_V_channel_dout),
        .ap_clk(ap_clk),
        .ap_condition_564(ap_condition_564),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(AXIvideo2Mat_U0_n_35),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0(AXIvideo2Mat_U0_n_36),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_1(image_core_ctrl_s_axi_U_n_0),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_30),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_31),
        .internal_empty_n_reg_1(AXIvideo2Mat_U0_n_32),
        .internal_empty_n_reg_2(AXIvideo2Mat_U0_n_33),
        .internal_empty_n_reg_3(AXIvideo2Mat_U0_n_34),
        .p_src_cols_V_channel3_full_n(p_src_cols_V_channel3_full_n),
        .p_src_cols_V_channel_empty_n(p_src_cols_V_channel_empty_n),
        .p_src_data_stream_0_s_full_n(p_src_data_stream_0_s_full_n),
        .p_src_data_stream_1_s_full_n(p_src_data_stream_1_s_full_n),
        .p_src_data_stream_2_s_full_n(p_src_data_stream_2_s_full_n),
        .p_src_rows_V_channel3_full_n(p_src_rows_V_channel3_full_n),
        .p_src_rows_V_channel_empty_n(p_src_rows_V_channel_empty_n),
        .real_start_status_reg(real_start_status_reg),
        .shiftReg_ce(shiftReg_ce_11),
        .src_axis_TDATA(src_axis_TDATA[23:0]),
        .src_axis_TLAST(src_axis_TLAST),
        .src_axis_TREADY(src_axis_TREADY),
        .src_axis_TUSER(src_axis_TUSER),
        .src_axis_TVALID(src_axis_TVALID),
        .start_control_reg(start_control_reg),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit1217_p Block_Mat_exit1217_p_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor CvtColor_U0
       (.B(src0_data_stream_0_s_dout),
        .CO(CvtColor_U0_n_0),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .E(shiftReg_ce),
        .FAST_t_opr_U0_p_src_data_stream_V_read(FAST_t_opr_U0_p_src_data_stream_V_read),
        .Q({ap_CS_fsm_state2,CvtColor_U0_n_2}),
        .\SRL_SIG_reg[0][7] (CvtColor_U0_p_dst_data_stream_V_din),
        .\SRL_SIG_reg[1][7] (src0_data_stream_2_s_dout),
        .\SRL_SIG_reg[1][7]_0 (src0_data_stream_1_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .\int_rows_reg[8] (src0_rows_V_channel_dout),
        .internal_empty_n_reg(src0_data_stream_1_s_U_n_3),
        .internal_full_n_reg(CvtColor_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (CvtColor_U0_n_7),
        .out(src0_cols_V_channel_dout),
        .src0_cols_V_channel_empty_n(src0_cols_V_channel_empty_n),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .src0_rows_V_channel_empty_n(src0_rows_V_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Dilate Dilate_U0
       (.D(tmp_s_fu_286_p2),
        .DIADI(mask_data_stream_0_s_dout),
        .DOBDO(k_buf_0_val_3_q0),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .Dilate_U0_p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
        .E(shiftReg_ce_2),
        .PaintMask_U0_p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
        .Q(Dilate_U0_n_17),
        .\SRL_SIG_reg[0][7] (Dilate_U0_p_dst_data_stream_V_din),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (FAST_t_opr_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dmask_data_stream_0_empty_n(dmask_data_stream_0_empty_n),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .if_dout(mask_rows_V_channel_dout),
        .\int_cols_reg[0] (mask_cols_V_channel_U_n_19),
        .\int_cols_reg[7] ({mask_cols_V_channel_U_n_2,mask_cols_V_channel_U_n_3,mask_cols_V_channel_U_n_4,mask_cols_V_channel_U_n_5,mask_cols_V_channel_U_n_6,mask_cols_V_channel_U_n_7,mask_cols_V_channel_U_n_8}),
        .\int_cols_reg[9] (mask_cols_V_channel_dout),
        .\int_rows_reg[0] ({mask_rows_V_channel_U_n_2,tmp_3_fu_298_p2}),
        .\int_rows_reg[6] (tmp_2_fu_292_p2),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(Dilate_U0_n_24),
        .internal_full_n_reg_0(Dilate_U0_n_25),
        .internal_full_n_reg_1(Dilate_U0_n_28),
        .internal_full_n_reg_2(start_for_Dilate_U0_U_n_0),
        .internal_full_n_reg_3(start_for_Mat2AXIXh4_U_n_0),
        .k_buf_0_val_4_d11(k_buf_0_val_4_d11),
        .mOutPtr110_out(mOutPtr110_out_1),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .\mOutPtr_reg[0] (Dilate_U0_n_20),
        .\mOutPtr_reg[0]_0 (Dilate_U0_n_23),
        .\mOutPtr_reg[0]_1 (mask_data_stream_0_s_U_n_0),
        .\mOutPtr_reg[3] (Dilate_U0_n_27),
        .mask_cols_V_channel_empty_n(mask_cols_V_channel_empty_n),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .mask_rows_V_channel_empty_n(mask_rows_V_channel_empty_n),
        .ram_reg({mask_data_stream_0_s_U_n_4,mask_data_stream_0_s_U_n_5,mask_data_stream_0_s_U_n_6,mask_data_stream_0_s_U_n_7,mask_data_stream_0_s_U_n_8,mask_data_stream_0_s_U_n_9,mask_data_stream_0_s_U_n_10,mask_data_stream_0_s_U_n_11}),
        .ram_reg_0({mask_data_stream_0_s_U_n_12,mask_data_stream_0_s_U_n_13,mask_data_stream_0_s_U_n_14,mask_data_stream_0_s_U_n_15,mask_data_stream_0_s_U_n_16,mask_data_stream_0_s_U_n_17,mask_data_stream_0_s_U_n_18,mask_data_stream_0_s_U_n_19}),
        .\right_border_buf_0_2_fu_140_reg[7]_0 (k_buf_0_val_4_q0),
        .tmp_i_fu_270_p2(tmp_i_fu_270_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Duplicate Duplicate_U0
       (.CO(Duplicate_U0_n_0),
        .D(p_src_cols_V_channel3_dout),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .Duplicate_U0_src_rows_V_read(Duplicate_U0_src_rows_V_read),
        .Q({ap_CS_fsm_state2_3,Duplicate_U0_n_2}),
        .\SRL_SIG_reg[1][8] (p_src_rows_V_channel3_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg(Duplicate_U0_n_5),
        .internal_empty_n_reg_0(Duplicate_U0_n_6),
        .internal_empty_n_reg_1(Duplicate_U0_n_7),
        .internal_full_n_reg(src0_data_stream_1_s_U_n_2),
        .p_src_cols_V_channel3_empty_n(p_src_cols_V_channel3_empty_n),
        .p_src_rows_V_channel3_empty_n(p_src_rows_V_channel3_empty_n),
        .src0_data_stream_0_s_full_n(src0_data_stream_0_s_full_n),
        .src0_data_stream_1_s_full_n(src0_data_stream_1_s_full_n),
        .src0_data_stream_2_s_full_n(src0_data_stream_2_s_full_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FAST_t_opr FAST_t_opr_U0
       (.Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .FAST_t_opr_U0_ap_ready(FAST_t_opr_U0_ap_ready),
        .FAST_t_opr_U0_ap_start(FAST_t_opr_U0_ap_start),
        .FAST_t_opr_U0_p_src_data_stream_V_read(FAST_t_opr_U0_p_src_data_stream_V_read),
        .FAST_t_opr_U0_p_src_rows_V_read(FAST_t_opr_U0_p_src_rows_V_read),
        .Q(FAST_t_opr_U0_n_9),
        .\SRL_SIG_reg[0][7] (FAST_t_opr_U0_n_6),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_9 ),
        .ap_clk(ap_clk),
        .ap_condition_94(ap_condition_94),
        .ap_enable_reg_pp0_iter3_reg_0(FAST_t_opr_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gray_cols_V_channel_empty_n(gray_cols_V_channel_empty_n),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .gray_rows_V_channel_empty_n(gray_rows_V_channel_empty_n),
        .if_dout(gray_cols_V_channel_dout),
        .\int_rows_reg[7] (gray_rows_V_channel_dout),
        .\int_threhold_reg[0] (threhold_channel_U_n_17),
        .\int_threhold_reg[1] (threhold_channel_U_n_14),
        .\int_threhold_reg[2] (threhold_channel_U_n_13),
        .\int_threhold_reg[3] (threhold_channel_U_n_12),
        .\int_threhold_reg[4] (threhold_channel_U_n_11),
        .\int_threhold_reg[6] (threhold_channel_U_n_10),
        .\int_threhold_reg[6]_0 (threhold_channel_U_n_9),
        .\int_threhold_reg[7] (threhold_channel_dout),
        .\int_threhold_reg[7]_0 (threhold_channel_U_n_0),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0] (FAST_t_opr_U0_n_5),
        .\mOutPtr_reg[1] (FAST_t_opr_U0_n_7),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .p_src_data_stream_V_dout(gray_data_stream_0_s_dout),
        .ram_reg(FAST_t_opr_U0_n_4),
        .threhold_channel_empty_n(threhold_channel_empty_n));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo Mat2AXIvideo_U0
       (.\AXI_video_strm_V_data_V_1_state_reg[0]_0 (Mat2AXIvideo_U0_n_1),
        .D({p_dst_data_stream_2_s_dout,p_dst_data_stream_1_s_dout,p_dst_data_stream_0_s_dout}),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
        .Q(Mat2AXIvideo_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_axis_TDATA(\^dst_axis_TDATA ),
        .dst_axis_TLAST(dst_axis_TLAST),
        .dst_axis_TREADY(dst_axis_TREADY),
        .dst_axis_TUSER(dst_axis_TUSER),
        .dst_axis_TVALID(dst_axis_TVALID),
        .if_dout(p_dst_cols_V_channel_dout),
        .\int_cols_reg[8] ({p_dst_cols_V_channel_U_n_7,p_dst_cols_V_channel_U_n_8,p_dst_cols_V_channel_U_n_9,p_dst_cols_V_channel_U_n_10,p_dst_cols_V_channel_U_n_11,p_dst_cols_V_channel_U_n_12,p_dst_cols_V_channel_U_n_13,p_dst_cols_V_channel_U_n_14,p_dst_cols_V_channel_U_n_15}),
        .\int_rows_reg[8] (p_dst_rows_V_channel_dout),
        .internal_empty_n_reg(p_dst_data_stream_1_s_U_n_2),
        .p_dst_cols_V_channel_empty_n(p_dst_cols_V_channel_empty_n),
        .p_dst_data_stream_0_s_empty_n(p_dst_data_stream_0_s_empty_n),
        .p_dst_data_stream_1_s_empty_n(p_dst_data_stream_1_s_empty_n),
        .p_dst_data_stream_2_s_empty_n(p_dst_data_stream_2_s_empty_n),
        .p_dst_rows_V_channel_empty_n(p_dst_rows_V_channel_empty_n),
        .\r_V_reg_276_reg[9]_inv_0 (Mat2AXIvideo_U0_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PaintMask PaintMask_U0
       (.CO(PaintMask_U0_n_1),
        .D(PaintMask_U0_p_dst_data_stream_0_V_din),
        .PaintMask_U0_ap_ready(PaintMask_U0_ap_ready),
        .PaintMask_U0_ap_start(PaintMask_U0_ap_start),
        .PaintMask_U0_p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
        .PaintMask_U0_p_src_rows_V_read(PaintMask_U0_p_src_rows_V_read),
        .Q({ap_CS_fsm_state2_8,PaintMask_U0_n_3}),
        .\SRL_SIG_reg[0][7] (PaintMask_U0_p_dst_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_0 (PaintMask_U0_p_dst_data_stream_2_V_din),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_244_reg[0]_0 (PaintMask_U0_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dmask_data_stream_0_empty_n(dmask_data_stream_0_empty_n),
        .\dout_buf_reg[7] (src1_data_stream_0_s_dout),
        .\dout_buf_reg[7]_0 (src1_data_stream_1_s_dout),
        .\dout_buf_reg[7]_1 (src1_data_stream_2_s_dout),
        .\exitcond_i_reg_244_reg[0]_0 (dmask_data_stream_0_U_n_2),
        .if_dout(src1_cols_V_channel_dout),
        .\int_rows_reg[8] (src1_rows_V_channel_dout),
        .internal_empty_n_reg(Mat2AXIvideo_U0_n_1),
        .internal_full_n_reg(PaintMask_U0_n_8),
        .internal_full_n_reg_0(PaintMask_U0_n_9),
        .internal_full_n_reg_1(PaintMask_U0_n_10),
        .p_4_in(p_4_in),
        .p_dst_data_stream_0_s_empty_n(p_dst_data_stream_0_s_empty_n),
        .p_dst_data_stream_0_s_full_n(p_dst_data_stream_0_s_full_n),
        .p_dst_data_stream_1_s_empty_n(p_dst_data_stream_1_s_empty_n),
        .p_dst_data_stream_1_s_full_n(p_dst_data_stream_1_s_full_n),
        .p_dst_data_stream_2_s_empty_n(p_dst_data_stream_2_s_empty_n),
        .p_dst_data_stream_2_s_full_n(p_dst_data_stream_2_s_full_n),
        .shiftReg_ce(shiftReg_ce_7),
        .shiftReg_ce_0(shiftReg_ce_6),
        .shiftReg_ce_1(shiftReg_ce_5),
        .src1_cols_V_channel_empty_n(src1_cols_V_channel_empty_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_1_s_empty_n(src1_data_stream_1_s_empty_n),
        .src1_data_stream_2_s_empty_n(src1_data_stream_2_s_empty_n),
        .src1_rows_V_channel_empty_n(src1_rows_V_channel_empty_n));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_36),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_dst_cols_V_channel_U_n_6),
        .Q(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_dmask_QgW dmask_data_stream_0_U
       (.D(Dilate_U0_p_dst_data_stream_V_din),
        .E(shiftReg_ce_2),
        .PaintMask_U0_p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(Dilate_U0_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dmask_data_stream_0_empty_n(dmask_data_stream_0_empty_n),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .\exitcond_i_reg_244_reg[0] (PaintMask_U0_n_0),
        .internal_empty_n_reg_0(Dilate_U0_n_28),
        .mOutPtr110_out(mOutPtr110_out_1),
        .p_4_in(p_4_in),
        .\tmp_5_reg_263_reg[0] (dmask_data_stream_0_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_cBew gray_cols_V_channel_U
       (.FAST_t_opr_U0_p_src_rows_V_read(FAST_t_opr_U0_p_src_rows_V_read),
        .Q(cols[8:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gray_cols_V_channel_empty_n(gray_cols_V_channel_empty_n),
        .gray_cols_V_channel_full_n(gray_cols_V_channel_full_n),
        .out(gray_cols_V_channel_dout),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_dOgC gray_data_stream_0_s_U
       (.D(CvtColor_U0_p_dst_data_stream_V_din),
        .E(shiftReg_ce),
        .FAST_t_opr_U0_p_src_data_stream_V_read(FAST_t_opr_U0_p_src_data_stream_V_read),
        .ap_clk(ap_clk),
        .\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] (CvtColor_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out),
        .p_src_data_stream_V_dout(gray_data_stream_0_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_rAem gray_rows_V_channel_U
       (.FAST_t_opr_U0_p_src_rows_V_read(FAST_t_opr_U0_p_src_rows_V_read),
        .Q(rows[7:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gray_rows_V_channel_empty_n(gray_rows_V_channel_empty_n),
        .gray_rows_V_channel_full_n(gray_rows_V_channel_full_n),
        .out(gray_rows_V_channel_dout),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_ctrl_s_axi image_core_ctrl_s_axi_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .FAST_t_opr_U0_ap_start(FAST_t_opr_U0_ap_start),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .PaintMask_U0_ap_start(PaintMask_U0_ap_start),
        .Q(Duplicate_U0_n_2),
        .RVALID(s_axi_ctrl_RVALID),
        .\ap_CS_fsm_reg[0] (CvtColor_U0_n_2),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_4),
        .\ap_CS_fsm_reg[0]_1 (PaintMask_U0_n_3),
        .\ap_CS_fsm_reg[0]_2 (FAST_t_opr_U0_n_9),
        .\ap_CS_fsm_reg[3] (AXIvideo2Mat_U0_n_35),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2Mat_U0_ap_start(ap_sync_AXIvideo2Mat_U0_ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(image_core_ctrl_s_axi_U_n_2),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .cols(cols),
        .internal_empty_n_reg(start_for_Dilate_U0_U_n_3),
        .interrupt(interrupt),
        .out({s_axi_ctrl_BVALID,s_axi_ctrl_WREADY}),
        .real_start_status_reg(real_start_status_reg),
        .rows(rows),
        .s_axi_ctrl_ARADDR(s_axi_ctrl_ARADDR),
        .s_axi_ctrl_ARREADY(s_axi_ctrl_ARREADY),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_AWADDR(s_axi_ctrl_AWADDR),
        .s_axi_ctrl_AWREADY(s_axi_ctrl_AWREADY),
        .s_axi_ctrl_AWVALID(s_axi_ctrl_AWVALID),
        .s_axi_ctrl_BREADY(s_axi_ctrl_BREADY),
        .s_axi_ctrl_RDATA(s_axi_ctrl_RDATA),
        .s_axi_ctrl_RREADY(s_axi_ctrl_RREADY),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID),
        .start_control_reg_reg(image_core_ctrl_s_axi_U_n_0),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .threhold(threhold));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_czec mask_cols_V_channel_U
       (.D(tmp_s_fu_286_p2),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Dilate_U0_p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
        .Q(Dilate_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols),
        .mask_cols_V_channel_empty_n(mask_cols_V_channel_empty_n),
        .mask_cols_V_channel_full_n(mask_cols_V_channel_full_n),
        .mask_rows_V_channel_empty_n(mask_rows_V_channel_empty_n),
        .out(mask_cols_V_channel_dout),
        .shiftReg_ce(shiftReg_ce_11),
        .tmp_i_fu_270_p2(tmp_i_fu_270_p2),
        .\tmp_i_reg_950_reg[1] (mask_cols_V_channel_U_n_19),
        .\tmp_i_reg_950_reg[8] ({mask_cols_V_channel_U_n_2,mask_cols_V_channel_U_n_3,mask_cols_V_channel_U_n_4,mask_cols_V_channel_U_n_5,mask_cols_V_channel_U_n_6,mask_cols_V_channel_U_n_7,mask_cols_V_channel_U_n_8}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_dPgM mask_data_stream_0_s_U
       (.DIADI(mask_data_stream_0_s_dout),
        .DOBDO(k_buf_0_val_3_q0),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_9 ),
        .ap_clk(ap_clk),
        .ap_condition_94(ap_condition_94),
        .ap_enable_reg_pp0_iter12_reg(FAST_t_opr_U0_n_4),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (FAST_t_opr_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(Dilate_U0_n_20),
        .internal_empty_n_reg_1(FAST_t_opr_U0_n_7),
        .internal_full_n_reg_0(FAST_t_opr_U0_n_6),
        .k_buf_0_val_4_d11(k_buf_0_val_4_d11),
        .mOutPtr110_out(mOutPtr110_out_4),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .ram_reg(mask_data_stream_0_s_U_n_0),
        .ram_reg_0({mask_data_stream_0_s_U_n_4,mask_data_stream_0_s_U_n_5,mask_data_stream_0_s_U_n_6,mask_data_stream_0_s_U_n_7,mask_data_stream_0_s_U_n_8,mask_data_stream_0_s_U_n_9,mask_data_stream_0_s_U_n_10,mask_data_stream_0_s_U_n_11}),
        .ram_reg_1({mask_data_stream_0_s_U_n_12,mask_data_stream_0_s_U_n_13,mask_data_stream_0_s_U_n_14,mask_data_stream_0_s_U_n_15,mask_data_stream_0_s_U_n_16,mask_data_stream_0_s_U_n_17,mask_data_stream_0_s_U_n_18,mask_data_stream_0_s_U_n_19}),
        .ram_reg_2(k_buf_0_val_4_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_ryd2 mask_rows_V_channel_U
       (.Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Dilate_U0_p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
        .Q(Dilate_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows),
        .mask_cols_V_channel_empty_n(mask_cols_V_channel_empty_n),
        .mask_rows_V_channel_empty_n(mask_rows_V_channel_empty_n),
        .mask_rows_V_channel_full_n(mask_rows_V_channel_full_n),
        .out(mask_rows_V_channel_dout),
        .shiftReg_ce(shiftReg_ce_11),
        .\tmp_2_reg_966_reg[7] (tmp_2_fu_292_p2),
        .\tmp_3_reg_971_reg[1] ({mask_rows_V_channel_U_n_2,tmp_3_fu_298_p2}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_tde p_dst_cols_V_channel_U
       (.E(p_dst_cols_V_channel_U_n_3),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
        .Q(Mat2AXIvideo_U0_n_2),
        .\ap_CS_fsm_reg[3] (AXIvideo2Mat_U0_n_35),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(p_dst_cols_V_channel_U_n_6),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0(image_core_ctrl_s_axi_U_n_2),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_1(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .gray_cols_V_channel_full_n(gray_cols_V_channel_full_n),
        .gray_rows_V_channel_full_n(gray_rows_V_channel_full_n),
        .if_din(cols),
        .\int_cols_reg[4] (Mat2AXIvideo_U0_n_7),
        .internal_empty_n_reg_0(p_dst_cols_V_channel_U_n_0),
        .internal_empty_n_reg_1(p_dst_cols_V_channel_U_n_2),
        .internal_full_n_reg_0(src1_rows_V_channel_U_n_0),
        .mOutPtr110_out(mOutPtr110_out_10),
        .mask_rows_V_channel_full_n(mask_rows_V_channel_full_n),
        .out(p_dst_cols_V_channel_dout),
        .p_dst_cols_V_channel_empty_n(p_dst_cols_V_channel_empty_n),
        .p_dst_rows_V_channel_empty_n(p_dst_rows_V_channel_empty_n),
        .p_dst_rows_V_channel_full_n(p_dst_rows_V_channel_full_n),
        .p_src_cols_V_channel_full_n(p_src_cols_V_channel_full_n),
        .p_src_rows_V_channel_full_n(p_src_rows_V_channel_full_n),
        .\r_V_reg_276_reg[9]_inv ({p_dst_cols_V_channel_U_n_7,p_dst_cols_V_channel_U_n_8,p_dst_cols_V_channel_U_n_9,p_dst_cols_V_channel_U_n_10,p_dst_cols_V_channel_U_n_11,p_dst_cols_V_channel_U_n_12,p_dst_cols_V_channel_U_n_13,p_dst_cols_V_channel_U_n_14,p_dst_cols_V_channel_U_n_15}),
        .shiftReg_ce(shiftReg_ce_11),
        .src0_rows_V_channel_full_n(src0_rows_V_channel_full_n),
        .src1_cols_V_channel_full_n(src1_cols_V_channel_full_n),
        .threhold_channel_full_n(threhold_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Rg6 p_dst_data_stream_0_s_U
       (.D(p_dst_data_stream_0_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(PaintMask_U0_n_10),
        .internal_empty_n_reg_1(Mat2AXIvideo_U0_n_1),
        .p_dst_data_stream_0_s_empty_n(p_dst_data_stream_0_s_empty_n),
        .p_dst_data_stream_0_s_full_n(p_dst_data_stream_0_s_full_n),
        .shiftReg_ce(shiftReg_ce_7),
        .\tmp_3_reg_253_reg[7] (PaintMask_U0_p_dst_data_stream_0_V_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Shg p_dst_data_stream_1_s_U
       (.\AXI_video_strm_V_data_V_1_state_reg[1] (p_dst_data_stream_1_s_U_n_2),
        .D(p_dst_data_stream_1_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(PaintMask_U0_n_9),
        .internal_empty_n_reg_1(Mat2AXIvideo_U0_n_1),
        .p_dst_data_stream_0_s_empty_n(p_dst_data_stream_0_s_empty_n),
        .p_dst_data_stream_1_s_empty_n(p_dst_data_stream_1_s_empty_n),
        .p_dst_data_stream_1_s_full_n(p_dst_data_stream_1_s_full_n),
        .p_dst_data_stream_2_s_empty_n(p_dst_data_stream_2_s_empty_n),
        .shiftReg_ce(shiftReg_ce_6),
        .\tmp_4_reg_258_reg[7] (PaintMask_U0_p_dst_data_stream_1_V_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Thq p_dst_data_stream_2_s_U
       (.D(p_dst_data_stream_2_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(PaintMask_U0_n_8),
        .internal_empty_n_reg_1(Mat2AXIvideo_U0_n_1),
        .p_dst_data_stream_2_s_empty_n(p_dst_data_stream_2_s_empty_n),
        .p_dst_data_stream_2_s_full_n(p_dst_data_stream_2_s_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .\tmp_5_reg_263_reg[7] (PaintMask_U0_p_dst_data_stream_2_V_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_sc4 p_dst_rows_V_channel_U
       (.E(p_dst_cols_V_channel_U_n_3),
        .Mat2AXIvideo_U0_img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(rows),
        .mOutPtr110_out(mOutPtr110_out_10),
        .out(p_dst_rows_V_channel_dout),
        .p_dst_rows_V_channel_empty_n(p_dst_rows_V_channel_empty_n),
        .p_dst_rows_V_channel_full_n(p_dst_rows_V_channel_full_n),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Hfu p_src_cols_V_channel3_U
       (.AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .D(p_src_cols_V_channel3_dout),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_rows_V_read(Duplicate_U0_src_rows_V_read),
        .Q(Duplicate_U0_n_2),
        .\SRL_SIG_reg[1][9] (p_src_cols_V_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_34),
        .p_src_cols_V_channel3_empty_n(p_src_cols_V_channel3_empty_n),
        .p_src_cols_V_channel3_full_n(p_src_cols_V_channel3_full_n),
        .p_src_rows_V_channel3_empty_n(p_src_rows_V_channel3_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_rcU p_src_cols_V_channel_U
       (.AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .\SRL_SIG_reg[0][9] (p_src_cols_V_channel_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(cols),
        .internal_full_n_reg_0(p_dst_cols_V_channel_U_n_2),
        .p_src_cols_V_channel_empty_n(p_src_cols_V_channel_empty_n),
        .p_src_cols_V_channel_full_n(p_src_cols_V_channel_full_n),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_DeQ p_src_data_stream_0_s_U
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_0_s_dout),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_30),
        .p_src_data_stream_0_s_empty_n(p_src_data_stream_0_s_empty_n),
        .p_src_data_stream_0_s_full_n(p_src_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ee0 p_src_data_stream_1_s_U
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .D(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_1_s_dout),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_31),
        .p_src_data_stream_1_s_empty_n(p_src_data_stream_1_s_empty_n),
        .p_src_data_stream_1_s_full_n(p_src_data_stream_1_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ffa p_src_data_stream_2_s_U
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .D(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_2_s_dout),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_32),
        .p_src_data_stream_2_s_empty_n(p_src_data_stream_2_s_empty_n),
        .p_src_data_stream_2_s_full_n(p_src_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Gfk p_src_rows_V_channel3_U
       (.AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .D(p_src_rows_V_channel_dout),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_rows_V_read(Duplicate_U0_src_rows_V_read),
        .Q(Duplicate_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_33),
        .p_src_cols_V_channel3_empty_n(p_src_cols_V_channel3_empty_n),
        .p_src_rows_V_channel3_empty_n(p_src_rows_V_channel3_empty_n),
        .p_src_rows_V_channel3_full_n(p_src_rows_V_channel3_full_n),
        .\tmp_reg_216_reg[8] (p_src_rows_V_channel3_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_qcK p_src_rows_V_channel_U
       (.AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .D(p_src_rows_V_channel_dout),
        .ap_clk(ap_clk),
        .ap_condition_564(ap_condition_564),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(image_core_ctrl_s_axi_U_n_0),
        .if_din(rows),
        .internal_full_n_reg_0(p_dst_cols_V_channel_U_n_0),
        .p_src_cols_V_channel3_full_n(p_src_cols_V_channel3_full_n),
        .p_src_cols_V_channel_empty_n(p_src_cols_V_channel_empty_n),
        .p_src_rows_V_channel3_full_n(p_src_rows_V_channel3_full_n),
        .p_src_rows_V_channel_empty_n(p_src_rows_V_channel_empty_n),
        .p_src_rows_V_channel_full_n(p_src_rows_V_channel_full_n),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_cvdy src0_cols_V_channel_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Q(CvtColor_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols(cols),
        .internal_empty_n_reg_0(start_for_CvtColoUhA_U_n_2),
        .out(src0_cols_V_channel_dout),
        .shiftReg_ce(shiftReg_ce_11),
        .src0_cols_V_channel_empty_n(src0_cols_V_channel_empty_n),
        .src0_cols_V_channel_full_n(src0_cols_V_channel_full_n),
        .src0_rows_V_channel_empty_n(src0_rows_V_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dIfE src0_data_stream_0_s_U
       (.B(src0_data_stream_0_s_dout),
        .CvtColor_U0_p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_0_s_dout),
        .internal_full_n_reg_0(Duplicate_U0_n_5),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_0_s_full_n(src0_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dJfO src0_data_stream_1_s_U
       (.CvtColor_U0_p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .\ap_CS_fsm_reg[3] (src0_data_stream_1_s_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_1_s_dout),
        .internal_full_n_reg_0(Duplicate_U0_n_6),
        .p(src0_data_stream_1_s_U_n_3),
        .p_0(src0_data_stream_1_s_dout),
        .p_src_data_stream_0_s_empty_n(p_src_data_stream_0_s_empty_n),
        .p_src_data_stream_1_s_empty_n(p_src_data_stream_1_s_empty_n),
        .p_src_data_stream_2_s_empty_n(p_src_data_stream_2_s_empty_n),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_1_s_full_n(src0_data_stream_1_s_full_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .src1_data_stream_1_s_full_n(src1_data_stream_1_s_full_n),
        .src1_data_stream_2_s_full_n(src1_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dKfY src0_data_stream_2_s_U
       (.CvtColor_U0_p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_2_s_dout),
        .internal_full_n_reg_0(Duplicate_U0_n_7),
        .p_Val2_1_reg_332_reg(src0_data_stream_2_s_dout),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .src0_data_stream_2_s_full_n(src0_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_rudo src0_rows_V_channel_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Q(CvtColor_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_CvtColoUhA_U_n_1),
        .out(src0_rows_V_channel_dout),
        .rows(rows),
        .shiftReg_ce(shiftReg_ce_11),
        .src0_cols_V_channel_empty_n(src0_cols_V_channel_empty_n),
        .src0_rows_V_channel_empty_n(src0_rows_V_channel_empty_n),
        .src0_rows_V_channel_full_n(src0_rows_V_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_cxdS src1_cols_V_channel_U
       (.PaintMask_U0_ap_start(PaintMask_U0_ap_start),
        .PaintMask_U0_p_src_rows_V_read(PaintMask_U0_p_src_rows_V_read),
        .Q(PaintMask_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols(cols),
        .out(src1_cols_V_channel_dout),
        .shiftReg_ce(shiftReg_ce_11),
        .src1_cols_V_channel_empty_n(src1_cols_V_channel_empty_n),
        .src1_cols_V_channel_full_n(src1_cols_V_channel_full_n),
        .src1_rows_V_channel_empty_n(src1_rows_V_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_dLf8 src1_data_stream_0_s_U
       (.Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .PaintMask_U0_p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_0_s_dout),
        .if_dout(src1_data_stream_0_s_dout),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_dMgi src1_data_stream_1_s_U
       (.Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .PaintMask_U0_p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_1_s_dout),
        .if_dout(src1_data_stream_1_s_dout),
        .src1_data_stream_1_s_empty_n(src1_data_stream_1_s_empty_n),
        .src1_data_stream_1_s_full_n(src1_data_stream_1_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_dNgs src1_data_stream_2_s_U
       (.Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .PaintMask_U0_p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(p_src_data_stream_2_s_dout),
        .if_dout(src1_data_stream_2_s_dout),
        .src1_data_stream_2_s_empty_n(src1_data_stream_2_s_empty_n),
        .src1_data_stream_2_s_full_n(src1_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_rwdI src1_rows_V_channel_U
       (.PaintMask_U0_ap_start(PaintMask_U0_ap_start),
        .PaintMask_U0_p_src_rows_V_read(PaintMask_U0_p_src_rows_V_read),
        .Q(PaintMask_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(src1_rows_V_channel_U_n_0),
        .mask_cols_V_channel_full_n(mask_cols_V_channel_full_n),
        .out(src1_rows_V_channel_dout),
        .p_src_rows_V_channel_full_n(p_src_rows_V_channel_full_n),
        .rows(rows),
        .shiftReg_ce(shiftReg_ce_11),
        .src0_cols_V_channel_full_n(src0_cols_V_channel_full_n),
        .src1_cols_V_channel_empty_n(src1_cols_V_channel_empty_n),
        .src1_rows_V_channel_empty_n(src1_rows_V_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoUhA start_for_CvtColoUhA_U
       (.CO(CvtColor_U0_n_0),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Q({ap_CS_fsm_state2,CvtColor_U0_n_2}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .internal_full_n_reg_0(start_for_CvtColoUhA_U_n_1),
        .internal_full_n_reg_1(start_for_CvtColoUhA_U_n_2),
        .internal_full_n_reg_2(start_for_Mat2AXIXh4_U_n_0),
        .shiftReg_ce(shiftReg_ce_11),
        .src0_cols_V_channel_empty_n(src0_cols_V_channel_empty_n),
        .src0_rows_V_channel_empty_n(src0_rows_V_channel_empty_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Dilate_U0 start_for_Dilate_U0_U
       (.Dilate_U0_ap_start(Dilate_U0_ap_start),
        .E(Dilate_U0_n_27),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(Dilate_U0_n_17),
        .\ap_CS_fsm_reg[0] (Mat2AXIvideo_U0_n_2),
        .\ap_CS_fsm_reg[1] (Dilate_U0_n_25),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg_0(start_for_Dilate_U0_U_n_0),
        .internal_full_n_reg_1(Dilate_U0_n_24),
        .mOutPtr110_out(mOutPtr110_out_0),
        .\rdata_reg[2] (start_for_Dilate_U0_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_DuplicaYie start_for_DuplicaYie_U
       (.CO(Duplicate_U0_n_0),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Q(ap_CS_fsm_state2_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2Mat_U0_ap_start(ap_sync_AXIvideo2Mat_U0_ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .start_control_reg(start_control_reg),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_FAST_t_VhK start_for_FAST_t_VhK_U
       (.FAST_t_opr_U0_ap_ready(FAST_t_opr_U0_ap_ready),
        .FAST_t_opr_U0_ap_start(FAST_t_opr_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Mat2AXIXh4_U_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIXh4 start_for_Mat2AXIXh4_U
       (.Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_n_0),
        .internal_full_n_reg_0(start_for_Mat2AXIXh4_U_n_0),
        .shiftReg_ce(shiftReg_ce_11),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_PaintMaWhU start_for_PaintMaWhU_U
       (.CO(PaintMask_U0_n_1),
        .PaintMask_U0_ap_ready(PaintMask_U0_ap_ready),
        .PaintMask_U0_ap_start(PaintMask_U0_ap_start),
        .Q(ap_CS_fsm_state2_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Mat2AXIXh4_U_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_threhoCeG threhold_channel_U
       (.FAST_t_opr_U0_p_src_rows_V_read(FAST_t_opr_U0_p_src_rows_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\b0_reg_5463_reg[1] (threhold_channel_U_n_17),
        .\b0_reg_5463_reg[2] (threhold_channel_U_n_14),
        .\b0_reg_5463_reg[31] (threhold_channel_U_n_0),
        .\b0_reg_5463_reg[3] (threhold_channel_U_n_13),
        .\b0_reg_5463_reg[4] (threhold_channel_U_n_12),
        .\b0_reg_5463_reg[5] (threhold_channel_U_n_11),
        .\b0_reg_5463_reg[6] (threhold_channel_U_n_10),
        .\b0_reg_5463_reg[7] (threhold_channel_U_n_9),
        .in(threhold),
        .out(threhold_channel_dout),
        .shiftReg_ce(shiftReg_ce_11),
        .threhold_channel_empty_n(threhold_channel_empty_n),
        .threhold_channel_full_n(threhold_channel_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_ctrl_s_axi
   (start_control_reg_reg,
    ap_start,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg,
    ap_rst_n_inv,
    ap_sync_AXIvideo2Mat_U0_ap_start,
    out,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_ARREADY,
    RVALID,
    rows,
    cols,
    threhold,
    s_axi_ctrl_RDATA,
    interrupt,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    real_start_status_reg,
    internal_empty_n_reg,
    Duplicate_U0_ap_start,
    Q,
    CvtColor_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    PaintMask_U0_ap_start,
    \ap_CS_fsm_reg[0]_2 ,
    FAST_t_opr_U0_ap_start,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0,
    start_for_Mat2AXIvideo_U0_full_n,
    ap_rst_n,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_WVALID,
    ap_clk,
    s_axi_ctrl_AWADDR,
    \ap_CS_fsm_reg[3] ,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    Mat2AXIvideo_U0_ap_done,
    s_axi_ctrl_RREADY,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_BREADY);
  output start_control_reg_reg;
  output ap_start;
  output ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  output ap_rst_n_inv;
  output ap_sync_AXIvideo2Mat_U0_ap_start;
  output [1:0]out;
  output s_axi_ctrl_AWREADY;
  output s_axi_ctrl_ARREADY;
  output RVALID;
  output [8:0]rows;
  output [9:0]cols;
  output [7:0]threhold;
  output [31:0]s_axi_ctrl_RDATA;
  output interrupt;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input real_start_status_reg;
  input internal_empty_n_reg;
  input Duplicate_U0_ap_start;
  input [0:0]Q;
  input CvtColor_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input PaintMask_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_2 ;
  input FAST_t_opr_U0_ap_start;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0;
  input start_for_Mat2AXIvideo_U0_full_n;
  input ap_rst_n;
  input [5:0]s_axi_ctrl_ARADDR;
  input s_axi_ctrl_WVALID;
  input ap_clk;
  input [5:0]s_axi_ctrl_AWADDR;
  input \ap_CS_fsm_reg[3] ;
  input [31:0]s_axi_ctrl_WDATA;
  input [3:0]s_axi_ctrl_WSTRB;
  input Mat2AXIvideo_U0_ap_done;
  input s_axi_ctrl_RREADY;
  input s_axi_ctrl_ARVALID;
  input s_axi_ctrl_AWVALID;
  input s_axi_ctrl_BREADY;

  wire CvtColor_U0_ap_start;
  wire Duplicate_U0_ap_start;
  wire FAST_t_opr_U0_ap_start;
  wire \FSM_onehot_wstate[0]_i_1_n_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_rstate_reg__0;
  wire Mat2AXIvideo_U0_ap_done;
  wire PaintMask_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2Mat_U0_ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0;
  wire ar_hs;
  wire [9:0]cols;
  wire int_ap_done;
  wire int_ap_done1;
  wire int_ap_done_i_1_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_reg_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire \int_cols_reg_n_0_[10] ;
  wire \int_cols_reg_n_0_[11] ;
  wire \int_cols_reg_n_0_[12] ;
  wire \int_cols_reg_n_0_[13] ;
  wire \int_cols_reg_n_0_[14] ;
  wire \int_cols_reg_n_0_[15] ;
  wire \int_cols_reg_n_0_[16] ;
  wire \int_cols_reg_n_0_[17] ;
  wire \int_cols_reg_n_0_[18] ;
  wire \int_cols_reg_n_0_[19] ;
  wire \int_cols_reg_n_0_[20] ;
  wire \int_cols_reg_n_0_[21] ;
  wire \int_cols_reg_n_0_[22] ;
  wire \int_cols_reg_n_0_[23] ;
  wire \int_cols_reg_n_0_[24] ;
  wire \int_cols_reg_n_0_[25] ;
  wire \int_cols_reg_n_0_[26] ;
  wire \int_cols_reg_n_0_[27] ;
  wire \int_cols_reg_n_0_[28] ;
  wire \int_cols_reg_n_0_[29] ;
  wire \int_cols_reg_n_0_[30] ;
  wire \int_cols_reg_n_0_[31] ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire \int_rows_reg_n_0_[10] ;
  wire \int_rows_reg_n_0_[11] ;
  wire \int_rows_reg_n_0_[12] ;
  wire \int_rows_reg_n_0_[13] ;
  wire \int_rows_reg_n_0_[14] ;
  wire \int_rows_reg_n_0_[15] ;
  wire \int_rows_reg_n_0_[16] ;
  wire \int_rows_reg_n_0_[17] ;
  wire \int_rows_reg_n_0_[18] ;
  wire \int_rows_reg_n_0_[19] ;
  wire \int_rows_reg_n_0_[20] ;
  wire \int_rows_reg_n_0_[21] ;
  wire \int_rows_reg_n_0_[22] ;
  wire \int_rows_reg_n_0_[23] ;
  wire \int_rows_reg_n_0_[24] ;
  wire \int_rows_reg_n_0_[25] ;
  wire \int_rows_reg_n_0_[26] ;
  wire \int_rows_reg_n_0_[27] ;
  wire \int_rows_reg_n_0_[28] ;
  wire \int_rows_reg_n_0_[29] ;
  wire \int_rows_reg_n_0_[30] ;
  wire \int_rows_reg_n_0_[31] ;
  wire \int_rows_reg_n_0_[9] ;
  wire [31:0]int_threhold0;
  wire \int_threhold[31]_i_1_n_0 ;
  wire \int_threhold[31]_i_3_n_0 ;
  wire \int_threhold_reg_n_0_[10] ;
  wire \int_threhold_reg_n_0_[11] ;
  wire \int_threhold_reg_n_0_[12] ;
  wire \int_threhold_reg_n_0_[13] ;
  wire \int_threhold_reg_n_0_[14] ;
  wire \int_threhold_reg_n_0_[15] ;
  wire \int_threhold_reg_n_0_[16] ;
  wire \int_threhold_reg_n_0_[17] ;
  wire \int_threhold_reg_n_0_[18] ;
  wire \int_threhold_reg_n_0_[19] ;
  wire \int_threhold_reg_n_0_[20] ;
  wire \int_threhold_reg_n_0_[21] ;
  wire \int_threhold_reg_n_0_[22] ;
  wire \int_threhold_reg_n_0_[23] ;
  wire \int_threhold_reg_n_0_[24] ;
  wire \int_threhold_reg_n_0_[25] ;
  wire \int_threhold_reg_n_0_[26] ;
  wire \int_threhold_reg_n_0_[27] ;
  wire \int_threhold_reg_n_0_[28] ;
  wire \int_threhold_reg_n_0_[29] ;
  wire \int_threhold_reg_n_0_[30] ;
  wire \int_threhold_reg_n_0_[31] ;
  wire \int_threhold_reg_n_0_[8] ;
  wire \int_threhold_reg_n_0_[9] ;
  wire internal_empty_n_reg;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire real_start_status_reg;
  wire rnext;
  wire [8:0]rows;
  wire [5:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [5:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire [31:0]s_axi_ctrl_WDATA;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire start_control_reg_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire [7:0]threhold;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  assign RVALID = FSM_sequential_rstate_reg__0;
  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[0]_i_1 
       (.I0(s_axi_ctrl_AWVALID),
        .I1(\FSM_onehot_wstate_reg_n_0_[0] ),
        .I2(s_axi_ctrl_BREADY),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_ctrl_AWVALID),
        .I1(\FSM_onehot_wstate_reg_n_0_[0] ),
        .I2(s_axi_ctrl_WVALID),
        .I3(out[0]),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ctrl_WVALID),
        .I1(out[0]),
        .I2(s_axi_ctrl_BREADY),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:010,WRRESP:100,WRIDLE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[0]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:010,WRRESP:100,WRIDLE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:010,WRRESP:100,WRIDLE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h74)) 
    FSM_sequential_rstate_i_1
       (.I0(s_axi_ctrl_RREADY),
        .I1(FSM_sequential_rstate_reg__0),
        .I2(s_axi_ctrl_ARVALID),
        .O(rnext));
  (* FSM_ENCODED_STATES = "RDIDLE:0,RDDATA:1" *) 
  (* KEEP = "yes" *) 
  FDRE FSM_sequential_rstate_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext),
        .Q(FSM_sequential_rstate_reg__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \SRL_SIG_reg[3][0]_srl4_i_6 
       (.I0(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .O(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    int_ap_done_i_1
       (.I0(Mat2AXIvideo_U0_ap_done),
        .I1(s_axi_ctrl_ARVALID),
        .I2(FSM_sequential_rstate_reg__0),
        .I3(int_ap_done1),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_ctrl_ARADDR[1]),
        .I3(s_axi_ctrl_ARADDR[0]),
        .I4(s_axi_ctrl_ARADDR[3]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(int_ap_done1));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hFECE)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(int_ap_start3_out),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_ctrl_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(int_auto_restart_reg_n_0),
        .O(int_auto_restart_i_1_n_0));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[10] ),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[11] ),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[12] ),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[13] ),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[14] ),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[15] ),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[16] ),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[17] ),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[18] ),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[19] ),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[20] ),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[21] ),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[22] ),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[23] ),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[24] ),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[25] ),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[26] ),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[27] ),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[28] ),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[29] ),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[30] ),
        .O(int_cols0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[31] ),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_ctrl_WVALID),
        .I1(out[0]),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(Mat2AXIvideo_U0_ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ctrl_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'h7F778F88)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[10] ),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[11] ),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[12] ),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[13] ),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[14] ),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[15] ),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[16] ),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[17] ),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[18] ),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[19] ),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[20] ),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[21] ),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[22] ),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[23] ),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[24] ),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[25] ),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[26] ),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[27] ),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[28] ),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[29] ),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[30] ),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[31] ),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(s_axi_ctrl_WVALID),
        .I2(out[0]),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[9] ),
        .O(int_rows0[9]));
  FDRE \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[0]),
        .O(int_threhold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[10] ),
        .O(int_threhold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[11] ),
        .O(int_threhold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[12] ),
        .O(int_threhold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[13] ),
        .O(int_threhold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[14] ),
        .O(int_threhold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[15] ),
        .O(int_threhold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[16] ),
        .O(int_threhold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[17] ),
        .O(int_threhold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[18] ),
        .O(int_threhold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[19] ),
        .O(int_threhold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[1]),
        .O(int_threhold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[20] ),
        .O(int_threhold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[21] ),
        .O(int_threhold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[22] ),
        .O(int_threhold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\int_threhold_reg_n_0_[23] ),
        .O(int_threhold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[24] ),
        .O(int_threhold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[25] ),
        .O(int_threhold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[26] ),
        .O(int_threhold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[27] ),
        .O(int_threhold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[28] ),
        .O(int_threhold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[29] ),
        .O(int_threhold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[2]),
        .O(int_threhold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[30] ),
        .O(int_threhold0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_threhold[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_threhold[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_threhold[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\int_threhold_reg_n_0_[31] ),
        .O(int_threhold0[31]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_threhold[31]_i_3 
       (.I0(s_axi_ctrl_WVALID),
        .I1(out[0]),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_threhold[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[3]),
        .O(int_threhold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[4]),
        .O(int_threhold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[5]),
        .O(int_threhold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[6]),
        .O(int_threhold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(threhold[7]),
        .O(int_threhold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[8] ),
        .O(int_threhold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threhold[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\int_threhold_reg_n_0_[9] ),
        .O(int_threhold0[9]));
  FDRE \int_threhold_reg[0] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[0]),
        .Q(threhold[0]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[10] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[10]),
        .Q(\int_threhold_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[11] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[11]),
        .Q(\int_threhold_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[12] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[12]),
        .Q(\int_threhold_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[13] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[13]),
        .Q(\int_threhold_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[14] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[14]),
        .Q(\int_threhold_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[15] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[15]),
        .Q(\int_threhold_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[16] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[16]),
        .Q(\int_threhold_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[17] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[17]),
        .Q(\int_threhold_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[18] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[18]),
        .Q(\int_threhold_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[19] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[19]),
        .Q(\int_threhold_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[1] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[1]),
        .Q(threhold[1]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[20] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[20]),
        .Q(\int_threhold_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[21] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[21]),
        .Q(\int_threhold_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[22] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[22]),
        .Q(\int_threhold_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[23] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[23]),
        .Q(\int_threhold_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[24] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[24]),
        .Q(\int_threhold_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[25] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[25]),
        .Q(\int_threhold_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[26] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[26]),
        .Q(\int_threhold_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[27] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[27]),
        .Q(\int_threhold_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[28] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[28]),
        .Q(\int_threhold_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[29] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[29]),
        .Q(\int_threhold_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[2] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[2]),
        .Q(threhold[2]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[30] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[30]),
        .Q(\int_threhold_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[31] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[31]),
        .Q(\int_threhold_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[3] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[3]),
        .Q(threhold[3]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[4] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[4]),
        .Q(threhold[4]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[5] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[5]),
        .Q(threhold[5]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[6] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[6]),
        .Q(threhold[6]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[7] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[7]),
        .Q(threhold[7]),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[8] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[8]),
        .Q(\int_threhold_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_threhold_reg[9] 
       (.C(ap_clk),
        .CE(\int_threhold[31]_i_1_n_0 ),
        .D(int_threhold0[9]),
        .Q(\int_threhold_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__9
       (.I0(ap_start),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(ap_sync_AXIvideo2Mat_U0_ap_start));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(threhold[0]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[0]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[0]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(\int_threhold_reg_n_0_[10] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[10] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[10] ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(\int_threhold_reg_n_0_[11] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[11] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[11] ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(\int_threhold_reg_n_0_[12] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[12] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[12] ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(\int_threhold_reg_n_0_[13] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[13] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[13] ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(\int_threhold_reg_n_0_[14] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[14] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[14] ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(\int_threhold_reg_n_0_[15] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[15] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[15] ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(\int_threhold_reg_n_0_[16] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[16] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[16] ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(\int_threhold_reg_n_0_[17] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[17] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[17] ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(\int_threhold_reg_n_0_[18] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[18] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[18] ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(\int_threhold_reg_n_0_[19] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[19] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[19] ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_ap_done),
        .I4(\rdata[31]_i_5_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(threhold[1]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[1]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(\int_threhold_reg_n_0_[20] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[20] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[20] ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(\int_threhold_reg_n_0_[21] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[21] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[21] ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(\int_threhold_reg_n_0_[22] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[22] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[22] ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(\int_threhold_reg_n_0_[23] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[23] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[23] ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(\int_threhold_reg_n_0_[24] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[24] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[24] ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(\int_threhold_reg_n_0_[25] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[25] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[25] ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(\int_threhold_reg_n_0_[26] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[26] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[26] ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(\int_threhold_reg_n_0_[27] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[27] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[27] ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(\int_threhold_reg_n_0_[28] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[28] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[28] ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(\int_threhold_reg_n_0_[29] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[29] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[29] ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005515)) 
    \rdata[2]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0),
        .I4(\rdata[2]_i_4_n_0 ),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_3 
       (.I0(threhold[2]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \rdata[2]_i_4 
       (.I0(\rdata[2]_i_5_n_0 ),
        .I1(internal_empty_n_reg),
        .I2(Duplicate_U0_ap_start),
        .I3(Q),
        .I4(CvtColor_U0_ap_start),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \rdata[2]_i_5 
       (.I0(start_control_reg_reg),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(PaintMask_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0]_2 ),
        .I5(FAST_t_opr_U0_ap_start),
        .O(\rdata[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(\int_threhold_reg_n_0_[30] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[30] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[30] ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_ctrl_ARADDR[1]),
        .I2(s_axi_ctrl_ARADDR[0]),
        .I3(s_axi_ctrl_ARADDR[4]),
        .I4(s_axi_ctrl_ARADDR[5]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_2 
       (.I0(s_axi_ctrl_ARVALID),
        .I1(FSM_sequential_rstate_reg__0),
        .I2(ap_rst_n),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(\int_threhold_reg_n_0_[31] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg_n_0_[31] ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[31] ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_ctrl_ARADDR[1]),
        .I1(s_axi_ctrl_ARADDR[0]),
        .I2(s_axi_ctrl_ARADDR[5]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_ctrl_ARADDR[1]),
        .I1(s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_ctrl_ARADDR[5]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[0]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0C0C0C0CF)) 
    \rdata[3]_i_1 
       (.I0(threhold[3]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(cols[3]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(rows[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(threhold[4]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[4]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(threhold[5]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[5]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(threhold[6]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[6]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(threhold[7]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(int_auto_restart_reg_n_0),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(cols[7]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(rows[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_ctrl_ARADDR[0]),
        .I3(s_axi_ctrl_ARADDR[1]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(\int_threhold_reg_n_0_[8] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[8]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(rows[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_1 
       (.I0(\int_threhold_reg_n_0_[9] ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(cols[9]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_rows_reg_n_0_[9] ),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_ctrl_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_ctrl_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_ctrl_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]),
        .S(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_ctrl_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_ctrl_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_ctrl_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_ctrl_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_ctrl_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(FSM_sequential_rstate_reg__0),
        .O(s_axi_ctrl_ARREADY));
  LUT2 #(
    .INIT(4'h8)) 
    s_axi_ctrl_AWREADY_INST_0
       (.I0(ap_rst_n),
        .I1(\FSM_onehot_wstate_reg_n_0_[0] ),
        .O(s_axi_ctrl_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_95_reg_414[9]_i_3 
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(real_start_status_reg),
        .O(start_control_reg_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg_n_0_[0] ),
        .I1(ap_rst_n),
        .I2(s_axi_ctrl_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ctrl_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ctrl_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ctrl_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ctrl_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ctrl_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ctrl_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_dmask_QgW
   (dmask_data_stream_0_full_n,
    dmask_data_stream_0_empty_n,
    \tmp_5_reg_263_reg[0] ,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter3_reg,
    PaintMask_U0_p_src_data_stream_1_V_read,
    p_4_in,
    \exitcond_i_reg_244_reg[0] ,
    ap_rst_n_inv,
    E,
    D);
  output dmask_data_stream_0_full_n;
  output dmask_data_stream_0_empty_n;
  output \tmp_5_reg_263_reg[0] ;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter3_reg;
  input PaintMask_U0_p_src_data_stream_1_V_read;
  input p_4_in;
  input \exitcond_i_reg_244_reg[0] ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dmask_data_stream_0_empty_n;
  wire dmask_data_stream_0_full_n;
  wire \exitcond_i_reg_244_reg[0] ;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__20_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_4_in;
  wire \tmp_5_reg_263_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_dmask_QgW_shiftReg U_image_core_dmask_QgW_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_244_reg[0] (\exitcond_i_reg_244_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .p_4_in(p_4_in),
        .\tmp_5_reg_263_reg[0] (\tmp_5_reg_263_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(dmask_data_stream_0_empty_n),
        .I3(PaintMask_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(dmask_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(dmask_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(dmask_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__20 
       (.I0(dmask_data_stream_0_empty_n),
        .I1(PaintMask_U0_p_src_data_stream_1_V_read),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .I3(dmask_data_stream_0_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_dmask_QgW_shiftReg
   (\tmp_5_reg_263_reg[0] ,
    p_4_in,
    \exitcond_i_reg_244_reg[0] ,
    E,
    D,
    ap_clk,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] );
  output \tmp_5_reg_263_reg[0] ;
  input p_4_in;
  input \exitcond_i_reg_244_reg[0] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \exitcond_i_reg_244_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire p_4_in;
  wire \tmp_3_reg_253[7]_i_4_n_0 ;
  wire \tmp_3_reg_253[7]_i_5_n_0 ;
  wire \tmp_3_reg_253[7]_i_6_n_0 ;
  wire \tmp_3_reg_253[7]_i_7_n_0 ;
  wire \tmp_5_reg_263_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222222222222220)) 
    \tmp_3_reg_253[7]_i_1 
       (.I0(p_4_in),
        .I1(\exitcond_i_reg_244_reg[0] ),
        .I2(\tmp_3_reg_253[7]_i_4_n_0 ),
        .I3(\tmp_3_reg_253[7]_i_5_n_0 ),
        .I4(\tmp_3_reg_253[7]_i_6_n_0 ),
        .I5(\tmp_3_reg_253[7]_i_7_n_0 ),
        .O(\tmp_5_reg_263_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_3_reg_253[7]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\tmp_3_reg_253[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_3_reg_253[7]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\tmp_3_reg_253[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_3_reg_253[7]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\tmp_3_reg_253[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_3_reg_253[7]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\tmp_3_reg_253[7]_i_7_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_cBew
   (gray_cols_V_channel_empty_n,
    gray_cols_V_channel_full_n,
    out,
    FAST_t_opr_U0_p_src_rows_V_read,
    shiftReg_ce,
    Q,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output gray_cols_V_channel_empty_n;
  output gray_cols_V_channel_full_n;
  output [8:0]out;
  input FAST_t_opr_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [8:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire FAST_t_opr_U0_p_src_rows_V_read;
  wire [8:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gray_cols_V_channel_empty_n;
  wire gray_cols_V_channel_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [8:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_cBew_shiftReg U_image_core_gray_cBew_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_cols_reg[8] (Q),
        .internal_full_n_reg(gray_cols_V_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(gray_cols_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(gray_cols_V_channel_empty_n),
        .I4(FAST_t_opr_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(gray_cols_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(FAST_t_opr_U0_p_src_rows_V_read),
        .I3(gray_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(gray_cols_V_channel_full_n),
        .O(internal_full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(gray_cols_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(FAST_t_opr_U0_p_src_rows_V_read),
        .I2(gray_cols_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(gray_cols_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(shiftReg_ce),
        .I1(gray_cols_V_channel_full_n),
        .I2(FAST_t_opr_U0_p_src_rows_V_read),
        .I3(gray_cols_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__6 
       (.I0(FAST_t_opr_U0_p_src_rows_V_read),
        .I1(gray_cols_V_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(gray_cols_V_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_cBew_shiftReg
   (out,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    \int_cols_reg[8] ,
    ap_clk);
  output [8:0]out;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [8:0]\int_cols_reg[8] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]\int_cols_reg[8] ;
  wire internal_full_n_reg;
  wire [8:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_cols_V_channel_U/U_image_core_gray_cBew_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_cols_reg[8] [8]),
        .Q(out[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_dOgC
   (gray_data_stream_0_s_full_n,
    gray_data_stream_0_s_empty_n,
    p_src_data_stream_V_dout,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ,
    FAST_t_opr_U0_p_src_data_stream_V_read,
    ap_rst_n_inv,
    E,
    D);
  output gray_data_stream_0_s_full_n;
  output gray_data_stream_0_s_empty_n;
  output [7:0]p_src_data_stream_V_dout;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ;
  input FAST_t_opr_U0_p_src_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire FAST_t_opr_U0_p_src_data_stream_V_read;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gray_data_stream_0_s_empty_n;
  wire gray_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_V_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_dOgC_shiftReg U_image_core_gray_dOgC_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .p_src_data_stream_V_dout(p_src_data_stream_V_dout));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ),
        .I2(gray_data_stream_0_s_empty_n),
        .I3(FAST_t_opr_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(gray_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(gray_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(gray_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__18 
       (.I0(gray_data_stream_0_s_empty_n),
        .I1(FAST_t_opr_U0_p_src_data_stream_V_read),
        .I2(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ),
        .I2(FAST_t_opr_U0_p_src_data_stream_V_read),
        .I3(gray_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_dOgC_shiftReg
   (p_src_data_stream_V_dout,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]p_src_data_stream_V_dout;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p_src_data_stream_V_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_1__5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_2__5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__4
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__4
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__4
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__4
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_V_dout[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_rAem
   (gray_rows_V_channel_empty_n,
    gray_rows_V_channel_full_n,
    out,
    FAST_t_opr_U0_p_src_rows_V_read,
    shiftReg_ce,
    Q,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output gray_rows_V_channel_empty_n;
  output gray_rows_V_channel_full_n;
  output [7:0]out;
  input FAST_t_opr_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [7:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire FAST_t_opr_U0_p_src_rows_V_read;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gray_rows_V_channel_empty_n;
  wire gray_rows_V_channel_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_rAem_shiftReg U_image_core_gray_rAem_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_rows_reg[7] (Q),
        .internal_full_n_reg(gray_rows_V_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(gray_rows_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(gray_rows_V_channel_empty_n),
        .I4(FAST_t_opr_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(gray_rows_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(FAST_t_opr_U0_p_src_rows_V_read),
        .I3(gray_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(gray_rows_V_channel_full_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(gray_rows_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(FAST_t_opr_U0_p_src_rows_V_read),
        .I2(gray_rows_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(gray_rows_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(gray_rows_V_channel_full_n),
        .I2(FAST_t_opr_U0_p_src_rows_V_read),
        .I3(gray_rows_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__5 
       (.I0(FAST_t_opr_U0_p_src_rows_V_read),
        .I1(gray_rows_V_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(gray_rows_V_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_gray_rAem_shiftReg
   (out,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    \int_rows_reg[7] ,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [7:0]\int_rows_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_rows_reg[7] ;
  wire internal_full_n_reg;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\gray_rows_V_channel_U/U_image_core_gray_rAem_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\int_rows_reg[7] [7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mubkb
   (PCOUT,
    tmp_92_reg_3170,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input tmp_92_reg_3170;
  input ap_clk;
  input [7:0]B;

  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire tmp_92_reg_3170;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mubkb_DSP48_0 image_core_mac_mubkb_DSP48_0_U
       (.B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .tmp_92_reg_3170(tmp_92_reg_3170));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mubkb_DSP48_0
   (PCOUT,
    tmp_92_reg_3170,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input tmp_92_reg_3170;
  input ap_clk;
  input [7:0]B;

  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire tmp_92_reg_3170;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_92_reg_3170),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P(NLW_m_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mudEe
   (tmp_92_reg_3170,
    ap_NS_fsm5,
    SS,
    D,
    p,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    P,
    ap_enable_reg_pp0_iter1_reg,
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308,
    \exitcond_i_reg_308_reg[0] ,
    src0_data_stream_1_s_empty_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_0_s_empty_n,
    ap_enable_reg_pp0_iter1,
    Q,
    internal_empty_n_reg,
    \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ,
    gray_data_stream_0_s_full_n,
    ap_enable_reg_pp0_iter4_reg);
  output tmp_92_reg_3170;
  output ap_NS_fsm5;
  output [0:0]SS;
  output [7:0]D;
  output p;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [28:0]P;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308;
  input \exitcond_i_reg_308_reg[0] ;
  input src0_data_stream_1_s_empty_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_0_s_empty_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input internal_empty_n_reg;
  input \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ;
  input gray_data_stream_0_s_full_n;
  input ap_enable_reg_pp0_iter4_reg;

  wire [7:0]D;
  wire [28:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ;
  wire \exitcond_i_reg_308_reg[0] ;
  wire gray_data_stream_0_s_full_n;
  wire internal_empty_n_reg;
  wire p;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_2_s_empty_n;
  wire tmp_92_reg_3170;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mudEe_DSP48_2 image_core_mac_mudEe_DSP48_2_U
       (.D(D),
        .P(P),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .SS(SS),
        .ap_NS_fsm5(ap_NS_fsm5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] (\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ),
        .\exitcond_i_reg_308_reg[0] (\exitcond_i_reg_308_reg[0] ),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .p_0(p),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .tmp_92_reg_3170(tmp_92_reg_3170));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mac_mudEe_DSP48_2
   (tmp_92_reg_3170,
    ap_NS_fsm5,
    SS,
    D,
    p_0,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    P,
    ap_enable_reg_pp0_iter1_reg,
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308,
    \exitcond_i_reg_308_reg[0] ,
    src0_data_stream_1_s_empty_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_0_s_empty_n,
    ap_enable_reg_pp0_iter1,
    Q,
    internal_empty_n_reg,
    \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ,
    gray_data_stream_0_s_full_n,
    ap_enable_reg_pp0_iter4_reg);
  output tmp_92_reg_3170;
  output ap_NS_fsm5;
  output [0:0]SS;
  output [7:0]D;
  output p_0;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [28:0]P;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308;
  input \exitcond_i_reg_308_reg[0] ;
  input src0_data_stream_1_s_empty_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_0_s_empty_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input internal_empty_n_reg;
  input \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ;
  input gray_data_stream_0_s_full_n;
  input ap_enable_reg_pp0_iter4_reg;

  wire [7:0]D;
  wire [28:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_NS_fsm5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308;
  wire \ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ;
  wire \exitcond_i_reg_308_reg[0] ;
  wire gray_data_stream_0_s_full_n;
  wire [29:29]grp_fu_278_p3;
  wire internal_empty_n_reg;
  wire p_0;
  wire [6:0]p_Val2_3_fu_203_p4;
  wire \p_Val2_s_reg_337[7]_i_4_n_0 ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_2_s_empty_n;
  wire tmp_92_reg_3170;
  wire tmp_9_i_i_i_i_fu_219_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00080808)) 
    m_i_1
       (.I0(p_0),
        .I1(Q),
        .I2(\exitcond_i_reg_308_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(internal_empty_n_reg),
        .O(tmp_92_reg_3170));
  LUT3 #(
    .INIT(8'hEF)) 
    m_i_10
       (.I0(\ap_pipeline_reg_pp0_iter3_exitcond_i_reg_308_reg[0] ),
        .I1(gray_data_stream_0_s_full_n),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .O(p_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_92_reg_3170),
        .CEB2(ap_NS_fsm5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],grp_fu_278_p3,p_Val2_3_fu_203_p4,tmp_9_i_i_i_i_fu_219_p1,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_337[0]_i_1 
       (.I0(p_Val2_3_fu_203_p4[0]),
        .I1(tmp_9_i_i_i_i_fu_219_p1),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_s_reg_337[1]_i_1 
       (.I0(p_Val2_3_fu_203_p4[0]),
        .I1(tmp_9_i_i_i_i_fu_219_p1),
        .I2(p_Val2_3_fu_203_p4[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_s_reg_337[2]_i_1 
       (.I0(p_Val2_3_fu_203_p4[1]),
        .I1(tmp_9_i_i_i_i_fu_219_p1),
        .I2(p_Val2_3_fu_203_p4[0]),
        .I3(p_Val2_3_fu_203_p4[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_s_reg_337[3]_i_1 
       (.I0(p_Val2_3_fu_203_p4[2]),
        .I1(p_Val2_3_fu_203_p4[0]),
        .I2(tmp_9_i_i_i_i_fu_219_p1),
        .I3(p_Val2_3_fu_203_p4[1]),
        .I4(p_Val2_3_fu_203_p4[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_s_reg_337[4]_i_1 
       (.I0(p_Val2_3_fu_203_p4[3]),
        .I1(p_Val2_3_fu_203_p4[1]),
        .I2(tmp_9_i_i_i_i_fu_219_p1),
        .I3(p_Val2_3_fu_203_p4[0]),
        .I4(p_Val2_3_fu_203_p4[2]),
        .I5(p_Val2_3_fu_203_p4[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_s_reg_337[5]_i_1 
       (.I0(p_Val2_3_fu_203_p4[4]),
        .I1(\p_Val2_s_reg_337[7]_i_4_n_0 ),
        .I2(p_Val2_3_fu_203_p4[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_s_reg_337[6]_i_1 
       (.I0(\p_Val2_s_reg_337[7]_i_4_n_0 ),
        .I1(p_Val2_3_fu_203_p4[4]),
        .I2(p_Val2_3_fu_203_p4[5]),
        .I3(p_Val2_3_fu_203_p4[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \p_Val2_s_reg_337[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_308),
        .I2(grp_fu_278_p3),
        .I3(D[7]),
        .I4(p_0),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_s_reg_337[7]_i_3 
       (.I0(\p_Val2_s_reg_337[7]_i_4_n_0 ),
        .I1(p_Val2_3_fu_203_p4[6]),
        .I2(p_Val2_3_fu_203_p4[5]),
        .I3(p_Val2_3_fu_203_p4[4]),
        .I4(grp_fu_278_p3),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_s_reg_337[7]_i_4 
       (.I0(p_Val2_3_fu_203_p4[2]),
        .I1(p_Val2_3_fu_203_p4[0]),
        .I2(tmp_9_i_i_i_i_fu_219_p1),
        .I3(p_Val2_3_fu_203_p4[1]),
        .I4(p_Val2_3_fu_203_p4[3]),
        .O(\p_Val2_s_reg_337[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8888888AAAAAAAA)) 
    p_i_1
       (.I0(p_0),
        .I1(\exitcond_i_reg_308_reg[0] ),
        .I2(src0_data_stream_1_s_empty_n),
        .I3(src0_data_stream_2_s_empty_n),
        .I4(src0_data_stream_0_s_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_czec
   (mask_cols_V_channel_empty_n,
    mask_cols_V_channel_full_n,
    \tmp_i_reg_950_reg[8] ,
    out,
    \tmp_i_reg_950_reg[1] ,
    D,
    tmp_i_fu_270_p2,
    Dilate_U0_p_src_rows_V_read,
    shiftReg_ce,
    in,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Dilate_U0_ap_start,
    mask_rows_V_channel_empty_n,
    Q);
  output mask_cols_V_channel_empty_n;
  output mask_cols_V_channel_full_n;
  output [6:0]\tmp_i_reg_950_reg[8] ;
  output [9:0]out;
  output \tmp_i_reg_950_reg[1] ;
  output [7:0]D;
  output [0:0]tmp_i_fu_270_p2;
  input Dilate_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Dilate_U0_ap_start;
  input mask_rows_V_channel_empty_n;
  input [0:0]Q;

  wire [7:0]D;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire mask_cols_V_channel_empty_n;
  wire mask_cols_V_channel_full_n;
  wire mask_rows_V_channel_empty_n;
  wire [9:0]out;
  wire shiftReg_ce;
  wire [0:0]tmp_i_fu_270_p2;
  wire \tmp_i_reg_950_reg[1] ;
  wire [6:0]\tmp_i_reg_950_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_czec_shiftReg U_image_core_mask_czec_ram
       (.D(D),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(mask_cols_V_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .tmp_i_fu_270_p2(tmp_i_fu_270_p2),
        .\tmp_i_reg_950_reg[1] (\tmp_i_reg_950_reg[1] ),
        .\tmp_i_reg_950_reg[8] (\tmp_i_reg_950_reg[8] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(mask_cols_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(mask_cols_V_channel_empty_n),
        .I4(Dilate_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(mask_cols_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Dilate_U0_p_src_rows_V_read),
        .I3(mask_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(mask_cols_V_channel_full_n),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(mask_cols_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(Dilate_U0_p_src_rows_V_read),
        .I2(mask_cols_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(mask_cols_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(mask_cols_V_channel_full_n),
        .I2(Dilate_U0_ap_start),
        .I3(mask_rows_V_channel_empty_n),
        .I4(Q),
        .I5(mask_cols_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__4 
       (.I0(Dilate_U0_ap_start),
        .I1(mask_rows_V_channel_empty_n),
        .I2(Q),
        .I3(mask_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(mask_cols_V_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_czec_shiftReg
   (\tmp_i_reg_950_reg[8] ,
    out,
    \tmp_i_reg_950_reg[1] ,
    D,
    tmp_i_fu_270_p2,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    in,
    ap_clk);
  output [6:0]\tmp_i_reg_950_reg[8] ;
  output [9:0]out;
  output \tmp_i_reg_950_reg[1] ;
  output [7:0]D;
  output [0:0]tmp_i_fu_270_p2;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [9:0]in;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire [9:0]in;
  wire internal_full_n_reg;
  wire [9:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [0:0]tmp_i_fu_270_p2;
  wire \tmp_i_reg_950[8]_i_2_n_0 ;
  wire \tmp_i_reg_950_reg[1] ;
  wire [6:0]\tmp_i_reg_950_reg[8] ;
  wire \tmp_s_reg_961[8]_i_2_n_0 ;

  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_cols_V_channel_U/U_image_core_mask_czec_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_950[0]_i_1 
       (.I0(out[0]),
        .O(tmp_i_fu_270_p2));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_i_reg_950[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\tmp_i_reg_950_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_i_reg_950[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(\tmp_i_reg_950_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_i_reg_950[3]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .O(\tmp_i_reg_950_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_i_reg_950[4]_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[4]),
        .O(\tmp_i_reg_950_reg[8] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_i_reg_950[5]_i_1 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\tmp_i_reg_950_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_i_reg_950[6]_i_1 
       (.I0(\tmp_i_reg_950[8]_i_2_n_0 ),
        .I1(out[6]),
        .O(\tmp_i_reg_950_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_i_reg_950[7]_i_1 
       (.I0(out[6]),
        .I1(\tmp_i_reg_950[8]_i_2_n_0 ),
        .I2(out[7]),
        .O(\tmp_i_reg_950_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_i_reg_950[8]_i_1 
       (.I0(out[7]),
        .I1(\tmp_i_reg_950[8]_i_2_n_0 ),
        .I2(out[6]),
        .I3(out[8]),
        .O(\tmp_i_reg_950_reg[8] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_i_reg_950[8]_i_2 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\tmp_i_reg_950[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_961[1]_i_1 
       (.I0(out[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_961[2]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_s_reg_961[3]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_s_reg_961[4]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_s_reg_961[5]_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[4]),
        .I4(out[5]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_s_reg_961[6]_i_1 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[5]),
        .I5(out[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_961[7]_i_1 
       (.I0(\tmp_s_reg_961[8]_i_2_n_0 ),
        .I1(out[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_s_reg_961[8]_i_1 
       (.I0(\tmp_s_reg_961[8]_i_2_n_0 ),
        .I1(out[7]),
        .I2(out[8]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_s_reg_961[8]_i_2 
       (.I0(out[6]),
        .I1(out[4]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\tmp_s_reg_961[8]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_dPgM
   (ram_reg,
    mask_data_stream_0_s_full_n,
    mask_data_stream_0_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_0,
    ram_reg_1,
    DIADI,
    ap_rst_n_inv,
    ap_clk,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    DOBDO,
    k_buf_0_val_4_d11,
    ram_reg_2,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_rst_n,
    ap_condition_94,
    ap_enable_reg_pp0_iter12_reg,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 );
  output ram_reg;
  output mask_data_stream_0_s_full_n;
  output mask_data_stream_0_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [0:0]DIADI;
  input ap_rst_n_inv;
  input ap_clk;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_0;
  input [7:0]DOBDO;
  input k_buf_0_val_4_d11;
  input [7:0]ram_reg_2;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input ap_condition_94;
  input ap_enable_reg_pp0_iter12_reg;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;

  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire ap_clk;
  wire ap_condition_94;
  wire ap_enable_reg_pp0_iter12_reg;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_reg_0;
  wire k_buf_0_val_4_d11;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire mask_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_dPgM_shiftReg U_image_core_mask_dPgM_ram
       (.DIADI(DIADI),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .ap_condition_94(ap_condition_94),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg),
        .\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 (\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .internal_full_n_reg(internal_full_n_reg_0),
        .k_buf_0_val_4_d11(k_buf_0_val_4_d11),
        .\mOutPtr_reg[0] (ram_reg),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .ram_reg(\SRL_SIG_reg[0]_0 ),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__19
       (.I0(mask_data_stream_0_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(ram_reg),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(mask_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(ram_reg),
        .I3(mask_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(mask_data_stream_0_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__10 
       (.I0(ram_reg),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(ram_reg),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_dPgM_shiftReg
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    DIADI,
    internal_full_n_reg,
    ap_clk,
    DOBDO,
    k_buf_0_val_4_d11,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_2,
    mask_data_stream_0_s_full_n,
    ap_condition_94,
    ap_enable_reg_pp0_iter12_reg,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 );
  output ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [0:0]DIADI;
  input internal_full_n_reg;
  input ap_clk;
  input [7:0]DOBDO;
  input k_buf_0_val_4_d11;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]ram_reg_2;
  input mask_data_stream_0_s_full_n;
  input ap_condition_94;
  input ap_enable_reg_pp0_iter12_reg;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;

  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire ap_condition_94;
  wire ap_enable_reg_pp0_iter12_reg;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire internal_full_n_reg;
  wire k_buf_0_val_4_d11;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire mask_data_stream_0_s_full_n;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;

  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(ram_reg),
        .I1(mask_data_stream_0_s_full_n),
        .I2(ap_condition_94),
        .I3(ap_enable_reg_pp0_iter12_reg),
        .I4(\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg),
        .Q(ram_reg),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_12__0
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(ram_reg),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__4
       (.I0(ram_reg_2[7]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__3
       (.I0(DOBDO[7]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__4
       (.I0(ram_reg_2[6]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__3
       (.I0(DOBDO[6]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__4
       (.I0(ram_reg_2[5]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__2
       (.I0(DOBDO[5]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__3
       (.I0(ram_reg_2[4]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__2
       (.I0(DOBDO[4]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__3
       (.I0(ram_reg_2[3]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__2
       (.I0(DOBDO[3]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__3
       (.I0(ram_reg_2[2]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__2
       (.I0(DOBDO[2]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__3
       (.I0(ram_reg_2[1]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__2
       (.I0(DOBDO[1]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__3
       (.I0(ram_reg_2[0]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_9__2
       (.I0(DOBDO[0]),
        .I1(k_buf_0_val_4_d11),
        .I2(\SRL_SIG_reg[1]_0 ),
        .I3(ram_reg),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_ryd2
   (mask_rows_V_channel_empty_n,
    mask_rows_V_channel_full_n,
    \tmp_3_reg_971_reg[1] ,
    out,
    \tmp_2_reg_966_reg[7] ,
    Dilate_U0_p_src_rows_V_read,
    shiftReg_ce,
    in,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Dilate_U0_ap_start,
    mask_cols_V_channel_empty_n,
    Q);
  output mask_rows_V_channel_empty_n;
  output mask_rows_V_channel_full_n;
  output [1:0]\tmp_3_reg_971_reg[1] ;
  output [8:0]out;
  output [6:0]\tmp_2_reg_966_reg[7] ;
  input Dilate_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [8:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Dilate_U0_ap_start;
  input mask_cols_V_channel_empty_n;
  input [0:0]Q;

  wire Dilate_U0_ap_start;
  wire Dilate_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [8:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire mask_cols_V_channel_empty_n;
  wire mask_rows_V_channel_empty_n;
  wire mask_rows_V_channel_full_n;
  wire [8:0]out;
  wire shiftReg_ce;
  wire [6:0]\tmp_2_reg_966_reg[7] ;
  wire [1:0]\tmp_3_reg_971_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_ryd2_shiftReg U_image_core_mask_ryd2_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(mask_rows_V_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_2_reg_966_reg[7] (\tmp_2_reg_966_reg[7] ),
        .\tmp_3_reg_971_reg[1] (\tmp_3_reg_971_reg[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(mask_rows_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(mask_rows_V_channel_empty_n),
        .I4(Dilate_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(mask_rows_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Dilate_U0_p_src_rows_V_read),
        .I3(mask_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(mask_rows_V_channel_full_n),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(mask_rows_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(Dilate_U0_p_src_rows_V_read),
        .I2(mask_rows_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(mask_rows_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(mask_rows_V_channel_full_n),
        .I2(Dilate_U0_ap_start),
        .I3(mask_cols_V_channel_empty_n),
        .I4(Q),
        .I5(mask_rows_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__3 
       (.I0(Dilate_U0_ap_start),
        .I1(mask_cols_V_channel_empty_n),
        .I2(Q),
        .I3(mask_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(mask_rows_V_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_mask_ryd2_shiftReg
   (\tmp_3_reg_971_reg[1] ,
    out,
    \tmp_2_reg_966_reg[7] ,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    in,
    ap_clk);
  output [1:0]\tmp_3_reg_971_reg[1] ;
  output [8:0]out;
  output [6:0]\tmp_2_reg_966_reg[7] ;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [8:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]in;
  wire internal_full_n_reg;
  wire [8:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire \tmp_2_reg_966[7]_i_2_n_0 ;
  wire [6:0]\tmp_2_reg_966_reg[7] ;
  wire [1:0]\tmp_3_reg_971_reg[1] ;

  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\mask_rows_V_channel_U/U_image_core_mask_ryd2_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_966[1]_i_1 
       (.I0(out[1]),
        .O(\tmp_2_reg_966_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_966[2]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\tmp_2_reg_966_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_2_reg_966[3]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[3]),
        .O(\tmp_2_reg_966_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_2_reg_966[4]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[4]),
        .O(\tmp_2_reg_966_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_2_reg_966[5]_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[4]),
        .I4(out[5]),
        .O(\tmp_2_reg_966_reg[7] [4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_2_reg_966[6]_i_1 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[5]),
        .I5(out[6]),
        .O(\tmp_2_reg_966_reg[7] [5]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_2_reg_966[7]_i_1 
       (.I0(\tmp_2_reg_966[7]_i_2_n_0 ),
        .I1(out[6]),
        .I2(out[7]),
        .O(\tmp_2_reg_966_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_2_reg_966[7]_i_2 
       (.I0(out[5]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[4]),
        .O(\tmp_2_reg_966[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_3_reg_971[0]_i_1 
       (.I0(out[0]),
        .O(\tmp_3_reg_971_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_3_reg_971[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\tmp_3_reg_971_reg[1] [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Rg6
   (p_dst_data_stream_0_s_full_n,
    p_dst_data_stream_0_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    shiftReg_ce,
    ap_rst_n_inv,
    \tmp_3_reg_253_reg[7] );
  output p_dst_data_stream_0_s_full_n;
  output p_dst_data_stream_0_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [7:0]\tmp_3_reg_253_reg[7] ;

  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__21_n_0;
  wire mOutPtr0;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_0_s_full_n;
  wire shiftReg_ce;
  wire [7:0]\tmp_3_reg_253_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Rg6_shiftReg U_image_core_p_dst_Rg6_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_3_reg_253_reg[7] (\tmp_3_reg_253_reg[7] ));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(p_dst_data_stream_0_s_empty_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(p_dst_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__21
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_dst_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__21_n_0));
  LUT3 #(
    .INIT(8'hD0)) 
    internal_full_n_i_2__11
       (.I0(p_dst_data_stream_0_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(shiftReg_ce),
        .O(mOutPtr0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(p_dst_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1__21 
       (.I0(p_dst_data_stream_0_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(internal_empty_n_reg_1),
        .I3(p_dst_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Rg6_shiftReg
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \tmp_3_reg_253_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\tmp_3_reg_253_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_3_reg_253_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_3_reg_253_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Shg
   (p_dst_data_stream_1_s_full_n,
    p_dst_data_stream_1_s_empty_n,
    \AXI_video_strm_V_data_V_1_state_reg[1] ,
    D,
    ap_clk,
    p_dst_data_stream_2_s_empty_n,
    p_dst_data_stream_0_s_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    shiftReg_ce,
    ap_rst_n_inv,
    \tmp_4_reg_258_reg[7] );
  output p_dst_data_stream_1_s_full_n;
  output p_dst_data_stream_1_s_empty_n;
  output \AXI_video_strm_V_data_V_1_state_reg[1] ;
  output [7:0]D;
  input ap_clk;
  input p_dst_data_stream_2_s_empty_n;
  input p_dst_data_stream_0_s_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [7:0]\tmp_4_reg_258_reg[7] ;

  wire \AXI_video_strm_V_data_V_1_state_reg[1] ;
  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__22_n_0;
  wire mOutPtr0;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_1_s_full_n;
  wire p_dst_data_stream_2_s_empty_n;
  wire shiftReg_ce;
  wire [7:0]\tmp_4_reg_258_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_3 
       (.I0(p_dst_data_stream_1_s_empty_n),
        .I1(p_dst_data_stream_2_s_empty_n),
        .I2(p_dst_data_stream_0_s_empty_n),
        .O(\AXI_video_strm_V_data_V_1_state_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Shg_shiftReg U_image_core_p_dst_Shg_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_4_reg_258_reg[7] (\tmp_4_reg_258_reg[7] ));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(p_dst_data_stream_1_s_empty_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(p_dst_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_dst_data_stream_1_s_full_n),
        .I4(ap_rst_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    internal_full_n_i_2__12
       (.I0(p_dst_data_stream_1_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(shiftReg_ce),
        .O(mOutPtr0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(p_dst_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1__22 
       (.I0(p_dst_data_stream_1_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(internal_empty_n_reg_1),
        .I3(p_dst_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Shg_shiftReg
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \tmp_4_reg_258_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\tmp_4_reg_258_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_4_reg_258_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_4_reg_258_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Thq
   (p_dst_data_stream_2_s_full_n,
    p_dst_data_stream_2_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    shiftReg_ce,
    ap_rst_n_inv,
    \tmp_5_reg_263_reg[7] );
  output p_dst_data_stream_2_s_full_n;
  output p_dst_data_stream_2_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [7:0]\tmp_5_reg_263_reg[7] ;

  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__23_n_0;
  wire mOutPtr0;
  wire \mOutPtr[0]_i_1__23_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dst_data_stream_2_s_empty_n;
  wire p_dst_data_stream_2_s_full_n;
  wire shiftReg_ce;
  wire [7:0]\tmp_5_reg_263_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Thq_shiftReg U_image_core_p_dst_Thq_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_5_reg_263_reg[7] (\tmp_5_reg_263_reg[7] ));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(p_dst_data_stream_2_s_empty_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(p_dst_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_dst_data_stream_2_s_full_n),
        .I4(ap_rst_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__23_n_0));
  LUT3 #(
    .INIT(8'hD0)) 
    internal_full_n_i_2__13
       (.I0(p_dst_data_stream_2_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(shiftReg_ce),
        .O(mOutPtr0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(p_dst_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1__23 
       (.I0(p_dst_data_stream_2_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(internal_empty_n_reg_1),
        .I3(p_dst_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_Thq_shiftReg
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \tmp_5_reg_263_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\tmp_5_reg_263_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_5_reg_263_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_5_reg_263_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_sc4
   (p_dst_rows_V_channel_full_n,
    p_dst_rows_V_channel_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_rows_V_read,
    shiftReg_ce,
    mOutPtr110_out,
    if_din,
    ap_rst_n_inv,
    E);
  output p_dst_rows_V_channel_full_n;
  output p_dst_rows_V_channel_empty_n;
  output [8:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_rows_V_read;
  input shiftReg_ce;
  input mOutPtr110_out;
  input [8:0]if_din;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_rows_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [8:0]if_din;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__27_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [8:0]out;
  wire p_dst_rows_V_channel_empty_n;
  wire p_dst_rows_V_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_sc4_shiftReg U_image_core_p_dst_sc4_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(p_dst_rows_V_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(p_dst_rows_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(p_dst_rows_V_channel_empty_n),
        .I4(Mat2AXIvideo_U0_img_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(p_dst_rows_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_rows_V_read),
        .I3(p_dst_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(p_dst_rows_V_channel_full_n),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(p_dst_rows_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .I1(Mat2AXIvideo_U0_img_rows_V_read),
        .I2(p_dst_rows_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(p_dst_rows_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__27_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_sc4_shiftReg
   (out,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    if_din,
    ap_clk);
  output [8:0]out;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [8:0]if_din;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]if_din;
  wire internal_full_n_reg;
  wire [8:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_rows_V_channel_U/U_image_core_p_dst_sc4_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_tde
   (internal_empty_n_reg_0,
    shiftReg_ce,
    internal_empty_n_reg_1,
    E,
    p_dst_cols_V_channel_empty_n,
    mOutPtr110_out,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg,
    \r_V_reg_276_reg[9]_inv ,
    out,
    p_src_rows_V_channel_full_n,
    p_src_cols_V_channel_full_n,
    p_dst_rows_V_channel_full_n,
    Mat2AXIvideo_U0_ap_start,
    Q,
    p_dst_rows_V_channel_empty_n,
    src0_rows_V_channel_full_n,
    gray_rows_V_channel_full_n,
    gray_cols_V_channel_full_n,
    internal_full_n_reg_0,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0,
    src1_cols_V_channel_full_n,
    mask_rows_V_channel_full_n,
    threhold_channel_full_n,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_1,
    ap_rst_n,
    ap_start,
    \ap_CS_fsm_reg[3] ,
    \int_cols_reg[4] ,
    Mat2AXIvideo_U0_img_rows_V_read,
    if_din,
    ap_clk,
    ap_rst_n_inv);
  output internal_empty_n_reg_0;
  output shiftReg_ce;
  output internal_empty_n_reg_1;
  output [0:0]E;
  output p_dst_cols_V_channel_empty_n;
  output mOutPtr110_out;
  output ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  output [8:0]\r_V_reg_276_reg[9]_inv ;
  output [9:0]out;
  input p_src_rows_V_channel_full_n;
  input p_src_cols_V_channel_full_n;
  input p_dst_rows_V_channel_full_n;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input p_dst_rows_V_channel_empty_n;
  input src0_rows_V_channel_full_n;
  input gray_rows_V_channel_full_n;
  input gray_cols_V_channel_full_n;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0;
  input src1_cols_V_channel_full_n;
  input mask_rows_V_channel_full_n;
  input threhold_channel_full_n;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_1;
  input ap_rst_n;
  input ap_start;
  input \ap_CS_fsm_reg[3] ;
  input \int_cols_reg[4] ;
  input Mat2AXIvideo_U0_img_rows_V_read;
  input [9:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_rows_V_read;
  wire [0:0]Q;
  wire \SRL_SIG_reg[3][0]_srl4_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_1;
  wire gray_cols_V_channel_full_n;
  wire gray_rows_V_channel_full_n;
  wire [9:0]if_din;
  wire \int_cols_reg[4] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__26_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire mask_rows_V_channel_full_n;
  wire [9:0]out;
  wire p_dst_cols_V_channel_empty_n;
  wire p_dst_cols_V_channel_full_n;
  wire p_dst_rows_V_channel_empty_n;
  wire p_dst_rows_V_channel_full_n;
  wire p_src_cols_V_channel_full_n;
  wire p_src_rows_V_channel_full_n;
  wire [8:0]\r_V_reg_276_reg[9]_inv ;
  wire shiftReg_ce;
  wire src0_rows_V_channel_full_n;
  wire src1_cols_V_channel_full_n;
  wire threhold_channel_full_n;

  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[3][0]_srl4_i_4_n_0 ),
        .I1(src0_rows_V_channel_full_n),
        .I2(gray_rows_V_channel_full_n),
        .I3(gray_cols_V_channel_full_n),
        .I4(internal_full_n_reg_0),
        .I5(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_0),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(p_dst_cols_V_channel_full_n),
        .I1(p_src_cols_V_channel_full_n),
        .I2(src1_cols_V_channel_full_n),
        .I3(mask_rows_V_channel_full_n),
        .I4(p_dst_rows_V_channel_full_n),
        .I5(threhold_channel_full_n),
        .O(\SRL_SIG_reg[3][0]_srl4_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_tde_shiftReg U_image_core_p_dst_tde_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\int_cols_reg[4] (\int_cols_reg[4] ),
        .internal_full_n_reg(shiftReg_ce),
        .out(out),
        .p_dst_cols_V_channel_full_n(p_dst_cols_V_channel_full_n),
        .\r_V_reg_276_reg[9]_inv (\r_V_reg_276_reg[9]_inv ));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg_1),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[3] ),
        .O(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(p_dst_cols_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(p_dst_cols_V_channel_empty_n),
        .I4(Mat2AXIvideo_U0_img_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(p_src_rows_V_channel_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(shiftReg_ce),
        .I1(p_src_cols_V_channel_full_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(p_dst_cols_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_rows_V_read),
        .I3(p_dst_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(p_dst_cols_V_channel_full_n),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(p_dst_cols_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .I1(Mat2AXIvideo_U0_img_rows_V_read),
        .I2(p_dst_cols_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(p_dst_cols_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1 
       (.I0(shiftReg_ce),
        .I1(p_dst_rows_V_channel_full_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(p_dst_cols_V_channel_empty_n),
        .I4(Q),
        .I5(p_dst_rows_V_channel_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(p_dst_cols_V_channel_full_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(p_dst_rows_V_channel_empty_n),
        .I4(Q),
        .I5(p_dst_cols_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out_0),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(p_dst_cols_V_channel_empty_n),
        .I2(Q),
        .I3(p_dst_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(p_dst_rows_V_channel_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(p_dst_rows_V_channel_empty_n),
        .I2(Q),
        .I3(p_dst_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(p_dst_cols_V_channel_full_n),
        .O(mOutPtr110_out_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__26_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_dst_tde_shiftReg
   (\r_V_reg_276_reg[9]_inv ,
    out,
    \int_cols_reg[4] ,
    p_dst_cols_V_channel_full_n,
    internal_full_n_reg,
    Q,
    if_din,
    ap_clk);
  output [8:0]\r_V_reg_276_reg[9]_inv ;
  output [9:0]out;
  input \int_cols_reg[4] ;
  input p_dst_cols_V_channel_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [9:0]if_din;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [9:0]if_din;
  wire \int_cols_reg[4] ;
  wire internal_full_n_reg;
  wire [9:0]out;
  wire p_dst_cols_V_channel_full_n;
  wire [8:0]\r_V_reg_276_reg[9]_inv ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce_1;

  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__0 
       (.I0(p_dst_cols_V_channel_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce_1));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\p_dst_cols_V_channel_U/U_image_core_p_dst_tde_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_1),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_276[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\r_V_reg_276_reg[9]_inv [0]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_276[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(\r_V_reg_276_reg[9]_inv [1]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \r_V_reg_276[3]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .O(\r_V_reg_276_reg[9]_inv [2]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \r_V_reg_276[4]_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[4]),
        .O(\r_V_reg_276_reg[9]_inv [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \r_V_reg_276[5]_i_1 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\r_V_reg_276_reg[9]_inv [4]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_276[6]_i_1 
       (.I0(\int_cols_reg[4] ),
        .I1(out[6]),
        .O(\r_V_reg_276_reg[9]_inv [5]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_276[7]_i_1 
       (.I0(out[6]),
        .I1(\int_cols_reg[4] ),
        .I2(out[7]),
        .O(\r_V_reg_276_reg[9]_inv [6]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \r_V_reg_276[8]_i_1 
       (.I0(out[7]),
        .I1(\int_cols_reg[4] ),
        .I2(out[6]),
        .I3(out[8]),
        .O(\r_V_reg_276_reg[9]_inv [7]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \r_V_reg_276[9]_inv_i_1 
       (.I0(out[8]),
        .I1(out[6]),
        .I2(\int_cols_reg[4] ),
        .I3(out[7]),
        .I4(out[9]),
        .O(\r_V_reg_276_reg[9]_inv [8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_DeQ
   (p_src_data_stream_0_s_full_n,
    p_src_data_stream_0_s_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    Duplicate_U0_src_data_stream_0_V_read,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    D);
  output p_src_data_stream_0_s_full_n;
  output p_src_data_stream_0_s_empty_n;
  output [7:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input Duplicate_U0_src_data_stream_0_V_read;
  input AXIvideo2Mat_U0_img_data_stream_0_V_write;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [7:0]D;

  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]D;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_data_stream_0_s_empty_n;
  wire p_src_data_stream_0_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_DeQ_shiftReg U_image_core_p_src_DeQ_ram
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(p_src_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_data_stream_0_s_empty_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(p_src_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(p_src_data_stream_0_s_empty_n),
        .I4(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I5(p_src_data_stream_0_s_full_n),
        .O(internal_full_n_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(p_src_data_stream_0_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(p_src_data_stream_0_s_empty_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(p_src_data_stream_0_s_full_n),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I2(p_src_data_stream_0_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(p_src_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_DeQ_shiftReg
   (if_din,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]if_din;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_data_stream_0_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ee0
   (p_src_data_stream_1_s_full_n,
    p_src_data_stream_1_s_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    Duplicate_U0_src_data_stream_0_V_read,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    D);
  output p_src_data_stream_1_s_full_n;
  output p_src_data_stream_1_s_empty_n;
  output [7:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input Duplicate_U0_src_data_stream_0_V_read;
  input AXIvideo2Mat_U0_img_data_stream_0_V_write;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [7:0]D;

  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]D;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_data_stream_1_s_empty_n;
  wire p_src_data_stream_1_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ee0_shiftReg U_image_core_p_src_Ee0_ram
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(p_src_data_stream_1_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_data_stream_1_s_empty_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(p_src_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(p_src_data_stream_1_s_empty_n),
        .I4(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I5(p_src_data_stream_1_s_full_n),
        .O(internal_full_n_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(p_src_data_stream_1_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(p_src_data_stream_1_s_empty_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(p_src_data_stream_1_s_full_n),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I2(p_src_data_stream_1_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(p_src_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ee0_shiftReg
   (if_din,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]if_din;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_data_stream_0_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__5 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ffa
   (p_src_data_stream_2_s_full_n,
    p_src_data_stream_2_s_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    Duplicate_U0_src_data_stream_0_V_read,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    D);
  output p_src_data_stream_2_s_full_n;
  output p_src_data_stream_2_s_empty_n;
  output [7:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input Duplicate_U0_src_data_stream_0_V_read;
  input AXIvideo2Mat_U0_img_data_stream_0_V_write;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [7:0]D;

  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]D;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_data_stream_2_s_empty_n;
  wire p_src_data_stream_2_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ffa_shiftReg U_image_core_p_src_Ffa_ram
       (.AXIvideo2Mat_U0_img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(p_src_data_stream_2_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_data_stream_2_s_empty_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(p_src_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(p_src_data_stream_2_s_empty_n),
        .I4(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I5(p_src_data_stream_2_s_full_n),
        .O(internal_full_n_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(p_src_data_stream_2_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(p_src_data_stream_2_s_empty_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(p_src_data_stream_2_s_full_n),
        .I3(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .I2(p_src_data_stream_2_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(p_src_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Ffa_shiftReg
   (if_din,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_data_stream_0_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]if_din;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_data_stream_0_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_data_stream_0_V_write),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__6 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(if_din[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Gfk
   (p_src_rows_V_channel3_full_n,
    p_src_rows_V_channel3_empty_n,
    \tmp_reg_216_reg[8] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Duplicate_U0_src_rows_V_read,
    AXIvideo2Mat_U0_img_rows_V_read,
    p_src_cols_V_channel3_empty_n,
    Duplicate_U0_ap_start,
    Q,
    ap_rst_n_inv,
    D);
  output p_src_rows_V_channel3_full_n;
  output p_src_rows_V_channel3_empty_n;
  output [8:0]\tmp_reg_216_reg[8] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Duplicate_U0_src_rows_V_read;
  input AXIvideo2Mat_U0_img_rows_V_read;
  input p_src_cols_V_channel3_empty_n;
  input Duplicate_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [8:0]D;

  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [8:0]D;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_i_2__22_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_cols_V_channel3_empty_n;
  wire p_src_rows_V_channel3_empty_n;
  wire p_src_rows_V_channel3_full_n;
  wire [8:0]\tmp_reg_216_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Gfk_shiftReg U_image_core_p_src_Gfk_ram
       (.AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_src_rows_V_channel3_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_reg_216_reg[8] (\tmp_reg_216_reg[8] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_rows_V_channel3_empty_n),
        .I3(Duplicate_U0_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(p_src_rows_V_channel3_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_i_2__22_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_src_rows_V_channel3_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__22
       (.I0(p_src_rows_V_channel3_empty_n),
        .I1(Q),
        .I2(Duplicate_U0_ap_start),
        .I3(p_src_cols_V_channel3_empty_n),
        .I4(p_src_rows_V_channel3_full_n),
        .I5(AXIvideo2Mat_U0_img_rows_V_read),
        .O(internal_full_n_i_2__22_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__2
       (.I0(p_src_cols_V_channel3_empty_n),
        .I1(Duplicate_U0_ap_start),
        .I2(Q),
        .I3(p_src_rows_V_channel3_empty_n),
        .I4(AXIvideo2Mat_U0_img_rows_V_read),
        .I5(p_src_rows_V_channel3_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(p_src_rows_V_channel3_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__13 
       (.I0(p_src_rows_V_channel3_empty_n),
        .I1(Duplicate_U0_src_rows_V_read),
        .I2(p_src_rows_V_channel3_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .I2(p_src_rows_V_channel3_full_n),
        .I3(Duplicate_U0_src_rows_V_read),
        .I4(p_src_rows_V_channel3_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Gfk_shiftReg
   (\tmp_reg_216_reg[8] ,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_rows_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [8:0]\tmp_reg_216_reg[8] ;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_rows_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [8:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [8:0]D;
  wire [8:0]\SRL_SIG_reg[0]_0 ;
  wire [8:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [8:0]\tmp_reg_216_reg[8] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_216[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_216_reg[8] [8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Hfu
   (p_src_cols_V_channel3_full_n,
    p_src_cols_V_channel3_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Duplicate_U0_src_rows_V_read,
    AXIvideo2Mat_U0_img_rows_V_read,
    p_src_rows_V_channel3_empty_n,
    Duplicate_U0_ap_start,
    Q,
    ap_rst_n_inv,
    \SRL_SIG_reg[1][9] );
  output p_src_cols_V_channel3_full_n;
  output p_src_cols_V_channel3_empty_n;
  output [9:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Duplicate_U0_src_rows_V_read;
  input AXIvideo2Mat_U0_img_rows_V_read;
  input p_src_rows_V_channel3_empty_n;
  input Duplicate_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [9:0]\SRL_SIG_reg[1][9] ;

  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [9:0]D;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_rows_V_read;
  wire [0:0]Q;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_i_2__21_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_cols_V_channel3_empty_n;
  wire p_src_cols_V_channel3_full_n;
  wire p_src_rows_V_channel3_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Hfu_shiftReg U_image_core_p_src_Hfu_ram
       (.AXIvideo2Mat_U0_img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
        .D(D),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_src_cols_V_channel3_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_cols_V_channel3_empty_n),
        .I3(Duplicate_U0_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(p_src_cols_V_channel3_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_i_2__21_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_src_cols_V_channel3_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__21
       (.I0(p_src_cols_V_channel3_empty_n),
        .I1(Q),
        .I2(Duplicate_U0_ap_start),
        .I3(p_src_rows_V_channel3_empty_n),
        .I4(p_src_cols_V_channel3_full_n),
        .I5(AXIvideo2Mat_U0_img_rows_V_read),
        .O(internal_full_n_i_2__21_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__3
       (.I0(p_src_rows_V_channel3_empty_n),
        .I1(Duplicate_U0_ap_start),
        .I2(Q),
        .I3(p_src_cols_V_channel3_empty_n),
        .I4(AXIvideo2Mat_U0_img_rows_V_read),
        .I5(p_src_cols_V_channel3_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(p_src_cols_V_channel3_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__14 
       (.I0(p_src_cols_V_channel3_empty_n),
        .I1(Duplicate_U0_src_rows_V_read),
        .I2(p_src_cols_V_channel3_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .I2(p_src_cols_V_channel3_full_n),
        .I3(Duplicate_U0_src_rows_V_read),
        .I4(p_src_cols_V_channel3_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_Hfu_shiftReg
   (D,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_rows_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][9]_0 ,
    ap_clk);
  output [9:0]D;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_rows_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [9:0]\SRL_SIG_reg[1][9]_0 ;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire [9:0]\SRL_SIG_reg[1][9]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_63_reg_221[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h3353)) 
    \tmp_63_reg_221[9]_inv_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_qcK
   (p_src_rows_V_channel_full_n,
    p_src_rows_V_channel_empty_n,
    ap_condition_564,
    D,
    ap_clk,
    p_src_rows_V_channel3_full_n,
    p_src_cols_V_channel_empty_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    p_src_cols_V_channel3_full_n,
    ap_rst_n,
    internal_full_n_reg_0,
    AXIvideo2Mat_U0_img_rows_V_read,
    shiftReg_ce,
    ap_rst_n_inv,
    if_din);
  output p_src_rows_V_channel_full_n;
  output p_src_rows_V_channel_empty_n;
  output ap_condition_564;
  output [8:0]D;
  input ap_clk;
  input p_src_rows_V_channel3_full_n;
  input p_src_cols_V_channel_empty_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  input p_src_cols_V_channel3_full_n;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input AXIvideo2Mat_U0_img_rows_V_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [8:0]if_din;

  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [8:0]D;
  wire ap_clk;
  wire ap_condition_564;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire [8:0]if_din;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__24_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_cols_V_channel3_full_n;
  wire p_src_cols_V_channel_empty_n;
  wire p_src_rows_V_channel3_full_n;
  wire p_src_rows_V_channel_empty_n;
  wire p_src_rows_V_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_qcK_shiftReg U_image_core_p_src_qcK_ram
       (.D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(p_src_rows_V_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(p_src_rows_V_channel_empty_n),
        .I1(p_src_rows_V_channel3_full_n),
        .I2(p_src_cols_V_channel_empty_n),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I4(p_src_cols_V_channel3_full_n),
        .O(ap_condition_564));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_rows_V_channel_empty_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(p_src_rows_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__24_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_src_rows_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__24
       (.I0(p_src_rows_V_channel_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .I2(p_src_rows_V_channel_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(AXIvideo2Mat_U0_img_rows_V_read),
        .I1(p_src_rows_V_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(p_src_rows_V_channel_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(p_src_rows_V_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_src_rows_V_channel_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .I2(p_src_rows_V_channel_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(p_src_rows_V_channel_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_read),
        .I4(p_src_rows_V_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_qcK_shiftReg
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    shiftReg_ce,
    if_din,
    ap_clk);
  output [8:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [8:0]if_din;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]\SRL_SIG_reg[0]_1 ;
  wire [8:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [8:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_409[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_rcU
   (p_src_cols_V_channel_full_n,
    p_src_cols_V_channel_empty_n,
    \SRL_SIG_reg[0][9] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    AXIvideo2Mat_U0_img_rows_V_read,
    shiftReg_ce,
    ap_rst_n_inv,
    if_din);
  output p_src_cols_V_channel_full_n;
  output p_src_cols_V_channel_empty_n;
  output [9:0]\SRL_SIG_reg[0][9] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input AXIvideo2Mat_U0_img_rows_V_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [9:0]if_din;

  wire AXIvideo2Mat_U0_img_rows_V_read;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]if_din;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__23_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_cols_V_channel_empty_n;
  wire p_src_cols_V_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_rcU_shiftReg U_image_core_p_src_rcU_ram
       (.\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(p_src_cols_V_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_cols_V_channel_empty_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(p_src_cols_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__23_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_src_cols_V_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__23
       (.I0(p_src_cols_V_channel_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .I2(p_src_cols_V_channel_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(AXIvideo2Mat_U0_img_rows_V_read),
        .I1(p_src_cols_V_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(p_src_cols_V_channel_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(p_src_cols_V_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(p_src_cols_V_channel_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_read),
        .I2(p_src_cols_V_channel_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(p_src_cols_V_channel_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_read),
        .I4(p_src_cols_V_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_p_src_rcU_shiftReg
   (\SRL_SIG_reg[0][9]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    shiftReg_ce,
    if_din,
    ap_clk);
  output [9:0]\SRL_SIG_reg[0][9]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [9:0]if_din;
  input ap_clk;

  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_1 ;
  wire [9:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [9:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_95_reg_414[9]_i_2 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][9]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_cvdy
   (src0_cols_V_channel_full_n,
    src0_cols_V_channel_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    CvtColor_U0_p_src_rows_V_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    cols,
    CvtColor_U0_ap_start,
    src0_rows_V_channel_empty_n,
    Q,
    ap_rst_n_inv);
  output src0_cols_V_channel_full_n;
  output src0_cols_V_channel_empty_n;
  output [9:0]out;
  input ap_clk;
  input shiftReg_ce;
  input CvtColor_U0_p_src_rows_V_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [9:0]cols;
  input CvtColor_U0_ap_start;
  input src0_rows_V_channel_empty_n;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]cols;
  wire internal_empty_n_i_1__31_n_0;
  wire internal_empty_n_i_2__22_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__30_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [9:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire src0_cols_V_channel_empty_n;
  wire src0_cols_V_channel_full_n;
  wire src0_rows_V_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_cvdy_shiftReg U_image_core_src0_cvdy_ram
       (.ap_clk(ap_clk),
        .cols(cols),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_reg_289_reg[9] (shiftReg_addr));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__31
       (.I0(internal_empty_n_i_2__22_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(src0_cols_V_channel_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__22
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(src0_cols_V_channel_empty_n),
        .O(internal_empty_n_i_2__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_0),
        .Q(src0_cols_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__30
       (.I0(ap_rst_n),
        .I1(src0_cols_V_channel_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_0),
        .Q(src0_cols_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(src0_rows_V_channel_empty_n),
        .I2(Q),
        .I3(src0_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(src0_cols_V_channel_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(src0_cols_V_channel_empty_n),
        .I4(CvtColor_U0_p_src_rows_V_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_cvdy_shiftReg
   (\tmp_reg_289_reg[9] ,
    out,
    mOutPtr,
    shiftReg_ce,
    cols,
    ap_clk);
  output [0:0]\tmp_reg_289_reg[9] ;
  output [9:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [9:0]cols;
  input ap_clk;

  wire ap_clk;
  wire [9:0]cols;
  wire [2:0]mOutPtr;
  wire [9:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]\tmp_reg_289_reg[9] ;

  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\tmp_reg_289_reg[9] ));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_cols_V_channel_U/U_image_core_src0_cvdy_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_reg_289_reg[9] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dIfE
   (src0_data_stream_0_s_full_n,
    src0_data_stream_0_s_empty_n,
    B,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_U0_p_src_data_stream_0_V_read,
    Duplicate_U0_src_data_stream_0_V_read,
    ap_rst_n_inv,
    if_din);
  output src0_data_stream_0_s_full_n;
  output src0_data_stream_0_s_empty_n;
  output [7:0]B;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_U0_p_src_data_stream_0_V_read;
  input Duplicate_U0_src_data_stream_0_V_read;
  input ap_rst_n_inv;
  input [7:0]if_din;

  wire [7:0]B;
  wire CvtColor_U0_p_src_data_stream_0_V_read;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire internal_full_n_i_2__27_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_0_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dIfE_shiftReg U_image_core_src0_dIfE_ram
       (.B(B),
        .Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(src0_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(src0_data_stream_0_s_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(src0_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__27_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src0_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__27
       (.I0(src0_data_stream_0_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_0_V_read),
        .I2(src0_data_stream_0_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .O(internal_full_n_i_2__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__4
       (.I0(CvtColor_U0_p_src_data_stream_0_V_read),
        .I1(src0_data_stream_0_s_empty_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(src0_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(src0_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__15 
       (.I0(src0_data_stream_0_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_0_V_read),
        .I2(src0_data_stream_0_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(src0_data_stream_0_s_full_n),
        .I3(CvtColor_U0_p_src_data_stream_0_V_read),
        .I4(src0_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dIfE_shiftReg
   (B,
    internal_full_n_reg,
    Duplicate_U0_src_data_stream_0_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input Duplicate_U0_src_data_stream_0_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]B;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    m_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dJfO
   (src0_data_stream_1_s_full_n,
    src0_data_stream_1_s_empty_n,
    \ap_CS_fsm_reg[3] ,
    p,
    p_0,
    ap_clk,
    p_src_data_stream_1_s_empty_n,
    src1_data_stream_2_s_full_n,
    p_src_data_stream_0_s_empty_n,
    p_src_data_stream_2_s_empty_n,
    src1_data_stream_1_s_full_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_0_s_empty_n,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_U0_p_src_data_stream_0_V_read,
    Duplicate_U0_src_data_stream_0_V_read,
    ap_rst_n_inv,
    if_din);
  output src0_data_stream_1_s_full_n;
  output src0_data_stream_1_s_empty_n;
  output \ap_CS_fsm_reg[3] ;
  output p;
  output [7:0]p_0;
  input ap_clk;
  input p_src_data_stream_1_s_empty_n;
  input src1_data_stream_2_s_full_n;
  input p_src_data_stream_0_s_empty_n;
  input p_src_data_stream_2_s_empty_n;
  input src1_data_stream_1_s_full_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_0_s_empty_n;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_U0_p_src_data_stream_0_V_read;
  input Duplicate_U0_src_data_stream_0_V_read;
  input ap_rst_n_inv;
  input [7:0]if_din;

  wire CvtColor_U0_p_src_data_stream_0_V_read;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_i_2__26_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p;
  wire [7:0]p_0;
  wire p_src_data_stream_0_s_empty_n;
  wire p_src_data_stream_1_s_empty_n;
  wire p_src_data_stream_2_s_empty_n;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_1_s_full_n;
  wire src0_data_stream_2_s_empty_n;
  wire src1_data_stream_1_s_full_n;
  wire src1_data_stream_2_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dJfO_shiftReg U_image_core_src0_dJfO_ram
       (.Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(src0_data_stream_1_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .p(p_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(src0_data_stream_1_s_full_n),
        .I1(p_src_data_stream_1_s_empty_n),
        .I2(src1_data_stream_2_s_full_n),
        .I3(p_src_data_stream_0_s_empty_n),
        .I4(p_src_data_stream_2_s_empty_n),
        .I5(src1_data_stream_1_s_full_n),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(src0_data_stream_1_s_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(src0_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__26_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src0_data_stream_1_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__26
       (.I0(src0_data_stream_1_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_0_V_read),
        .I2(src0_data_stream_1_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .O(internal_full_n_i_2__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__5
       (.I0(CvtColor_U0_p_src_data_stream_0_V_read),
        .I1(src0_data_stream_1_s_empty_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(src0_data_stream_1_s_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(src0_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__16 
       (.I0(src0_data_stream_1_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_0_V_read),
        .I2(src0_data_stream_1_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(src0_data_stream_1_s_full_n),
        .I3(CvtColor_U0_p_src_data_stream_0_V_read),
        .I4(src0_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h7F)) 
    m_i_11
       (.I0(src0_data_stream_1_s_empty_n),
        .I1(src0_data_stream_2_s_empty_n),
        .I2(src0_data_stream_0_s_empty_n),
        .O(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dJfO_shiftReg
   (p,
    internal_full_n_reg,
    Duplicate_U0_src_data_stream_0_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]p;
  input internal_full_n_reg;
  input Duplicate_U0_src_data_stream_0_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire Duplicate_U0_src_data_stream_0_V_read;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dKfY
   (src0_data_stream_2_s_full_n,
    src0_data_stream_2_s_empty_n,
    p_Val2_1_reg_332_reg,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_U0_p_src_data_stream_0_V_read,
    Duplicate_U0_src_data_stream_0_V_read,
    ap_rst_n_inv,
    if_din);
  output src0_data_stream_2_s_full_n;
  output src0_data_stream_2_s_empty_n;
  output [7:0]p_Val2_1_reg_332_reg;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_U0_p_src_data_stream_0_V_read;
  input Duplicate_U0_src_data_stream_0_V_read;
  input ap_rst_n_inv;
  input [7:0]if_din;

  wire CvtColor_U0_p_src_data_stream_0_V_read;
  wire Duplicate_U0_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__25_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_Val2_1_reg_332_reg;
  wire src0_data_stream_2_s_empty_n;
  wire src0_data_stream_2_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dKfY_shiftReg U_image_core_src0_dKfY_ram
       (.Duplicate_U0_src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(src0_data_stream_2_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .p_Val2_1_reg_332_reg(p_Val2_1_reg_332_reg));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(src0_data_stream_2_s_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(src0_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__25_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src0_data_stream_2_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__25
       (.I0(src0_data_stream_2_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_0_V_read),
        .I2(src0_data_stream_2_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .O(internal_full_n_i_2__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__6
       (.I0(CvtColor_U0_p_src_data_stream_0_V_read),
        .I1(src0_data_stream_2_s_empty_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(src0_data_stream_2_s_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(src0_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__17 
       (.I0(src0_data_stream_2_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_0_V_read),
        .I2(src0_data_stream_2_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(src0_data_stream_2_s_full_n),
        .I3(CvtColor_U0_p_src_data_stream_0_V_read),
        .I4(src0_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_dKfY_shiftReg
   (p_Val2_1_reg_332_reg,
    internal_full_n_reg,
    Duplicate_U0_src_data_stream_0_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]p_Val2_1_reg_332_reg;
  input internal_full_n_reg;
  input Duplicate_U0_src_data_stream_0_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire Duplicate_U0_src_data_stream_0_V_read;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p_Val2_1_reg_332_reg;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_1_reg_332_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_Val2_1_reg_332_reg[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_rudo
   (src0_rows_V_channel_full_n,
    src0_rows_V_channel_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    CvtColor_U0_p_src_rows_V_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    rows,
    CvtColor_U0_ap_start,
    src0_cols_V_channel_empty_n,
    Q,
    ap_rst_n_inv);
  output src0_rows_V_channel_full_n;
  output src0_rows_V_channel_empty_n;
  output [8:0]out;
  input ap_clk;
  input shiftReg_ce;
  input CvtColor_U0_p_src_rows_V_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [8:0]rows;
  input CvtColor_U0_ap_start;
  input src0_cols_V_channel_empty_n;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__30_n_0;
  wire internal_empty_n_i_2__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__29_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [8:0]out;
  wire [8:0]rows;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire src0_cols_V_channel_empty_n;
  wire src0_rows_V_channel_empty_n;
  wire src0_rows_V_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_rudo_shiftReg U_image_core_src0_rudo_ram
       (.ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .rows(rows),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_84_reg_294_reg[8] (shiftReg_addr));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__30
       (.I0(internal_empty_n_i_2__21_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(src0_rows_V_channel_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(src0_rows_V_channel_empty_n),
        .I4(CvtColor_U0_p_src_rows_V_read),
        .O(internal_empty_n_i_2__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_0),
        .Q(src0_rows_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__29
       (.I0(ap_rst_n),
        .I1(src0_rows_V_channel_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(src0_rows_V_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(CvtColor_U0_ap_start),
        .I2(src0_rows_V_channel_empty_n),
        .I3(src0_cols_V_channel_empty_n),
        .I4(Q),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hD5BF2A40)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(src0_rows_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFF08881000)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(CvtColor_U0_p_src_rows_V_read),
        .I3(src0_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src0_rudo_shiftReg
   (\tmp_84_reg_294_reg[8] ,
    out,
    mOutPtr,
    shiftReg_ce,
    rows,
    ap_clk);
  output [0:0]\tmp_84_reg_294_reg[8] ;
  output [8:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [8:0]rows;
  input ap_clk;

  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [8:0]out;
  wire [8:0]rows;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]\tmp_84_reg_294_reg[8] ;

  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\tmp_84_reg_294_reg[8] ));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src0_rows_V_channel_U/U_image_core_src0_rudo_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\tmp_84_reg_294_reg[8] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[8]),
        .Q(out[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_cxdS
   (src1_cols_V_channel_empty_n,
    src1_cols_V_channel_full_n,
    out,
    PaintMask_U0_p_src_rows_V_read,
    shiftReg_ce,
    cols,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    PaintMask_U0_ap_start,
    src1_rows_V_channel_empty_n,
    Q);
  output src1_cols_V_channel_empty_n;
  output src1_cols_V_channel_full_n;
  output [9:0]out;
  input PaintMask_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [9:0]cols;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input PaintMask_U0_ap_start;
  input src1_rows_V_channel_empty_n;
  input [0:0]Q;

  wire PaintMask_U0_ap_start;
  wire PaintMask_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]cols;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [9:0]out;
  wire shiftReg_ce;
  wire src1_cols_V_channel_empty_n;
  wire src1_cols_V_channel_full_n;
  wire src1_rows_V_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_cxdS_shiftReg U_image_core_src1_cxdS_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .cols(cols),
        .internal_full_n_reg(src1_cols_V_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(src1_cols_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(src1_cols_V_channel_empty_n),
        .I4(PaintMask_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(src1_cols_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(PaintMask_U0_p_src_rows_V_read),
        .I3(src1_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(src1_cols_V_channel_full_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(src1_cols_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(PaintMask_U0_p_src_rows_V_read),
        .I2(src1_cols_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(src1_cols_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(src1_cols_V_channel_full_n),
        .I2(PaintMask_U0_ap_start),
        .I3(src1_rows_V_channel_empty_n),
        .I4(Q),
        .I5(src1_cols_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__2 
       (.I0(PaintMask_U0_ap_start),
        .I1(src1_rows_V_channel_empty_n),
        .I2(Q),
        .I3(src1_cols_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(src1_cols_V_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_cxdS_shiftReg
   (out,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    cols,
    ap_clk);
  output [9:0]out;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [9:0]cols;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [9:0]cols;
  wire internal_full_n_reg;
  wire [9:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_cols_V_channel_U/U_image_core_src1_cxdS_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(cols[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_dLf8
   (src1_data_stream_0_s_full_n,
    if_dout,
    src1_data_stream_0_s_empty_n,
    Duplicate_U0_src_data_stream_0_V_read,
    ap_clk,
    if_din,
    ap_rst_n_inv,
    ap_rst_n,
    PaintMask_U0_p_src_data_stream_1_V_read);
  output src1_data_stream_0_s_full_n;
  output [7:0]if_dout;
  output src1_data_stream_0_s_empty_n;
  input Duplicate_U0_src_data_stream_0_V_read;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n_inv;
  input ap_rst_n;
  input PaintMask_U0_p_src_data_stream_1_V_read;

  wire Duplicate_U0_src_data_stream_0_V_read;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:1]data0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n;
  wire empty_n_i_1_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire empty_n_i_5_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_i_5_n_0;
  wire [7:0]if_din;
  wire [7:0]if_dout;
  wire mem_reg_0_0_i_17_n_3;
  wire mem_reg_0_0_i_18_n_0;
  wire mem_reg_0_0_i_19_n_0;
  wire mem_reg_0_0_i_19_n_1;
  wire mem_reg_0_0_i_19_n_2;
  wire mem_reg_0_0_i_19_n_3;
  wire mem_reg_0_0_i_20_n_0;
  wire mem_reg_0_0_i_20_n_1;
  wire mem_reg_0_0_i_20_n_2;
  wire mem_reg_0_0_i_20_n_3;
  wire mem_reg_0_0_i_21_n_0;
  wire mem_reg_0_0_i_21_n_1;
  wire mem_reg_0_0_i_21_n_2;
  wire mem_reg_0_0_i_21_n_3;
  wire mem_reg_0_0_i_22_n_0;
  wire mem_reg_0_0_i_23_n_0;
  wire mem_reg_0_0_i_24_n_0;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [14:0]raddr;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[10]_i_1_n_0 ;
  wire \raddr[11]_i_1_n_0 ;
  wire \raddr[12]_i_1_n_0 ;
  wire \raddr[13]_i_1_n_0 ;
  wire \raddr[14]_i_2_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_1_n_0 ;
  wire \raddr[8]_i_1_n_0 ;
  wire \raddr[9]_i_1_n_0 ;
  wire [14:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead_i_4_n_0;
  wire show_ahead_i_5_n_0;
  wire show_ahead_i_6_n_0;
  wire show_ahead_i_7_n_0;
  wire show_ahead_i_8_n_0;
  wire show_ahead_reg_i_3_n_0;
  wire show_ahead_reg_i_3_n_1;
  wire show_ahead_reg_i_3_n_2;
  wire show_ahead_reg_i_3_n_3;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[0]_i_3_n_0 ;
  wire \usedw[0]_i_4__1_n_0 ;
  wire \usedw[0]_i_5__1_n_0 ;
  wire \usedw[0]_i_6__1_n_0 ;
  wire \usedw[0]_i_7_n_0 ;
  wire \usedw[12]_i_2__1_n_0 ;
  wire \usedw[12]_i_3__1_n_0 ;
  wire \usedw[12]_i_4__1_n_0 ;
  wire \usedw[4]_i_2__1_n_0 ;
  wire \usedw[4]_i_3__1_n_0 ;
  wire \usedw[4]_i_4__1_n_0 ;
  wire \usedw[4]_i_5__1_n_0 ;
  wire \usedw[8]_i_2__1_n_0 ;
  wire \usedw[8]_i_3__1_n_0 ;
  wire \usedw[8]_i_4__1_n_0 ;
  wire \usedw[8]_i_5__1_n_0 ;
  wire [14:0]usedw_reg;
  wire \usedw_reg[0]_i_2_n_0 ;
  wire \usedw_reg[0]_i_2_n_1 ;
  wire \usedw_reg[0]_i_2_n_2 ;
  wire \usedw_reg[0]_i_2_n_3 ;
  wire \usedw_reg[0]_i_2_n_4 ;
  wire \usedw_reg[0]_i_2_n_5 ;
  wire \usedw_reg[0]_i_2_n_6 ;
  wire \usedw_reg[0]_i_2_n_7 ;
  wire \usedw_reg[12]_i_1_n_2 ;
  wire \usedw_reg[12]_i_1_n_3 ;
  wire \usedw_reg[12]_i_1_n_5 ;
  wire \usedw_reg[12]_i_1_n_6 ;
  wire \usedw_reg[12]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_0 ;
  wire \usedw_reg[4]_i_1_n_1 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_0 ;
  wire \usedw_reg[8]_i_1_n_1 ;
  wire \usedw_reg[8]_i_1_n_2 ;
  wire \usedw_reg[8]_i_1_n_3 ;
  wire \usedw_reg[8]_i_1_n_4 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire [14:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[10]_i_1_n_0 ;
  wire \waddr[11]_i_1_n_0 ;
  wire \waddr[12]_i_1_n_0 ;
  wire \waddr[13]_i_1_n_0 ;
  wire \waddr[14]_i_2_n_0 ;
  wire \waddr[14]_i_4_n_0 ;
  wire \waddr[14]_i_5_n_0 ;
  wire \waddr[14]_i_6_n_0 ;
  wire \waddr[14]_i_7_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[8]_i_1_n_0 ;
  wire \waddr[9]_i_1_n_0 ;
  wire \waddr_reg[12]_i_2_n_0 ;
  wire \waddr_reg[12]_i_2_n_1 ;
  wire \waddr_reg[12]_i_2_n_2 ;
  wire \waddr_reg[12]_i_2_n_3 ;
  wire \waddr_reg[12]_i_2_n_4 ;
  wire \waddr_reg[12]_i_2_n_5 ;
  wire \waddr_reg[12]_i_2_n_6 ;
  wire \waddr_reg[12]_i_2_n_7 ;
  wire \waddr_reg[14]_i_3_n_3 ;
  wire \waddr_reg[14]_i_3_n_6 ;
  wire \waddr_reg[14]_i_3_n_7 ;
  wire \waddr_reg[4]_i_2_n_0 ;
  wire \waddr_reg[4]_i_2_n_1 ;
  wire \waddr_reg[4]_i_2_n_2 ;
  wire \waddr_reg[4]_i_2_n_3 ;
  wire \waddr_reg[4]_i_2_n_4 ;
  wire \waddr_reg[4]_i_2_n_5 ;
  wire \waddr_reg[4]_i_2_n_6 ;
  wire \waddr_reg[4]_i_2_n_7 ;
  wire \waddr_reg[8]_i_2_n_0 ;
  wire \waddr_reg[8]_i_2_n_1 ;
  wire \waddr_reg[8]_i_2_n_2 ;
  wire \waddr_reg[8]_i_2_n_3 ;
  wire \waddr_reg[8]_i_2_n_4 ;
  wire \waddr_reg[8]_i_2_n_5 ;
  wire \waddr_reg[8]_i_2_n_6 ;
  wire \waddr_reg[8]_i_2_n_7 ;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_0_i_17_CO_UNCONNECTED;
  wire [3:2]NLW_mem_reg_0_0_i_17_O_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_show_ahead_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_3_O_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_waddr_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_waddr_reg[14]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(if_dout[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(if_dout[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(if_dout[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(if_dout[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(if_dout[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(if_dout[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(if_dout[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(if_dout[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(empty_n),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(src1_data_stream_0_s_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(src1_data_stream_0_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(empty_n),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_0),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[4]),
        .I5(empty_n_i_4_n_0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_3
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_4
       (.I0(usedw_reg[13]),
        .I1(usedw_reg[12]),
        .I2(usedw_reg[14]),
        .I3(empty_n_i_5_n_0),
        .I4(usedw_reg[8]),
        .I5(usedw_reg[9]),
        .O(empty_n_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_5
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[11]),
        .O(empty_n_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBF3FFF3)) 
    full_n_i_1
       (.I0(p_1_in),
        .I1(ap_rst_n),
        .I2(pop),
        .I3(src1_data_stream_0_s_full_n),
        .I4(Duplicate_U0_src_data_stream_0_V_read),
        .O(full_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_2
       (.I0(full_n_i_3_n_0),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[11]),
        .I4(usedw_reg[10]),
        .I5(full_n_i_4_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(full_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    full_n_i_4
       (.I0(usedw_reg[13]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[12]),
        .I3(full_n_i_5_n_0),
        .I4(usedw_reg[14]),
        .I5(usedw_reg[5]),
        .O(full_n_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    full_n_i_5
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(full_n_i_5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(src1_data_stream_0_s_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:1],q_buf[0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_1
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[14]),
        .I3(pop),
        .O(rnext[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_10
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_11
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[4]),
        .I3(pop),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_12
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[3]),
        .I3(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_13
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[2]),
        .I3(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_14
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_0_0_i_15
       (.I0(mem_reg_0_0_i_18_n_0),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  CARRY4 mem_reg_0_0_i_17
       (.CI(mem_reg_0_0_i_19_n_0),
        .CO({NLW_mem_reg_0_0_i_17_CO_UNCONNECTED[3:1],mem_reg_0_0_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_0_0_i_17_O_UNCONNECTED[3:2],data0[14:13]}),
        .S({1'b0,1'b0,raddr[14:13]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    mem_reg_0_0_i_18
       (.I0(mem_reg_0_0_i_22_n_0),
        .I1(raddr[12]),
        .I2(raddr[14]),
        .I3(raddr[4]),
        .I4(mem_reg_0_0_i_23_n_0),
        .I5(mem_reg_0_0_i_24_n_0),
        .O(mem_reg_0_0_i_18_n_0));
  CARRY4 mem_reg_0_0_i_19
       (.CI(mem_reg_0_0_i_20_n_0),
        .CO({mem_reg_0_0_i_19_n_0,mem_reg_0_0_i_19_n_1,mem_reg_0_0_i_19_n_2,mem_reg_0_0_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(raddr[12:9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_2
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[13]),
        .I3(pop),
        .O(rnext[13]));
  CARRY4 mem_reg_0_0_i_20
       (.CI(mem_reg_0_0_i_21_n_0),
        .CO({mem_reg_0_0_i_20_n_0,mem_reg_0_0_i_20_n_1,mem_reg_0_0_i_20_n_2,mem_reg_0_0_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  CARRY4 mem_reg_0_0_i_21
       (.CI(1'b0),
        .CO({mem_reg_0_0_i_21_n_0,mem_reg_0_0_i_21_n_1,mem_reg_0_0_i_21_n_2,mem_reg_0_0_i_21_n_3}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_0_0_i_22
       (.I0(raddr[11]),
        .I1(raddr[0]),
        .I2(raddr[9]),
        .I3(raddr[10]),
        .O(mem_reg_0_0_i_22_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_0_i_23
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[7]),
        .O(mem_reg_0_0_i_23_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_0_i_24
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(raddr[13]),
        .O(mem_reg_0_0_i_24_n_0));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_3
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[12]),
        .I3(pop),
        .O(rnext[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_4
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[11]),
        .I3(pop),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_5
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[10]),
        .I3(pop),
        .O(rnext[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_6
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[9]),
        .I3(pop),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_7
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[8]),
        .I3(pop),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_8
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[7]),
        .I3(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_9
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_18_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:1],q_buf[1]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_2
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_2_DOBDO_UNCONNECTED[31:1],q_buf[2]}),
        .DOPADOP(NLW_mem_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_3
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_3_DOBDO_UNCONNECTED[31:1],q_buf[3]}),
        .DOPADOP(NLW_mem_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_4
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_4_DOBDO_UNCONNECTED[31:1],q_buf[4]}),
        .DOPADOP(NLW_mem_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_5
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_5_DOBDO_UNCONNECTED[31:1],q_buf[5]}),
        .DOPADOP(NLW_mem_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_6
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_6_DOBDO_UNCONNECTED[31:1],q_buf[6]}),
        .DOPADOP(NLW_mem_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_7
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_7_DOBDO_UNCONNECTED[31:1],q_buf[7]}),
        .DOPADOP(NLW_mem_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_0_0_i_18_n_0),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[10]_i_1 
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[11]_i_1 
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[12]_i_1 
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[13]_i_1 
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[14]_i_1 
       (.I0(empty_n),
        .I1(src1_data_stream_0_s_empty_n),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[14]_i_2 
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[1]_i_1 
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[2]_i_1 
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_1 
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[4]_i_1 
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[5]_i_1 
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[6]_i_1 
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[7]_i_1 
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[8]_i_1 
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[9]_i_1 
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_18_n_0),
        .O(\raddr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_1_n_0 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[11]_i_1_n_0 ),
        .Q(raddr[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[12]_i_1_n_0 ),
        .Q(raddr[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[13]_i_1_n_0 ),
        .Q(raddr[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[14]_i_2_n_0 ),
        .Q(raddr[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_0 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_0 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1_n_0 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1
       (.I0(Duplicate_U0_src_data_stream_0_V_read),
        .I1(src1_data_stream_0_s_full_n),
        .I2(show_ahead1),
        .O(show_ahead0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4
       (.I0(usedw_reg[14]),
        .I1(usedw_reg[13]),
        .I2(usedw_reg[12]),
        .O(show_ahead_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_5
       (.I0(usedw_reg[11]),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[9]),
        .O(show_ahead_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_6
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .O(show_ahead_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_7
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_7_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_8
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  CARRY4 show_ahead_reg_i_2
       (.CI(show_ahead_reg_i_3_n_0),
        .CO({NLW_show_ahead_reg_i_2_CO_UNCONNECTED[3:1],show_ahead1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,show_ahead_i_4_n_0}));
  CARRY4 show_ahead_reg_i_3
       (.CI(1'b0),
        .CO({show_ahead_reg_i_3_n_0,show_ahead_reg_i_3_n_1,show_ahead_reg_i_3_n_2,show_ahead_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_3_O_UNCONNECTED[3:0]),
        .S({show_ahead_i_5_n_0,show_ahead_i_6_n_0,show_ahead_i_7_n_0,show_ahead_i_8_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[0]_i_1 
       (.I0(src1_data_stream_0_s_full_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(pop),
        .O(\usedw[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \usedw[0]_i_3 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .O(\usedw[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_4__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[3]),
        .O(\usedw[0]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_5__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[2]),
        .O(\usedw[0]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_6__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[1]),
        .O(\usedw[0]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \usedw[0]_i_7 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[0]),
        .O(\usedw[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_2__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[14]),
        .O(\usedw[12]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_3__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[13]),
        .O(\usedw[12]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_4__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[12]),
        .O(\usedw[12]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_2__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[7]),
        .O(\usedw[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_3__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[6]),
        .O(\usedw[4]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_4__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[5]),
        .O(\usedw[4]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_5__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[4]),
        .O(\usedw[4]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_2__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[11]),
        .O(\usedw[8]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_3__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[10]),
        .O(\usedw[8]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_4__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[9]),
        .O(\usedw[8]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_5__1 
       (.I0(pop),
        .I1(src1_data_stream_0_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[8]),
        .O(\usedw[8]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[0]_i_2_n_7 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2_n_0 ,\usedw_reg[0]_i_2_n_1 ,\usedw_reg[0]_i_2_n_2 ,\usedw_reg[0]_i_2_n_3 }),
        .CYINIT(\usedw[0]_i_3_n_0 ),
        .DI(usedw_reg[3:0]),
        .O({\usedw_reg[0]_i_2_n_4 ,\usedw_reg[0]_i_2_n_5 ,\usedw_reg[0]_i_2_n_6 ,\usedw_reg[0]_i_2_n_7 }),
        .S({\usedw[0]_i_4__1_n_0 ,\usedw[0]_i_5__1_n_0 ,\usedw[0]_i_6__1_n_0 ,\usedw[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[8]_i_1_n_5 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[8]_i_1_n_4 ),
        .Q(usedw_reg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[12]_i_1_n_7 ),
        .Q(usedw_reg[12]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[12]_i_1 
       (.CI(\usedw_reg[8]_i_1_n_0 ),
        .CO({\NLW_usedw_reg[12]_i_1_CO_UNCONNECTED [3:2],\usedw_reg[12]_i_1_n_2 ,\usedw_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[13:12]}),
        .O({\NLW_usedw_reg[12]_i_1_O_UNCONNECTED [3],\usedw_reg[12]_i_1_n_5 ,\usedw_reg[12]_i_1_n_6 ,\usedw_reg[12]_i_1_n_7 }),
        .S({1'b0,\usedw[12]_i_2__1_n_0 ,\usedw[12]_i_3__1_n_0 ,\usedw[12]_i_4__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[13] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[12]_i_1_n_6 ),
        .Q(usedw_reg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[14] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[12]_i_1_n_5 ),
        .Q(usedw_reg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[0]_i_2_n_6 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[0]_i_2_n_5 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[0]_i_2_n_4 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(\usedw_reg[0]_i_2_n_0 ),
        .CO({\usedw_reg[4]_i_1_n_0 ,\usedw_reg[4]_i_1_n_1 ,\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[7:4]),
        .O({\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 ,\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 }),
        .S({\usedw[4]_i_2__1_n_0 ,\usedw[4]_i_3__1_n_0 ,\usedw[4]_i_4__1_n_0 ,\usedw[4]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1_n_5 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1_n_4 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[8]_i_1_n_7 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[8]_i_1 
       (.CI(\usedw_reg[4]_i_1_n_0 ),
        .CO({\usedw_reg[8]_i_1_n_0 ,\usedw_reg[8]_i_1_n_1 ,\usedw_reg[8]_i_1_n_2 ,\usedw_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[11:8]),
        .O({\usedw_reg[8]_i_1_n_4 ,\usedw_reg[8]_i_1_n_5 ,\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 }),
        .S({\usedw[8]_i_2__1_n_0 ,\usedw[8]_i_3__1_n_0 ,\usedw[8]_i_4__1_n_0 ,\usedw[8]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_0 ),
        .D(\usedw_reg[8]_i_1_n_6 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1 
       (.I0(\waddr[14]_i_4_n_0 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(\waddr_reg[12]_i_2_n_6 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1 
       (.I0(\waddr_reg[12]_i_2_n_5 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[12]_i_1 
       (.I0(\waddr_reg[12]_i_2_n_4 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1 
       (.I0(\waddr_reg[14]_i_3_n_7 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_1 
       (.I0(src1_data_stream_0_s_full_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_2 
       (.I0(\waddr_reg[14]_i_3_n_6 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \waddr[14]_i_4 
       (.I0(\waddr[14]_i_5_n_0 ),
        .I1(waddr[12]),
        .I2(waddr[14]),
        .I3(waddr[4]),
        .I4(\waddr[14]_i_6_n_0 ),
        .I5(\waddr[14]_i_7_n_0 ),
        .O(\waddr[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[14]_i_5 
       (.I0(waddr[11]),
        .I1(waddr[0]),
        .I2(waddr[9]),
        .I3(waddr[10]),
        .O(\waddr[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waddr[14]_i_6 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[14]_i_7 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[3]),
        .I3(waddr[13]),
        .O(\waddr[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_7 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_6 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_5 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_4 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr_reg[8]_i_2_n_7 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_6 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_5 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_4 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(\waddr_reg[12]_i_2_n_7 ),
        .I1(\waddr[14]_i_4_n_0 ),
        .O(\waddr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1_n_0 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_1_n_0 ),
        .Q(waddr[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[12]_i_1_n_0 ),
        .Q(waddr[12]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[12]_i_2 
       (.CI(\waddr_reg[8]_i_2_n_0 ),
        .CO({\waddr_reg[12]_i_2_n_0 ,\waddr_reg[12]_i_2_n_1 ,\waddr_reg[12]_i_2_n_2 ,\waddr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[12]_i_2_n_4 ,\waddr_reg[12]_i_2_n_5 ,\waddr_reg[12]_i_2_n_6 ,\waddr_reg[12]_i_2_n_7 }),
        .S(waddr[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[13]_i_1_n_0 ),
        .Q(waddr[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[14]_i_2_n_0 ),
        .Q(waddr[14]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[14]_i_3 
       (.CI(\waddr_reg[12]_i_2_n_0 ),
        .CO({\NLW_waddr_reg[14]_i_3_CO_UNCONNECTED [3:1],\waddr_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waddr_reg[14]_i_3_O_UNCONNECTED [3:2],\waddr_reg[14]_i_3_n_6 ,\waddr_reg[14]_i_3_n_7 }),
        .S({1'b0,1'b0,waddr[14:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\waddr_reg[4]_i_2_n_0 ,\waddr_reg[4]_i_2_n_1 ,\waddr_reg[4]_i_2_n_2 ,\waddr_reg[4]_i_2_n_3 }),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[4]_i_2_n_4 ,\waddr_reg[4]_i_2_n_5 ,\waddr_reg[4]_i_2_n_6 ,\waddr_reg[4]_i_2_n_7 }),
        .S(waddr[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_0 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[8]_i_2 
       (.CI(\waddr_reg[4]_i_2_n_0 ),
        .CO({\waddr_reg[8]_i_2_n_0 ,\waddr_reg[8]_i_2_n_1 ,\waddr_reg[8]_i_2_n_2 ,\waddr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[8]_i_2_n_4 ,\waddr_reg[8]_i_2_n_5 ,\waddr_reg[8]_i_2_n_6 ,\waddr_reg[8]_i_2_n_7 }),
        .S(waddr[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_0 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_dMgi
   (src1_data_stream_1_s_full_n,
    if_dout,
    src1_data_stream_1_s_empty_n,
    Duplicate_U0_src_data_stream_0_V_read,
    ap_clk,
    if_din,
    ap_rst_n_inv,
    ap_rst_n,
    PaintMask_U0_p_src_data_stream_1_V_read);
  output src1_data_stream_1_s_full_n;
  output [7:0]if_dout;
  output src1_data_stream_1_s_empty_n;
  input Duplicate_U0_src_data_stream_0_V_read;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n_inv;
  input ap_rst_n;
  input PaintMask_U0_p_src_data_stream_1_V_read;

  wire Duplicate_U0_src_data_stream_0_V_read;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:1]data0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_i_4__0_n_0;
  wire empty_n_i_5__1_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_i_5__0_n_0;
  wire [7:0]if_din;
  wire [7:0]if_dout;
  wire mem_reg_0_0_i_16__0_n_3;
  wire mem_reg_0_0_i_17__0_n_0;
  wire mem_reg_0_0_i_18__0_n_0;
  wire mem_reg_0_0_i_18__0_n_1;
  wire mem_reg_0_0_i_18__0_n_2;
  wire mem_reg_0_0_i_18__0_n_3;
  wire mem_reg_0_0_i_19__0_n_0;
  wire mem_reg_0_0_i_19__0_n_1;
  wire mem_reg_0_0_i_19__0_n_2;
  wire mem_reg_0_0_i_19__0_n_3;
  wire mem_reg_0_0_i_20__0_n_0;
  wire mem_reg_0_0_i_20__0_n_1;
  wire mem_reg_0_0_i_20__0_n_2;
  wire mem_reg_0_0_i_20__0_n_3;
  wire mem_reg_0_0_i_21__0_n_0;
  wire mem_reg_0_0_i_22__0_n_0;
  wire mem_reg_0_0_i_23__0_n_0;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [14:0]raddr;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[10]_i_1__0_n_0 ;
  wire \raddr[11]_i_1__0_n_0 ;
  wire \raddr[12]_i_1__0_n_0 ;
  wire \raddr[13]_i_1__0_n_0 ;
  wire \raddr[14]_i_2__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1__0_n_0 ;
  wire \raddr[6]_i_1__0_n_0 ;
  wire \raddr[7]_i_1__0_n_0 ;
  wire \raddr[8]_i_1__0_n_0 ;
  wire \raddr[9]_i_1__0_n_0 ;
  wire [14:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead_i_4__0_n_0;
  wire show_ahead_i_5__0_n_0;
  wire show_ahead_i_6__0_n_0;
  wire show_ahead_i_7__0_n_0;
  wire show_ahead_i_8__0_n_0;
  wire show_ahead_reg_i_3__0_n_0;
  wire show_ahead_reg_i_3__0_n_1;
  wire show_ahead_reg_i_3__0_n_2;
  wire show_ahead_reg_i_3__0_n_3;
  wire src1_data_stream_1_s_empty_n;
  wire src1_data_stream_1_s_full_n;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[0]_i_3__0_n_0 ;
  wire \usedw[0]_i_4__0_n_0 ;
  wire \usedw[0]_i_5__0_n_0 ;
  wire \usedw[0]_i_6__0_n_0 ;
  wire \usedw[0]_i_7__0_n_0 ;
  wire \usedw[12]_i_2__0_n_0 ;
  wire \usedw[12]_i_3__0_n_0 ;
  wire \usedw[12]_i_4__0_n_0 ;
  wire \usedw[4]_i_2__0_n_0 ;
  wire \usedw[4]_i_3__0_n_0 ;
  wire \usedw[4]_i_4__0_n_0 ;
  wire \usedw[4]_i_5__0_n_0 ;
  wire \usedw[8]_i_2__0_n_0 ;
  wire \usedw[8]_i_3__0_n_0 ;
  wire \usedw[8]_i_4__0_n_0 ;
  wire \usedw[8]_i_5__0_n_0 ;
  wire [14:0]usedw_reg;
  wire \usedw_reg[0]_i_2__0_n_0 ;
  wire \usedw_reg[0]_i_2__0_n_1 ;
  wire \usedw_reg[0]_i_2__0_n_2 ;
  wire \usedw_reg[0]_i_2__0_n_3 ;
  wire \usedw_reg[0]_i_2__0_n_4 ;
  wire \usedw_reg[0]_i_2__0_n_5 ;
  wire \usedw_reg[0]_i_2__0_n_6 ;
  wire \usedw_reg[0]_i_2__0_n_7 ;
  wire \usedw_reg[12]_i_1__0_n_2 ;
  wire \usedw_reg[12]_i_1__0_n_3 ;
  wire \usedw_reg[12]_i_1__0_n_5 ;
  wire \usedw_reg[12]_i_1__0_n_6 ;
  wire \usedw_reg[12]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_0 ;
  wire \usedw_reg[4]_i_1__0_n_1 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[8]_i_1__0_n_0 ;
  wire \usedw_reg[8]_i_1__0_n_1 ;
  wire \usedw_reg[8]_i_1__0_n_2 ;
  wire \usedw_reg[8]_i_1__0_n_3 ;
  wire \usedw_reg[8]_i_1__0_n_4 ;
  wire \usedw_reg[8]_i_1__0_n_5 ;
  wire \usedw_reg[8]_i_1__0_n_6 ;
  wire \usedw_reg[8]_i_1__0_n_7 ;
  wire [14:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[10]_i_1__0_n_0 ;
  wire \waddr[11]_i_1__0_n_0 ;
  wire \waddr[12]_i_1__0_n_0 ;
  wire \waddr[13]_i_1__0_n_0 ;
  wire \waddr[14]_i_2__0_n_0 ;
  wire \waddr[14]_i_4__0_n_0 ;
  wire \waddr[14]_i_5__0_n_0 ;
  wire \waddr[14]_i_6__0_n_0 ;
  wire \waddr[14]_i_7__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[8]_i_1__0_n_0 ;
  wire \waddr[9]_i_1__0_n_0 ;
  wire \waddr_reg[12]_i_2__0_n_0 ;
  wire \waddr_reg[12]_i_2__0_n_1 ;
  wire \waddr_reg[12]_i_2__0_n_2 ;
  wire \waddr_reg[12]_i_2__0_n_3 ;
  wire \waddr_reg[12]_i_2__0_n_4 ;
  wire \waddr_reg[12]_i_2__0_n_5 ;
  wire \waddr_reg[12]_i_2__0_n_6 ;
  wire \waddr_reg[12]_i_2__0_n_7 ;
  wire \waddr_reg[14]_i_3__0_n_3 ;
  wire \waddr_reg[14]_i_3__0_n_6 ;
  wire \waddr_reg[14]_i_3__0_n_7 ;
  wire \waddr_reg[4]_i_2__0_n_0 ;
  wire \waddr_reg[4]_i_2__0_n_1 ;
  wire \waddr_reg[4]_i_2__0_n_2 ;
  wire \waddr_reg[4]_i_2__0_n_3 ;
  wire \waddr_reg[4]_i_2__0_n_4 ;
  wire \waddr_reg[4]_i_2__0_n_5 ;
  wire \waddr_reg[4]_i_2__0_n_6 ;
  wire \waddr_reg[4]_i_2__0_n_7 ;
  wire \waddr_reg[8]_i_2__0_n_0 ;
  wire \waddr_reg[8]_i_2__0_n_1 ;
  wire \waddr_reg[8]_i_2__0_n_2 ;
  wire \waddr_reg[8]_i_2__0_n_3 ;
  wire \waddr_reg[8]_i_2__0_n_4 ;
  wire \waddr_reg[8]_i_2__0_n_5 ;
  wire \waddr_reg[8]_i_2__0_n_6 ;
  wire \waddr_reg[8]_i_2__0_n_7 ;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_0_i_16__0_CO_UNCONNECTED;
  wire [3:2]NLW_mem_reg_0_0_i_16__0_O_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_show_ahead_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_3__0_O_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_waddr_reg[14]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_waddr_reg[14]_i_3__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(if_dout[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(if_dout[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(if_dout[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(if_dout[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(if_dout[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(if_dout[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(if_dout[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(if_dout[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__0
       (.I0(src1_data_stream_1_s_empty_n),
        .I1(empty_n),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(src1_data_stream_1_s_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(pop),
        .I2(src1_data_stream_1_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(empty_n),
        .O(empty_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__0_n_0),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[4]),
        .I5(empty_n_i_4__0_n_0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_3__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(empty_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_4__0
       (.I0(usedw_reg[13]),
        .I1(usedw_reg[12]),
        .I2(usedw_reg[14]),
        .I3(empty_n_i_5__1_n_0),
        .I4(usedw_reg[8]),
        .I5(usedw_reg[9]),
        .O(empty_n_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_5__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[11]),
        .O(empty_n_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBF3FFF3)) 
    full_n_i_1__0
       (.I0(p_1_in),
        .I1(ap_rst_n),
        .I2(pop),
        .I3(src1_data_stream_1_s_full_n),
        .I4(Duplicate_U0_src_data_stream_0_V_read),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_2__0
       (.I0(full_n_i_3__0_n_0),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[11]),
        .I4(usedw_reg[10]),
        .I5(full_n_i_4__0_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(full_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    full_n_i_4__0
       (.I0(usedw_reg[13]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[12]),
        .I3(full_n_i_5__0_n_0),
        .I4(usedw_reg[14]),
        .I5(usedw_reg[5]),
        .O(full_n_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    full_n_i_5__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(full_n_i_5__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(src1_data_stream_1_s_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:1],q_buf[0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_10__0
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_11__0
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[4]),
        .I3(pop),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_12__0
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[3]),
        .I3(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_13__0
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[2]),
        .I3(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_14__0
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_0_0_i_15__0
       (.I0(mem_reg_0_0_i_17__0_n_0),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  CARRY4 mem_reg_0_0_i_16__0
       (.CI(mem_reg_0_0_i_18__0_n_0),
        .CO({NLW_mem_reg_0_0_i_16__0_CO_UNCONNECTED[3:1],mem_reg_0_0_i_16__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_0_0_i_16__0_O_UNCONNECTED[3:2],data0[14:13]}),
        .S({1'b0,1'b0,raddr[14:13]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    mem_reg_0_0_i_17__0
       (.I0(mem_reg_0_0_i_21__0_n_0),
        .I1(raddr[12]),
        .I2(raddr[14]),
        .I3(raddr[4]),
        .I4(mem_reg_0_0_i_22__0_n_0),
        .I5(mem_reg_0_0_i_23__0_n_0),
        .O(mem_reg_0_0_i_17__0_n_0));
  CARRY4 mem_reg_0_0_i_18__0
       (.CI(mem_reg_0_0_i_19__0_n_0),
        .CO({mem_reg_0_0_i_18__0_n_0,mem_reg_0_0_i_18__0_n_1,mem_reg_0_0_i_18__0_n_2,mem_reg_0_0_i_18__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(raddr[12:9]));
  CARRY4 mem_reg_0_0_i_19__0
       (.CI(mem_reg_0_0_i_20__0_n_0),
        .CO({mem_reg_0_0_i_19__0_n_0,mem_reg_0_0_i_19__0_n_1,mem_reg_0_0_i_19__0_n_2,mem_reg_0_0_i_19__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_1__0
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[14]),
        .I3(pop),
        .O(rnext[14]));
  CARRY4 mem_reg_0_0_i_20__0
       (.CI(1'b0),
        .CO({mem_reg_0_0_i_20__0_n_0,mem_reg_0_0_i_20__0_n_1,mem_reg_0_0_i_20__0_n_2,mem_reg_0_0_i_20__0_n_3}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_0_0_i_21__0
       (.I0(raddr[11]),
        .I1(raddr[0]),
        .I2(raddr[9]),
        .I3(raddr[10]),
        .O(mem_reg_0_0_i_21__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_0_i_22__0
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[7]),
        .O(mem_reg_0_0_i_22__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_0_i_23__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(raddr[13]),
        .O(mem_reg_0_0_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_2__0
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[13]),
        .I3(pop),
        .O(rnext[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_3__0
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[12]),
        .I3(pop),
        .O(rnext[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_4__0
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[11]),
        .I3(pop),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_5__0
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[10]),
        .I3(pop),
        .O(rnext[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_6__0
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[9]),
        .I3(pop),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_7__0
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[8]),
        .I3(pop),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_8__0
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[7]),
        .I3(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_9__0
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:1],q_buf[1]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_2
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_2_DOBDO_UNCONNECTED[31:1],q_buf[2]}),
        .DOPADOP(NLW_mem_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_3
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_3_DOBDO_UNCONNECTED[31:1],q_buf[3]}),
        .DOPADOP(NLW_mem_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_4
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_4_DOBDO_UNCONNECTED[31:1],q_buf[4]}),
        .DOPADOP(NLW_mem_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_5
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_5_DOBDO_UNCONNECTED[31:1],q_buf[5]}),
        .DOPADOP(NLW_mem_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_6
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_6_DOBDO_UNCONNECTED[31:1],q_buf[6]}),
        .DOPADOP(NLW_mem_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_7
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_7_DOBDO_UNCONNECTED[31:1],q_buf[7]}),
        .DOPADOP(NLW_mem_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_0_0_i_17__0_n_0),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[10]_i_1__0 
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[11]_i_1__0 
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[12]_i_1__0 
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[13]_i_1__0 
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[14]_i_1__0 
       (.I0(empty_n),
        .I1(src1_data_stream_1_s_empty_n),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[14]_i_2__0 
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[1]_i_1__0 
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[2]_i_1__0 
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_1__0 
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[4]_i_1__0 
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[5]_i_1__0 
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[6]_i_1__0 
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[7]_i_1__0 
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[8]_i_1__0 
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[9]_i_1__0 
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_1__0_n_0 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[11]_i_1__0_n_0 ),
        .Q(raddr[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[12]_i_1__0_n_0 ),
        .Q(raddr[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[13]_i_1__0_n_0 ),
        .Q(raddr[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[14]_i_2__0_n_0 ),
        .Q(raddr[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_0 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_0 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_0 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__0_n_0 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__0_n_0 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__0_n_0 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1__0
       (.I0(Duplicate_U0_src_data_stream_0_V_read),
        .I1(src1_data_stream_1_s_full_n),
        .I2(show_ahead1),
        .O(show_ahead0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4__0
       (.I0(usedw_reg[14]),
        .I1(usedw_reg[13]),
        .I2(usedw_reg[12]),
        .O(show_ahead_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_5__0
       (.I0(usedw_reg[11]),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[9]),
        .O(show_ahead_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_6__0
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .O(show_ahead_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_7__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_8__0
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_8__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  CARRY4 show_ahead_reg_i_2__0
       (.CI(show_ahead_reg_i_3__0_n_0),
        .CO({NLW_show_ahead_reg_i_2__0_CO_UNCONNECTED[3:1],show_ahead1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,show_ahead_i_4__0_n_0}));
  CARRY4 show_ahead_reg_i_3__0
       (.CI(1'b0),
        .CO({show_ahead_reg_i_3__0_n_0,show_ahead_reg_i_3__0_n_1,show_ahead_reg_i_3__0_n_2,show_ahead_reg_i_3__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({show_ahead_i_5__0_n_0,show_ahead_i_6__0_n_0,show_ahead_i_7__0_n_0,show_ahead_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[0]_i_1__0 
       (.I0(src1_data_stream_1_s_full_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(pop),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \usedw[0]_i_3__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .O(\usedw[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_4__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[3]),
        .O(\usedw[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_5__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[2]),
        .O(\usedw[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_6__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[1]),
        .O(\usedw[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \usedw[0]_i_7__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[0]),
        .O(\usedw[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_2__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[14]),
        .O(\usedw[12]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_3__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[13]),
        .O(\usedw[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_4__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[12]),
        .O(\usedw[12]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_2__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[7]),
        .O(\usedw[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_3__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[6]),
        .O(\usedw[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_4__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[5]),
        .O(\usedw[4]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_5__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[4]),
        .O(\usedw[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_2__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[11]),
        .O(\usedw[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_3__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[10]),
        .O(\usedw[8]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_4__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[9]),
        .O(\usedw[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_5__0 
       (.I0(pop),
        .I1(src1_data_stream_1_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[8]),
        .O(\usedw[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[0]_i_2__0_n_7 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2__0_n_0 ,\usedw_reg[0]_i_2__0_n_1 ,\usedw_reg[0]_i_2__0_n_2 ,\usedw_reg[0]_i_2__0_n_3 }),
        .CYINIT(\usedw[0]_i_3__0_n_0 ),
        .DI(usedw_reg[3:0]),
        .O({\usedw_reg[0]_i_2__0_n_4 ,\usedw_reg[0]_i_2__0_n_5 ,\usedw_reg[0]_i_2__0_n_6 ,\usedw_reg[0]_i_2__0_n_7 }),
        .S({\usedw[0]_i_4__0_n_0 ,\usedw[0]_i_5__0_n_0 ,\usedw[0]_i_6__0_n_0 ,\usedw[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[8]_i_1__0_n_5 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[8]_i_1__0_n_4 ),
        .Q(usedw_reg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[12]_i_1__0_n_7 ),
        .Q(usedw_reg[12]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[12]_i_1__0 
       (.CI(\usedw_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_usedw_reg[12]_i_1__0_CO_UNCONNECTED [3:2],\usedw_reg[12]_i_1__0_n_2 ,\usedw_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[13:12]}),
        .O({\NLW_usedw_reg[12]_i_1__0_O_UNCONNECTED [3],\usedw_reg[12]_i_1__0_n_5 ,\usedw_reg[12]_i_1__0_n_6 ,\usedw_reg[12]_i_1__0_n_7 }),
        .S({1'b0,\usedw[12]_i_2__0_n_0 ,\usedw[12]_i_3__0_n_0 ,\usedw[12]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[13] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[12]_i_1__0_n_6 ),
        .Q(usedw_reg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[14] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[12]_i_1__0_n_5 ),
        .Q(usedw_reg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[0]_i_2__0_n_6 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[0]_i_2__0_n_5 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[0]_i_2__0_n_4 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(\usedw_reg[0]_i_2__0_n_0 ),
        .CO({\usedw_reg[4]_i_1__0_n_0 ,\usedw_reg[4]_i_1__0_n_1 ,\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[7:4]),
        .O({\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 ,\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 }),
        .S({\usedw[4]_i_2__0_n_0 ,\usedw[4]_i_3__0_n_0 ,\usedw[4]_i_4__0_n_0 ,\usedw[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_6 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_5 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_4 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[8]_i_1__0_n_7 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[8]_i_1__0 
       (.CI(\usedw_reg[4]_i_1__0_n_0 ),
        .CO({\usedw_reg[8]_i_1__0_n_0 ,\usedw_reg[8]_i_1__0_n_1 ,\usedw_reg[8]_i_1__0_n_2 ,\usedw_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[11:8]),
        .O({\usedw_reg[8]_i_1__0_n_4 ,\usedw_reg[8]_i_1__0_n_5 ,\usedw_reg[8]_i_1__0_n_6 ,\usedw_reg[8]_i_1__0_n_7 }),
        .S({\usedw[8]_i_2__0_n_0 ,\usedw[8]_i_3__0_n_0 ,\usedw[8]_i_4__0_n_0 ,\usedw[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__0_n_0 ),
        .D(\usedw_reg[8]_i_1__0_n_6 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[14]_i_4__0_n_0 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1__0 
       (.I0(\waddr_reg[12]_i_2__0_n_6 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1__0 
       (.I0(\waddr_reg[12]_i_2__0_n_5 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[12]_i_1__0 
       (.I0(\waddr_reg[12]_i_2__0_n_4 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1__0 
       (.I0(\waddr_reg[14]_i_3__0_n_7 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[13]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_1__0 
       (.I0(src1_data_stream_1_s_full_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_2__0 
       (.I0(\waddr_reg[14]_i_3__0_n_6 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \waddr[14]_i_4__0 
       (.I0(\waddr[14]_i_5__0_n_0 ),
        .I1(waddr[12]),
        .I2(waddr[14]),
        .I3(waddr[4]),
        .I4(\waddr[14]_i_6__0_n_0 ),
        .I5(\waddr[14]_i_7__0_n_0 ),
        .O(\waddr[14]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[14]_i_5__0 
       (.I0(waddr[11]),
        .I1(waddr[0]),
        .I2(waddr[9]),
        .I3(waddr[10]),
        .O(\waddr[14]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waddr[14]_i_6__0 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[14]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[14]_i_7__0 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[3]),
        .I3(waddr[13]),
        .O(\waddr[14]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr_reg[4]_i_2__0_n_7 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg[4]_i_2__0_n_6 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg[4]_i_2__0_n_5 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg[4]_i_2__0_n_4 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__1 
       (.I0(\waddr_reg[8]_i_2__0_n_7 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg[8]_i_2__0_n_6 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr_reg[8]_i_2__0_n_5 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1__0 
       (.I0(\waddr_reg[8]_i_2__0_n_4 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1__0 
       (.I0(\waddr_reg[12]_i_2__0_n_7 ),
        .I1(\waddr[14]_i_4__0_n_0 ),
        .O(\waddr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__0_n_0 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_1__0_n_0 ),
        .Q(waddr[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[12]_i_1__0_n_0 ),
        .Q(waddr[12]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[12]_i_2__0 
       (.CI(\waddr_reg[8]_i_2__0_n_0 ),
        .CO({\waddr_reg[12]_i_2__0_n_0 ,\waddr_reg[12]_i_2__0_n_1 ,\waddr_reg[12]_i_2__0_n_2 ,\waddr_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[12]_i_2__0_n_4 ,\waddr_reg[12]_i_2__0_n_5 ,\waddr_reg[12]_i_2__0_n_6 ,\waddr_reg[12]_i_2__0_n_7 }),
        .S(waddr[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[13]_i_1__0_n_0 ),
        .Q(waddr[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[14]_i_2__0_n_0 ),
        .Q(waddr[14]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[14]_i_3__0 
       (.CI(\waddr_reg[12]_i_2__0_n_0 ),
        .CO({\NLW_waddr_reg[14]_i_3__0_CO_UNCONNECTED [3:1],\waddr_reg[14]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waddr_reg[14]_i_3__0_O_UNCONNECTED [3:2],\waddr_reg[14]_i_3__0_n_6 ,\waddr_reg[14]_i_3__0_n_7 }),
        .S({1'b0,1'b0,waddr[14:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\waddr_reg[4]_i_2__0_n_0 ,\waddr_reg[4]_i_2__0_n_1 ,\waddr_reg[4]_i_2__0_n_2 ,\waddr_reg[4]_i_2__0_n_3 }),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[4]_i_2__0_n_4 ,\waddr_reg[4]_i_2__0_n_5 ,\waddr_reg[4]_i_2__0_n_6 ,\waddr_reg[4]_i_2__0_n_7 }),
        .S(waddr[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__0_n_0 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[8]_i_2__0 
       (.CI(\waddr_reg[4]_i_2__0_n_0 ),
        .CO({\waddr_reg[8]_i_2__0_n_0 ,\waddr_reg[8]_i_2__0_n_1 ,\waddr_reg[8]_i_2__0_n_2 ,\waddr_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[8]_i_2__0_n_4 ,\waddr_reg[8]_i_2__0_n_5 ,\waddr_reg[8]_i_2__0_n_6 ,\waddr_reg[8]_i_2__0_n_7 }),
        .S(waddr[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__0_n_0 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_dNgs
   (src1_data_stream_2_s_full_n,
    if_dout,
    src1_data_stream_2_s_empty_n,
    Duplicate_U0_src_data_stream_0_V_read,
    ap_clk,
    if_din,
    ap_rst_n_inv,
    ap_rst_n,
    PaintMask_U0_p_src_data_stream_1_V_read);
  output src1_data_stream_2_s_full_n;
  output [7:0]if_dout;
  output src1_data_stream_2_s_empty_n;
  input Duplicate_U0_src_data_stream_0_V_read;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n_inv;
  input ap_rst_n;
  input PaintMask_U0_p_src_data_stream_1_V_read;

  wire Duplicate_U0_src_data_stream_0_V_read;
  wire PaintMask_U0_p_src_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:1]data0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire dout_valid_i_1__1_n_0;
  wire empty_n;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_i_4__1_n_0;
  wire empty_n_i_5__0_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__1_n_0;
  wire full_n_i_5__1_n_0;
  wire [7:0]if_din;
  wire [7:0]if_dout;
  wire mem_reg_0_0_i_16__1_n_3;
  wire mem_reg_0_0_i_17__1_n_0;
  wire mem_reg_0_0_i_18__1_n_0;
  wire mem_reg_0_0_i_18__1_n_1;
  wire mem_reg_0_0_i_18__1_n_2;
  wire mem_reg_0_0_i_18__1_n_3;
  wire mem_reg_0_0_i_19__1_n_0;
  wire mem_reg_0_0_i_19__1_n_1;
  wire mem_reg_0_0_i_19__1_n_2;
  wire mem_reg_0_0_i_19__1_n_3;
  wire mem_reg_0_0_i_20__1_n_0;
  wire mem_reg_0_0_i_20__1_n_1;
  wire mem_reg_0_0_i_20__1_n_2;
  wire mem_reg_0_0_i_20__1_n_3;
  wire mem_reg_0_0_i_21__1_n_0;
  wire mem_reg_0_0_i_22__1_n_0;
  wire mem_reg_0_0_i_23__1_n_0;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [14:0]raddr;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[10]_i_1__1_n_0 ;
  wire \raddr[11]_i_1__1_n_0 ;
  wire \raddr[12]_i_1__1_n_0 ;
  wire \raddr[13]_i_1__1_n_0 ;
  wire \raddr[14]_i_2__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[4]_i_1__1_n_0 ;
  wire \raddr[5]_i_1__1_n_0 ;
  wire \raddr[6]_i_1__1_n_0 ;
  wire \raddr[7]_i_1__1_n_0 ;
  wire \raddr[8]_i_1__1_n_0 ;
  wire \raddr[9]_i_1__1_n_0 ;
  wire [14:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead_i_4__1_n_0;
  wire show_ahead_i_5__1_n_0;
  wire show_ahead_i_6__1_n_0;
  wire show_ahead_i_7__1_n_0;
  wire show_ahead_i_8__1_n_0;
  wire show_ahead_reg_i_3__1_n_0;
  wire show_ahead_reg_i_3__1_n_1;
  wire show_ahead_reg_i_3__1_n_2;
  wire show_ahead_reg_i_3__1_n_3;
  wire src1_data_stream_2_s_empty_n;
  wire src1_data_stream_2_s_full_n;
  wire \usedw[0]_i_1__1_n_0 ;
  wire \usedw[0]_i_3__1_n_0 ;
  wire \usedw[0]_i_4_n_0 ;
  wire \usedw[0]_i_5_n_0 ;
  wire \usedw[0]_i_6_n_0 ;
  wire \usedw[0]_i_7__1_n_0 ;
  wire \usedw[12]_i_2_n_0 ;
  wire \usedw[12]_i_3_n_0 ;
  wire \usedw[12]_i_4_n_0 ;
  wire \usedw[4]_i_2_n_0 ;
  wire \usedw[4]_i_3_n_0 ;
  wire \usedw[4]_i_4_n_0 ;
  wire \usedw[4]_i_5_n_0 ;
  wire \usedw[8]_i_2_n_0 ;
  wire \usedw[8]_i_3_n_0 ;
  wire \usedw[8]_i_4_n_0 ;
  wire \usedw[8]_i_5_n_0 ;
  wire [14:0]usedw_reg;
  wire \usedw_reg[0]_i_2__1_n_0 ;
  wire \usedw_reg[0]_i_2__1_n_1 ;
  wire \usedw_reg[0]_i_2__1_n_2 ;
  wire \usedw_reg[0]_i_2__1_n_3 ;
  wire \usedw_reg[0]_i_2__1_n_4 ;
  wire \usedw_reg[0]_i_2__1_n_5 ;
  wire \usedw_reg[0]_i_2__1_n_6 ;
  wire \usedw_reg[0]_i_2__1_n_7 ;
  wire \usedw_reg[12]_i_1__1_n_2 ;
  wire \usedw_reg[12]_i_1__1_n_3 ;
  wire \usedw_reg[12]_i_1__1_n_5 ;
  wire \usedw_reg[12]_i_1__1_n_6 ;
  wire \usedw_reg[12]_i_1__1_n_7 ;
  wire \usedw_reg[4]_i_1__1_n_0 ;
  wire \usedw_reg[4]_i_1__1_n_1 ;
  wire \usedw_reg[4]_i_1__1_n_2 ;
  wire \usedw_reg[4]_i_1__1_n_3 ;
  wire \usedw_reg[4]_i_1__1_n_4 ;
  wire \usedw_reg[4]_i_1__1_n_5 ;
  wire \usedw_reg[4]_i_1__1_n_6 ;
  wire \usedw_reg[4]_i_1__1_n_7 ;
  wire \usedw_reg[8]_i_1__1_n_0 ;
  wire \usedw_reg[8]_i_1__1_n_1 ;
  wire \usedw_reg[8]_i_1__1_n_2 ;
  wire \usedw_reg[8]_i_1__1_n_3 ;
  wire \usedw_reg[8]_i_1__1_n_4 ;
  wire \usedw_reg[8]_i_1__1_n_5 ;
  wire \usedw_reg[8]_i_1__1_n_6 ;
  wire \usedw_reg[8]_i_1__1_n_7 ;
  wire [14:0]waddr;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[10]_i_1__1_n_0 ;
  wire \waddr[11]_i_1__1_n_0 ;
  wire \waddr[12]_i_1__1_n_0 ;
  wire \waddr[13]_i_1__1_n_0 ;
  wire \waddr[14]_i_2__1_n_0 ;
  wire \waddr[14]_i_4__1_n_0 ;
  wire \waddr[14]_i_5__1_n_0 ;
  wire \waddr[14]_i_6__1_n_0 ;
  wire \waddr[14]_i_7__1_n_0 ;
  wire \waddr[1]_i_1__1_n_0 ;
  wire \waddr[2]_i_1__1_n_0 ;
  wire \waddr[3]_i_1__1_n_0 ;
  wire \waddr[4]_i_1__1_n_0 ;
  wire \waddr[5]_i_1__2_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[7]_i_1__1_n_0 ;
  wire \waddr[8]_i_1__1_n_0 ;
  wire \waddr[9]_i_1__1_n_0 ;
  wire \waddr_reg[12]_i_2__1_n_0 ;
  wire \waddr_reg[12]_i_2__1_n_1 ;
  wire \waddr_reg[12]_i_2__1_n_2 ;
  wire \waddr_reg[12]_i_2__1_n_3 ;
  wire \waddr_reg[12]_i_2__1_n_4 ;
  wire \waddr_reg[12]_i_2__1_n_5 ;
  wire \waddr_reg[12]_i_2__1_n_6 ;
  wire \waddr_reg[12]_i_2__1_n_7 ;
  wire \waddr_reg[14]_i_3__1_n_3 ;
  wire \waddr_reg[14]_i_3__1_n_6 ;
  wire \waddr_reg[14]_i_3__1_n_7 ;
  wire \waddr_reg[4]_i_2__1_n_0 ;
  wire \waddr_reg[4]_i_2__1_n_1 ;
  wire \waddr_reg[4]_i_2__1_n_2 ;
  wire \waddr_reg[4]_i_2__1_n_3 ;
  wire \waddr_reg[4]_i_2__1_n_4 ;
  wire \waddr_reg[4]_i_2__1_n_5 ;
  wire \waddr_reg[4]_i_2__1_n_6 ;
  wire \waddr_reg[4]_i_2__1_n_7 ;
  wire \waddr_reg[8]_i_2__1_n_0 ;
  wire \waddr_reg[8]_i_2__1_n_1 ;
  wire \waddr_reg[8]_i_2__1_n_2 ;
  wire \waddr_reg[8]_i_2__1_n_3 ;
  wire \waddr_reg[8]_i_2__1_n_4 ;
  wire \waddr_reg[8]_i_2__1_n_5 ;
  wire \waddr_reg[8]_i_2__1_n_6 ;
  wire \waddr_reg[8]_i_2__1_n_7 ;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_0_i_16__1_CO_UNCONNECTED;
  wire [3:2]NLW_mem_reg_0_0_i_16__1_O_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_show_ahead_reg_i_2__1_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_3__1_O_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[12]_i_1__1_O_UNCONNECTED ;
  wire [3:1]\NLW_waddr_reg[14]_i_3__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_waddr_reg[14]_i_3__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(if_dout[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(if_dout[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(if_dout[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(if_dout[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(if_dout[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(if_dout[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(if_dout[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(if_dout[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__1
       (.I0(src1_data_stream_2_s_empty_n),
        .I1(empty_n),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .O(dout_valid_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_0),
        .Q(src1_data_stream_2_s_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(p_0_in),
        .I1(pop),
        .I2(src1_data_stream_2_s_full_n),
        .I3(Duplicate_U0_src_data_stream_0_V_read),
        .I4(empty_n),
        .O(empty_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_2__1
       (.I0(empty_n_i_3__1_n_0),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[5]),
        .I4(usedw_reg[4]),
        .I5(empty_n_i_4__1_n_0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    empty_n_i_3__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(empty_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_4__1
       (.I0(usedw_reg[13]),
        .I1(usedw_reg[12]),
        .I2(usedw_reg[14]),
        .I3(empty_n_i_5__0_n_0),
        .I4(usedw_reg[8]),
        .I5(usedw_reg[9]),
        .O(empty_n_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_5__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[11]),
        .O(empty_n_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBF3FFF3)) 
    full_n_i_1__1
       (.I0(p_1_in),
        .I1(ap_rst_n),
        .I2(pop),
        .I3(src1_data_stream_2_s_full_n),
        .I4(Duplicate_U0_src_data_stream_0_V_read),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_2__1
       (.I0(full_n_i_3__1_n_0),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[11]),
        .I4(usedw_reg[10]),
        .I5(full_n_i_4__1_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[0]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(full_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    full_n_i_4__1
       (.I0(usedw_reg[13]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[12]),
        .I3(full_n_i_5__1_n_0),
        .I4(usedw_reg[14]),
        .I5(usedw_reg[5]),
        .O(full_n_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    full_n_i_5__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(full_n_i_5__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(src1_data_stream_2_s_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:1],q_buf[0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_10__1
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_11__1
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[4]),
        .I3(pop),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_12__1
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[3]),
        .I3(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_13__1
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[2]),
        .I3(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_14__1
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_0_0_i_15__1
       (.I0(mem_reg_0_0_i_17__1_n_0),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  CARRY4 mem_reg_0_0_i_16__1
       (.CI(mem_reg_0_0_i_18__1_n_0),
        .CO({NLW_mem_reg_0_0_i_16__1_CO_UNCONNECTED[3:1],mem_reg_0_0_i_16__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_0_0_i_16__1_O_UNCONNECTED[3:2],data0[14:13]}),
        .S({1'b0,1'b0,raddr[14:13]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    mem_reg_0_0_i_17__1
       (.I0(mem_reg_0_0_i_21__1_n_0),
        .I1(raddr[12]),
        .I2(raddr[14]),
        .I3(raddr[4]),
        .I4(mem_reg_0_0_i_22__1_n_0),
        .I5(mem_reg_0_0_i_23__1_n_0),
        .O(mem_reg_0_0_i_17__1_n_0));
  CARRY4 mem_reg_0_0_i_18__1
       (.CI(mem_reg_0_0_i_19__1_n_0),
        .CO({mem_reg_0_0_i_18__1_n_0,mem_reg_0_0_i_18__1_n_1,mem_reg_0_0_i_18__1_n_2,mem_reg_0_0_i_18__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(raddr[12:9]));
  CARRY4 mem_reg_0_0_i_19__1
       (.CI(mem_reg_0_0_i_20__1_n_0),
        .CO({mem_reg_0_0_i_19__1_n_0,mem_reg_0_0_i_19__1_n_1,mem_reg_0_0_i_19__1_n_2,mem_reg_0_0_i_19__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_1__1
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[14]),
        .I3(pop),
        .O(rnext[14]));
  CARRY4 mem_reg_0_0_i_20__1
       (.CI(1'b0),
        .CO({mem_reg_0_0_i_20__1_n_0,mem_reg_0_0_i_20__1_n_1,mem_reg_0_0_i_20__1_n_2,mem_reg_0_0_i_20__1_n_3}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_0_0_i_21__1
       (.I0(raddr[11]),
        .I1(raddr[0]),
        .I2(raddr[9]),
        .I3(raddr[10]),
        .O(mem_reg_0_0_i_21__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_0_i_22__1
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[7]),
        .O(mem_reg_0_0_i_22__1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_0_i_23__1
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(raddr[13]),
        .O(mem_reg_0_0_i_23__1_n_0));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_2__1
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[13]),
        .I3(pop),
        .O(rnext[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_3__1
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[12]),
        .I3(pop),
        .O(rnext[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_4__1
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[11]),
        .I3(pop),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_5__1
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[10]),
        .I3(pop),
        .O(rnext[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_6__1
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[9]),
        .I3(pop),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_7__1
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[8]),
        .I3(pop),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_8__1
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[7]),
        .I3(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_9__1
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:1],q_buf[1]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_2
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_2_DOBDO_UNCONNECTED[31:1],q_buf[2]}),
        .DOPADOP(NLW_mem_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_3
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_3_DOBDO_UNCONNECTED[31:1],q_buf[3]}),
        .DOPADOP(NLW_mem_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_4
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_4_DOBDO_UNCONNECTED[31:1],q_buf[4]}),
        .DOPADOP(NLW_mem_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_5
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_5_DOBDO_UNCONNECTED[31:1],q_buf[5]}),
        .DOPADOP(NLW_mem_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_6
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_6_DOBDO_UNCONNECTED[31:1],q_buf[6]}),
        .DOPADOP(NLW_mem_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_7
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_7_DOBDO_UNCONNECTED[31:1],q_buf[7]}),
        .DOPADOP(NLW_mem_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read,Duplicate_U0_src_data_stream_0_V_read}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_0_0_i_17__1_n_0),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[10]_i_1__1 
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[11]_i_1__1 
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[12]_i_1__1 
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[13]_i_1__1 
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[14]_i_1__1 
       (.I0(empty_n),
        .I1(src1_data_stream_2_s_empty_n),
        .I2(PaintMask_U0_p_src_data_stream_1_V_read),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[14]_i_2__1 
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[1]_i_1__1 
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[2]_i_1__1 
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_1__1 
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[4]_i_1__1 
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[5]_i_1__1 
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[6]_i_1__1 
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[7]_i_1__1 
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[8]_i_1__1 
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[9]_i_1__1 
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_1__1_n_0 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[11]_i_1__1_n_0 ),
        .Q(raddr[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[12]_i_1__1_n_0 ),
        .Q(raddr[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[13]_i_1__1_n_0 ),
        .Q(raddr[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[14]_i_2__1_n_0 ),
        .Q(raddr[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_0 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_0 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_0 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_0 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__1_n_0 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__1_n_0 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__1_n_0 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1__1
       (.I0(Duplicate_U0_src_data_stream_0_V_read),
        .I1(src1_data_stream_2_s_full_n),
        .I2(show_ahead1),
        .O(show_ahead0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4__1
       (.I0(usedw_reg[14]),
        .I1(usedw_reg[13]),
        .I2(usedw_reg[12]),
        .O(show_ahead_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_5__1
       (.I0(usedw_reg[11]),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[9]),
        .O(show_ahead_i_5__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_6__1
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .O(show_ahead_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_7__1
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_8__1
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_8__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  CARRY4 show_ahead_reg_i_2__1
       (.CI(show_ahead_reg_i_3__1_n_0),
        .CO({NLW_show_ahead_reg_i_2__1_CO_UNCONNECTED[3:1],show_ahead1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,show_ahead_i_4__1_n_0}));
  CARRY4 show_ahead_reg_i_3__1
       (.CI(1'b0),
        .CO({show_ahead_reg_i_3__1_n_0,show_ahead_reg_i_3__1_n_1,show_ahead_reg_i_3__1_n_2,show_ahead_reg_i_3__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({show_ahead_i_5__1_n_0,show_ahead_i_6__1_n_0,show_ahead_i_7__1_n_0,show_ahead_i_8__1_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[0]_i_1__1 
       (.I0(src1_data_stream_2_s_full_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .I2(pop),
        .O(\usedw[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \usedw[0]_i_3__1 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .O(\usedw[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_4 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[3]),
        .O(\usedw[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_5 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[2]),
        .O(\usedw[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[0]_i_6 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[1]),
        .O(\usedw[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \usedw[0]_i_7__1 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[0]),
        .O(\usedw[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_2 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[14]),
        .O(\usedw[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_3 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[13]),
        .O(\usedw[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[12]_i_4 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[12]),
        .O(\usedw[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_2 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[7]),
        .O(\usedw[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_3 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[6]),
        .O(\usedw[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_4 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[5]),
        .O(\usedw[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[4]_i_5 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[4]),
        .O(\usedw[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_2 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[11]),
        .O(\usedw[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_3 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[10]),
        .O(\usedw[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_4 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[9]),
        .O(\usedw[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \usedw[8]_i_5 
       (.I0(pop),
        .I1(src1_data_stream_2_s_full_n),
        .I2(Duplicate_U0_src_data_stream_0_V_read),
        .I3(usedw_reg[8]),
        .O(\usedw[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[0]_i_2__1_n_7 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2__1_n_0 ,\usedw_reg[0]_i_2__1_n_1 ,\usedw_reg[0]_i_2__1_n_2 ,\usedw_reg[0]_i_2__1_n_3 }),
        .CYINIT(\usedw[0]_i_3__1_n_0 ),
        .DI(usedw_reg[3:0]),
        .O({\usedw_reg[0]_i_2__1_n_4 ,\usedw_reg[0]_i_2__1_n_5 ,\usedw_reg[0]_i_2__1_n_6 ,\usedw_reg[0]_i_2__1_n_7 }),
        .S({\usedw[0]_i_4_n_0 ,\usedw[0]_i_5_n_0 ,\usedw[0]_i_6_n_0 ,\usedw[0]_i_7__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[8]_i_1__1_n_5 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[8]_i_1__1_n_4 ),
        .Q(usedw_reg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[12]_i_1__1_n_7 ),
        .Q(usedw_reg[12]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[12]_i_1__1 
       (.CI(\usedw_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_usedw_reg[12]_i_1__1_CO_UNCONNECTED [3:2],\usedw_reg[12]_i_1__1_n_2 ,\usedw_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[13:12]}),
        .O({\NLW_usedw_reg[12]_i_1__1_O_UNCONNECTED [3],\usedw_reg[12]_i_1__1_n_5 ,\usedw_reg[12]_i_1__1_n_6 ,\usedw_reg[12]_i_1__1_n_7 }),
        .S({1'b0,\usedw[12]_i_2_n_0 ,\usedw[12]_i_3_n_0 ,\usedw[12]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[13] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[12]_i_1__1_n_6 ),
        .Q(usedw_reg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[14] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[12]_i_1__1_n_5 ),
        .Q(usedw_reg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[0]_i_2__1_n_6 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[0]_i_2__1_n_5 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[0]_i_2__1_n_4 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[4]_i_1__1_n_7 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(\usedw_reg[0]_i_2__1_n_0 ),
        .CO({\usedw_reg[4]_i_1__1_n_0 ,\usedw_reg[4]_i_1__1_n_1 ,\usedw_reg[4]_i_1__1_n_2 ,\usedw_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[7:4]),
        .O({\usedw_reg[4]_i_1__1_n_4 ,\usedw_reg[4]_i_1__1_n_5 ,\usedw_reg[4]_i_1__1_n_6 ,\usedw_reg[4]_i_1__1_n_7 }),
        .S({\usedw[4]_i_2_n_0 ,\usedw[4]_i_3_n_0 ,\usedw[4]_i_4_n_0 ,\usedw[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[4]_i_1__1_n_6 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[4]_i_1__1_n_5 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[4]_i_1__1_n_4 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[8]_i_1__1_n_7 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  CARRY4 \usedw_reg[8]_i_1__1 
       (.CI(\usedw_reg[4]_i_1__1_n_0 ),
        .CO({\usedw_reg[8]_i_1__1_n_0 ,\usedw_reg[8]_i_1__1_n_1 ,\usedw_reg[8]_i_1__1_n_2 ,\usedw_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[11:8]),
        .O({\usedw_reg[8]_i_1__1_n_4 ,\usedw_reg[8]_i_1__1_n_5 ,\usedw_reg[8]_i_1__1_n_6 ,\usedw_reg[8]_i_1__1_n_7 }),
        .S({\usedw[8]_i_2_n_0 ,\usedw[8]_i_3_n_0 ,\usedw[8]_i_4_n_0 ,\usedw[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1__1_n_0 ),
        .D(\usedw_reg[8]_i_1__1_n_6 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[14]_i_4__1_n_0 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1__1 
       (.I0(\waddr_reg[12]_i_2__1_n_6 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1__1 
       (.I0(\waddr_reg[12]_i_2__1_n_5 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[12]_i_1__1 
       (.I0(\waddr_reg[12]_i_2__1_n_4 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1__1 
       (.I0(\waddr_reg[14]_i_3__1_n_7 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[13]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_1__1 
       (.I0(src1_data_stream_2_s_full_n),
        .I1(Duplicate_U0_src_data_stream_0_V_read),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_2__1 
       (.I0(\waddr_reg[14]_i_3__1_n_6 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \waddr[14]_i_4__1 
       (.I0(\waddr[14]_i_5__1_n_0 ),
        .I1(waddr[12]),
        .I2(waddr[14]),
        .I3(waddr[4]),
        .I4(\waddr[14]_i_6__1_n_0 ),
        .I5(\waddr[14]_i_7__1_n_0 ),
        .O(\waddr[14]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[14]_i_5__1 
       (.I0(waddr[11]),
        .I1(waddr[0]),
        .I2(waddr[9]),
        .I3(waddr[10]),
        .O(\waddr[14]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waddr[14]_i_6__1 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[14]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[14]_i_7__1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[3]),
        .I3(waddr[13]),
        .O(\waddr[14]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr_reg[4]_i_2__1_n_7 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1__1 
       (.I0(\waddr_reg[4]_i_2__1_n_6 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr_reg[4]_i_2__1_n_5 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr_reg[4]_i_2__1_n_4 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__2 
       (.I0(\waddr_reg[8]_i_2__1_n_7 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__1 
       (.I0(\waddr_reg[8]_i_2__1_n_6 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr_reg[8]_i_2__1_n_5 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1__1 
       (.I0(\waddr_reg[8]_i_2__1_n_4 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1__1 
       (.I0(\waddr_reg[12]_i_2__1_n_7 ),
        .I1(\waddr[14]_i_4__1_n_0 ),
        .O(\waddr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__1_n_0 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_1__1_n_0 ),
        .Q(waddr[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[12]_i_1__1_n_0 ),
        .Q(waddr[12]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[12]_i_2__1 
       (.CI(\waddr_reg[8]_i_2__1_n_0 ),
        .CO({\waddr_reg[12]_i_2__1_n_0 ,\waddr_reg[12]_i_2__1_n_1 ,\waddr_reg[12]_i_2__1_n_2 ,\waddr_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[12]_i_2__1_n_4 ,\waddr_reg[12]_i_2__1_n_5 ,\waddr_reg[12]_i_2__1_n_6 ,\waddr_reg[12]_i_2__1_n_7 }),
        .S(waddr[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[13]_i_1__1_n_0 ),
        .Q(waddr[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[14]_i_2__1_n_0 ),
        .Q(waddr[14]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[14]_i_3__1 
       (.CI(\waddr_reg[12]_i_2__1_n_0 ),
        .CO({\NLW_waddr_reg[14]_i_3__1_CO_UNCONNECTED [3:1],\waddr_reg[14]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waddr_reg[14]_i_3__1_O_UNCONNECTED [3:2],\waddr_reg[14]_i_3__1_n_6 ,\waddr_reg[14]_i_3__1_n_7 }),
        .S({1'b0,1'b0,waddr[14:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\waddr_reg[4]_i_2__1_n_0 ,\waddr_reg[4]_i_2__1_n_1 ,\waddr_reg[4]_i_2__1_n_2 ,\waddr_reg[4]_i_2__1_n_3 }),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[4]_i_2__1_n_4 ,\waddr_reg[4]_i_2__1_n_5 ,\waddr_reg[4]_i_2__1_n_6 ,\waddr_reg[4]_i_2__1_n_7 }),
        .S(waddr[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__1_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__1_n_0 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  CARRY4 \waddr_reg[8]_i_2__1 
       (.CI(\waddr_reg[4]_i_2__1_n_0 ),
        .CO({\waddr_reg[8]_i_2__1_n_0 ,\waddr_reg[8]_i_2__1_n_1 ,\waddr_reg[8]_i_2__1_n_2 ,\waddr_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[8]_i_2__1_n_4 ,\waddr_reg[8]_i_2__1_n_5 ,\waddr_reg[8]_i_2__1_n_6 ,\waddr_reg[8]_i_2__1_n_7 }),
        .S(waddr[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__1_n_0 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_rwdI
   (ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg,
    src1_rows_V_channel_empty_n,
    out,
    p_src_rows_V_channel_full_n,
    mask_cols_V_channel_full_n,
    src0_cols_V_channel_full_n,
    PaintMask_U0_p_src_rows_V_read,
    shiftReg_ce,
    rows,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    PaintMask_U0_ap_start,
    src1_cols_V_channel_empty_n,
    Q);
  output ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  output src1_rows_V_channel_empty_n;
  output [8:0]out;
  input p_src_rows_V_channel_full_n;
  input mask_cols_V_channel_full_n;
  input src0_cols_V_channel_full_n;
  input PaintMask_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [8:0]rows;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input PaintMask_U0_ap_start;
  input src1_cols_V_channel_empty_n;
  input [0:0]Q;

  wire PaintMask_U0_ap_start;
  wire PaintMask_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__23_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire mask_cols_V_channel_full_n;
  wire [8:0]out;
  wire p_src_rows_V_channel_full_n;
  wire [8:0]rows;
  wire shiftReg_ce;
  wire src0_cols_V_channel_full_n;
  wire src1_cols_V_channel_empty_n;
  wire src1_rows_V_channel_empty_n;
  wire src1_rows_V_channel_full_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(src1_rows_V_channel_full_n),
        .I1(p_src_rows_V_channel_full_n),
        .I2(mask_cols_V_channel_full_n),
        .I3(src0_cols_V_channel_full_n),
        .O(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_rwdI_shiftReg U_image_core_src1_rwdI_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .out(out),
        .rows(rows),
        .shiftReg_ce(shiftReg_ce),
        .src1_rows_V_channel_full_n(src1_rows_V_channel_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(src1_rows_V_channel_full_n),
        .I2(shiftReg_ce),
        .I3(src1_rows_V_channel_empty_n),
        .I4(PaintMask_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(src1_rows_V_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(PaintMask_U0_p_src_rows_V_read),
        .I3(src1_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(src1_rows_V_channel_full_n),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(src1_rows_V_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .I1(PaintMask_U0_p_src_rows_V_read),
        .I2(src1_rows_V_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(src1_rows_V_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(src1_rows_V_channel_full_n),
        .I2(PaintMask_U0_ap_start),
        .I3(src1_cols_V_channel_empty_n),
        .I4(Q),
        .I5(src1_rows_V_channel_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(PaintMask_U0_ap_start),
        .I1(src1_cols_V_channel_empty_n),
        .I2(Q),
        .I3(src1_rows_V_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(src1_rows_V_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__23_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_src1_rwdI_shiftReg
   (out,
    src1_rows_V_channel_full_n,
    shiftReg_ce,
    Q,
    rows,
    ap_clk);
  output [8:0]out;
  input src1_rows_V_channel_full_n;
  input shiftReg_ce;
  input [3:0]Q;
  input [8:0]rows;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]out;
  wire [8:0]rows;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire src1_rows_V_channel_full_n;

  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(src1_rows_V_channel_full_n),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\src1_rows_V_channel_U/U_image_core_src1_rwdI_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(rows[8]),
        .Q(out[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_threhoCeG
   (\b0_reg_5463_reg[31] ,
    out,
    \b0_reg_5463_reg[7] ,
    \b0_reg_5463_reg[6] ,
    \b0_reg_5463_reg[5] ,
    \b0_reg_5463_reg[4] ,
    \b0_reg_5463_reg[3] ,
    \b0_reg_5463_reg[2] ,
    threhold_channel_empty_n,
    threhold_channel_full_n,
    \b0_reg_5463_reg[1] ,
    FAST_t_opr_U0_p_src_rows_V_read,
    shiftReg_ce,
    in,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output \b0_reg_5463_reg[31] ;
  output [7:0]out;
  output \b0_reg_5463_reg[7] ;
  output \b0_reg_5463_reg[6] ;
  output \b0_reg_5463_reg[5] ;
  output \b0_reg_5463_reg[4] ;
  output \b0_reg_5463_reg[3] ;
  output \b0_reg_5463_reg[2] ;
  output threhold_channel_empty_n;
  output threhold_channel_full_n;
  output \b0_reg_5463_reg[1] ;
  input FAST_t_opr_U0_p_src_rows_V_read;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire FAST_t_opr_U0_p_src_rows_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \b0_reg_5463_reg[1] ;
  wire \b0_reg_5463_reg[2] ;
  wire \b0_reg_5463_reg[31] ;
  wire \b0_reg_5463_reg[3] ;
  wire \b0_reg_5463_reg[4] ;
  wire \b0_reg_5463_reg[5] ;
  wire \b0_reg_5463_reg[6] ;
  wire \b0_reg_5463_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [7:0]out;
  wire shiftReg_ce;
  wire threhold_channel_empty_n;
  wire threhold_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_threhoCeG_shiftReg U_image_core_threhoCeG_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\b0_reg_5463_reg[1] (\b0_reg_5463_reg[1] ),
        .\b0_reg_5463_reg[2] (\b0_reg_5463_reg[2] ),
        .\b0_reg_5463_reg[31] (\b0_reg_5463_reg[31] ),
        .\b0_reg_5463_reg[3] (\b0_reg_5463_reg[3] ),
        .\b0_reg_5463_reg[4] (\b0_reg_5463_reg[4] ),
        .\b0_reg_5463_reg[5] (\b0_reg_5463_reg[5] ),
        .\b0_reg_5463_reg[6] (\b0_reg_5463_reg[6] ),
        .\b0_reg_5463_reg[7] (\b0_reg_5463_reg[7] ),
        .in(in),
        .internal_full_n_reg(threhold_channel_full_n),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(threhold_channel_full_n),
        .I2(shiftReg_ce),
        .I3(threhold_channel_empty_n),
        .I4(FAST_t_opr_U0_p_src_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(threhold_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(FAST_t_opr_U0_p_src_rows_V_read),
        .I3(threhold_channel_empty_n),
        .I4(shiftReg_ce),
        .I5(threhold_channel_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(threhold_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(FAST_t_opr_U0_p_src_rows_V_read),
        .I2(threhold_channel_empty_n),
        .I3(shiftReg_ce),
        .I4(threhold_channel_full_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__7 
       (.I0(shiftReg_ce),
        .I1(threhold_channel_full_n),
        .I2(FAST_t_opr_U0_p_src_rows_V_read),
        .I3(threhold_channel_empty_n),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__7 
       (.I0(FAST_t_opr_U0_p_src_rows_V_read),
        .I1(threhold_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(threhold_channel_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_threhoCeG_shiftReg
   (\b0_reg_5463_reg[31] ,
    out,
    \b0_reg_5463_reg[7] ,
    \b0_reg_5463_reg[6] ,
    \b0_reg_5463_reg[5] ,
    \b0_reg_5463_reg[4] ,
    \b0_reg_5463_reg[3] ,
    \b0_reg_5463_reg[2] ,
    \b0_reg_5463_reg[1] ,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    in,
    ap_clk);
  output \b0_reg_5463_reg[31] ;
  output [7:0]out;
  output \b0_reg_5463_reg[7] ;
  output \b0_reg_5463_reg[6] ;
  output \b0_reg_5463_reg[5] ;
  output \b0_reg_5463_reg[4] ;
  output \b0_reg_5463_reg[3] ;
  output \b0_reg_5463_reg[2] ;
  output \b0_reg_5463_reg[1] ;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \b0_reg_5463[6]_i_2_n_0 ;
  wire \b0_reg_5463_reg[1] ;
  wire \b0_reg_5463_reg[2] ;
  wire \b0_reg_5463_reg[31] ;
  wire \b0_reg_5463_reg[3] ;
  wire \b0_reg_5463_reg[4] ;
  wire \b0_reg_5463_reg[5] ;
  wire \b0_reg_5463_reg[6] ;
  wire \b0_reg_5463_reg[7] ;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\threhold_channel_U/U_image_core_threhoCeG_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0_reg_5463[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\b0_reg_5463_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \b0_reg_5463[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(\b0_reg_5463_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \b0_reg_5463[31]_i_1 
       (.I0(out[7]),
        .I1(out[6]),
        .I2(\b0_reg_5463[6]_i_2_n_0 ),
        .O(\b0_reg_5463_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \b0_reg_5463[3]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .O(\b0_reg_5463_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \b0_reg_5463[4]_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[4]),
        .O(\b0_reg_5463_reg[4] ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \b0_reg_5463[5]_i_1 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\b0_reg_5463_reg[5] ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_reg_5463[6]_i_1 
       (.I0(\b0_reg_5463[6]_i_2_n_0 ),
        .I1(out[6]),
        .O(\b0_reg_5463_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \b0_reg_5463[6]_i_2 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[5]),
        .O(\b0_reg_5463[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \b0_reg_5463[7]_i_1 
       (.I0(out[6]),
        .I1(\b0_reg_5463[6]_i_2_n_0 ),
        .I2(out[7]),
        .O(\b0_reg_5463_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s
   (\flag_d_min2_1_reg_5913_reg[8] ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] ,
    CO,
    DI,
    \ap_return_reg[8]_0 ,
    p_33_in,
    ap_clk);
  output [8:0]\flag_d_min2_1_reg_5913_reg[8] ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] ;
  wire \ap_return[31]_i_10__12_n_0 ;
  wire \ap_return[31]_i_11__12_n_0 ;
  wire \ap_return[31]_i_13__12_n_0 ;
  wire \ap_return[31]_i_14__12_n_0 ;
  wire \ap_return[31]_i_15__12_n_0 ;
  wire \ap_return[31]_i_16__12_n_0 ;
  wire \ap_return[31]_i_17__12_n_0 ;
  wire \ap_return[31]_i_18__12_n_0 ;
  wire \ap_return[31]_i_19__12_n_0 ;
  wire \ap_return[31]_i_20__12_n_0 ;
  wire \ap_return[31]_i_22__12_n_0 ;
  wire \ap_return[31]_i_23__12_n_0 ;
  wire \ap_return[31]_i_24__12_n_0 ;
  wire \ap_return[31]_i_25__12_n_0 ;
  wire \ap_return[31]_i_26__12_n_0 ;
  wire \ap_return[31]_i_27__12_n_0 ;
  wire \ap_return[31]_i_28__12_n_0 ;
  wire \ap_return[31]_i_29__12_n_0 ;
  wire \ap_return[31]_i_5__12_n_0 ;
  wire \ap_return[31]_i_6__12_n_0 ;
  wire \ap_return[31]_i_7__12_n_0 ;
  wire \ap_return[31]_i_8__12_n_0 ;
  wire \ap_return[31]_i_9__12_n_0 ;
  wire \ap_return[8]_i_10__4_n_0 ;
  wire \ap_return[8]_i_11__4_n_0 ;
  wire \ap_return[8]_i_12__4_n_0 ;
  wire \ap_return[8]_i_13__4_n_0 ;
  wire \ap_return[8]_i_4__4_n_0 ;
  wire \ap_return[8]_i_5__4_n_0 ;
  wire \ap_return[8]_i_6__4_n_0 ;
  wire \ap_return[8]_i_7__4_n_0 ;
  wire \ap_return[8]_i_8__4_n_0 ;
  wire \ap_return[8]_i_9__4_n_0 ;
  wire \ap_return_reg[31]_i_12__12_n_0 ;
  wire \ap_return_reg[31]_i_12__12_n_1 ;
  wire \ap_return_reg[31]_i_12__12_n_2 ;
  wire \ap_return_reg[31]_i_12__12_n_3 ;
  wire \ap_return_reg[31]_i_2__12_n_0 ;
  wire \ap_return_reg[31]_i_2__12_n_1 ;
  wire \ap_return_reg[31]_i_2__12_n_2 ;
  wire \ap_return_reg[31]_i_2__12_n_3 ;
  wire \ap_return_reg[31]_i_3__12_n_0 ;
  wire \ap_return_reg[31]_i_3__12_n_1 ;
  wire \ap_return_reg[31]_i_3__12_n_2 ;
  wire \ap_return_reg[31]_i_3__12_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__4_n_3 ;
  wire \ap_return_reg[8]_i_3__4_n_0 ;
  wire \ap_return_reg[8]_i_3__4_n_1 ;
  wire \ap_return_reg[8]_i_3__4_n_2 ;
  wire \ap_return_reg[8]_i_3__4_n_3 ;
  wire [8:0]\flag_d_min2_1_reg_5913_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_2767_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__12_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__8 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [1]),
        .I1(\ap_return_reg[8]_0 [1]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__8 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__8 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__12_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__12 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [3]),
        .I1(\ap_return_reg[8]_0 [3]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__8 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__8 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [5]),
        .I1(\ap_return_reg[8]_0 [5]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__8 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__8 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__28 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [7]),
        .I1(\ap_return_reg[8]_0 [7]),
        .I2(\ap_return_reg[31]_i_2__12_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__8 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__4 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__4_n_3 ),
        .O(grp_reg_int_s_fu_2767_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__4 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [8]),
        .O(\ap_return[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [7]),
        .O(\ap_return[8]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [5]),
        .O(\ap_return[8]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [3]),
        .O(\ap_return[8]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__4 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_2_i_i_reg_5595_reg[8] [1]),
        .O(\ap_return[8]_i_9__4_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[0]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[1]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[2]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__12 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__12_n_0 ,\ap_return_reg[31]_i_12__12_n_1 ,\ap_return_reg[31]_i_12__12_n_2 ,\ap_return_reg[31]_i_12__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__12_n_0 ,\ap_return[31]_i_23__12_n_0 ,\ap_return[31]_i_24__12_n_0 ,\ap_return[31]_i_25__12_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__12_n_0 ,\ap_return[31]_i_27__12_n_0 ,\ap_return[31]_i_28__12_n_0 ,\ap_return[31]_i_29__12_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__12 
       (.CI(\ap_return_reg[31]_i_3__12_n_0 ),
        .CO({\ap_return_reg[31]_i_2__12_n_0 ,\ap_return_reg[31]_i_2__12_n_1 ,\ap_return_reg[31]_i_2__12_n_2 ,\ap_return_reg[31]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__12_n_0 ,\ap_return[31]_i_6__12_n_0 ,\ap_return[31]_i_7__12_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__12_n_0 ,\ap_return[31]_i_9__12_n_0 ,\ap_return[31]_i_10__12_n_0 ,\ap_return[31]_i_11__12_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__12 
       (.CI(\ap_return_reg[31]_i_12__12_n_0 ),
        .CO({\ap_return_reg[31]_i_3__12_n_0 ,\ap_return_reg[31]_i_3__12_n_1 ,\ap_return_reg[31]_i_3__12_n_2 ,\ap_return_reg[31]_i_3__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__12_n_0 ,\ap_return[31]_i_14__12_n_0 ,\ap_return[31]_i_15__12_n_0 ,\ap_return[31]_i_16__12_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__12_n_0 ,\ap_return[31]_i_18__12_n_0 ,\ap_return[31]_i_19__12_n_0 ,\ap_return[31]_i_20__12_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[3]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[4]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[5]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[6]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[7]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2767_in_r[8]),
        .Q(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__4 
       (.CI(\ap_return_reg[8]_i_3__4_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__4_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__4_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__4_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__4_n_0 ,\ap_return_reg[8]_i_3__4_n_1 ,\ap_return_reg[8]_i_3__4_n_2 ,\ap_return_reg[8]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__4_n_0 ,\ap_return[8]_i_7__4_n_0 ,\ap_return[8]_i_8__4_n_0 ,\ap_return[8]_i_9__4_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__4_n_0 ,\ap_return[8]_i_11__4_n_0 ,\ap_return[8]_i_12__4_n_0 ,\ap_return[8]_i_13__4_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_1
   (CO,
    \flag_d_max2_1_reg_5919_reg[8] ,
    DI,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] ,
    \ap_return_reg[8]_0 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\flag_d_max2_1_reg_5919_reg[8] ;
  output [0:0]DI;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] ;
  input [8:0]\ap_return_reg[8]_0 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] ;
  wire \ap_return[31]_i_30__0_n_0 ;
  wire \ap_return[31]_i_31__0_n_0 ;
  wire \ap_return[31]_i_32__0_n_0 ;
  wire \ap_return[31]_i_33__0_n_0 ;
  wire \ap_return[31]_i_34__0_n_0 ;
  wire \ap_return[31]_i_35__0_n_0 ;
  wire \ap_return[31]_i_36__0_n_0 ;
  wire \ap_return[31]_i_37__0_n_0 ;
  wire \ap_return[8]_i_10__3_n_0 ;
  wire \ap_return[8]_i_11__3_n_0 ;
  wire \ap_return[8]_i_12__3_n_0 ;
  wire \ap_return[8]_i_13__3_n_0 ;
  wire \ap_return[8]_i_4__3_n_0 ;
  wire \ap_return[8]_i_5__3_n_0 ;
  wire \ap_return[8]_i_6__3_n_0 ;
  wire \ap_return[8]_i_7__3_n_0 ;
  wire \ap_return[8]_i_8__3_n_0 ;
  wire \ap_return[8]_i_9__3_n_0 ;
  wire \ap_return_reg[31]_i_21__0_n_1 ;
  wire \ap_return_reg[31]_i_21__0_n_2 ;
  wire \ap_return_reg[31]_i_21__0_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__3_n_3 ;
  wire \ap_return_reg[8]_i_3__3_n_0 ;
  wire \ap_return_reg[8]_i_3__3_n_1 ;
  wire \ap_return_reg[8]_i_3__3_n_2 ;
  wire \ap_return_reg[8]_i_3__3_n_3 ;
  wire [8:0]\flag_d_max2_1_reg_5919_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_2787_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__0_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[8]_0 [7]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [7]),
        .O(\ap_return[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[8]_0 [5]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [5]),
        .O(\ap_return[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[8]_0 [3]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [3]),
        .O(\ap_return[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[8]_0 [1]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [1]),
        .O(\ap_return[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [7]),
        .I3(\ap_return_reg[8]_0 [7]),
        .O(\ap_return[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [5]),
        .I3(\ap_return_reg[8]_0 [5]),
        .O(\ap_return[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [3]),
        .I3(\ap_return_reg[8]_0 [3]),
        .O(\ap_return[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [1]),
        .I3(\ap_return_reg[8]_0 [1]),
        .O(\ap_return[31]_i_37__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__0 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__3_n_3 ),
        .O(grp_reg_int_s_fu_2787_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__3 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [8]),
        .O(\ap_return[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [7]),
        .O(\ap_return[8]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [5]),
        .O(\ap_return[8]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [3]),
        .O(\ap_return[8]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__3 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_1_i_i_reg_5577_reg[8] [1]),
        .O(\ap_return[8]_i_9__3_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[0]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[1]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[2]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__0 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__0_n_1 ,\ap_return_reg[31]_i_21__0_n_2 ,\ap_return_reg[31]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__0_n_0 ,\ap_return[31]_i_31__0_n_0 ,\ap_return[31]_i_32__0_n_0 ,\ap_return[31]_i_33__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__0_n_0 ,\ap_return[31]_i_35__0_n_0 ,\ap_return[31]_i_36__0_n_0 ,\ap_return[31]_i_37__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[3]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[4]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[5]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[6]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[7]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2787_in_r[8]),
        .Q(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__3 
       (.CI(\ap_return_reg[8]_i_3__3_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__3_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__3_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__3_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__3_n_0 ,\ap_return_reg[8]_i_3__3_n_1 ,\ap_return_reg[8]_i_3__3_n_2 ,\ap_return_reg[8]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__3_n_0 ,\ap_return[8]_i_7__3_n_0 ,\ap_return[8]_i_8__3_n_0 ,\ap_return[8]_i_9__3_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__3_n_0 ,\ap_return[8]_i_11__3_n_0 ,\ap_return[8]_i_12__3_n_0 ,\ap_return[8]_i_13__3_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_10
   (\ap_return_reg[31] ,
    D,
    \ap_return_reg[31]_0 ,
    Q,
    \ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] ,
    CO,
    DI,
    \ap_return_reg[8]_0 ,
    \flag_d_min2_9_reg_5925_reg[8] ,
    p_33_in,
    ap_clk);
  output [8:0]\ap_return_reg[31] ;
  output [8:0]D;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\flag_d_min2_9_reg_5925_reg[8] ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] ;
  wire \ap_return[31]_i_10__17_n_0 ;
  wire \ap_return[31]_i_10__18_n_0 ;
  wire \ap_return[31]_i_11__17_n_0 ;
  wire \ap_return[31]_i_11__18_n_0 ;
  wire \ap_return[31]_i_13__17_n_0 ;
  wire \ap_return[31]_i_13__18_n_0 ;
  wire \ap_return[31]_i_14__17_n_0 ;
  wire \ap_return[31]_i_14__18_n_0 ;
  wire \ap_return[31]_i_15__17_n_0 ;
  wire \ap_return[31]_i_15__18_n_0 ;
  wire \ap_return[31]_i_16__17_n_0 ;
  wire \ap_return[31]_i_16__18_n_0 ;
  wire \ap_return[31]_i_17__17_n_0 ;
  wire \ap_return[31]_i_17__18_n_0 ;
  wire \ap_return[31]_i_18__17_n_0 ;
  wire \ap_return[31]_i_18__18_n_0 ;
  wire \ap_return[31]_i_19__17_n_0 ;
  wire \ap_return[31]_i_19__18_n_0 ;
  wire \ap_return[31]_i_20__17_n_0 ;
  wire \ap_return[31]_i_20__18_n_0 ;
  wire \ap_return[31]_i_22__17_n_0 ;
  wire \ap_return[31]_i_22__18_n_0 ;
  wire \ap_return[31]_i_23__17_n_0 ;
  wire \ap_return[31]_i_23__18_n_0 ;
  wire \ap_return[31]_i_24__17_n_0 ;
  wire \ap_return[31]_i_24__18_n_0 ;
  wire \ap_return[31]_i_25__17_n_0 ;
  wire \ap_return[31]_i_25__18_n_0 ;
  wire \ap_return[31]_i_26__17_n_0 ;
  wire \ap_return[31]_i_26__18_n_0 ;
  wire \ap_return[31]_i_27__17_n_0 ;
  wire \ap_return[31]_i_27__18_n_0 ;
  wire \ap_return[31]_i_28__17_n_0 ;
  wire \ap_return[31]_i_28__18_n_0 ;
  wire \ap_return[31]_i_29__17_n_0 ;
  wire \ap_return[31]_i_29__18_n_0 ;
  wire \ap_return[31]_i_30__18_n_0 ;
  wire \ap_return[31]_i_31__18_n_0 ;
  wire \ap_return[31]_i_32__18_n_0 ;
  wire \ap_return[31]_i_33__18_n_0 ;
  wire \ap_return[31]_i_34__18_n_0 ;
  wire \ap_return[31]_i_35__18_n_0 ;
  wire \ap_return[31]_i_36__18_n_0 ;
  wire \ap_return[31]_i_37__18_n_0 ;
  wire \ap_return[31]_i_4__18_n_0 ;
  wire \ap_return[31]_i_5__17_n_0 ;
  wire \ap_return[31]_i_5__18_n_0 ;
  wire \ap_return[31]_i_6__17_n_0 ;
  wire \ap_return[31]_i_6__18_n_0 ;
  wire \ap_return[31]_i_7__17_n_0 ;
  wire \ap_return[31]_i_7__18_n_0 ;
  wire \ap_return[31]_i_8__17_n_0 ;
  wire \ap_return[31]_i_8__18_n_0 ;
  wire \ap_return[31]_i_9__17_n_0 ;
  wire \ap_return[31]_i_9__18_n_0 ;
  wire \ap_return[8]_i_10__10_n_0 ;
  wire \ap_return[8]_i_11__10_n_0 ;
  wire \ap_return[8]_i_12__10_n_0 ;
  wire \ap_return[8]_i_13__10_n_0 ;
  wire \ap_return[8]_i_4__10_n_0 ;
  wire \ap_return[8]_i_5__10_n_0 ;
  wire \ap_return[8]_i_6__10_n_0 ;
  wire \ap_return[8]_i_7__10_n_0 ;
  wire \ap_return[8]_i_8__10_n_0 ;
  wire \ap_return[8]_i_9__10_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__17_n_0 ;
  wire \ap_return_reg[31]_i_12__17_n_1 ;
  wire \ap_return_reg[31]_i_12__17_n_2 ;
  wire \ap_return_reg[31]_i_12__17_n_3 ;
  wire \ap_return_reg[31]_i_12__18_n_0 ;
  wire \ap_return_reg[31]_i_12__18_n_1 ;
  wire \ap_return_reg[31]_i_12__18_n_2 ;
  wire \ap_return_reg[31]_i_12__18_n_3 ;
  wire \ap_return_reg[31]_i_21__18_n_0 ;
  wire \ap_return_reg[31]_i_21__18_n_1 ;
  wire \ap_return_reg[31]_i_21__18_n_2 ;
  wire \ap_return_reg[31]_i_21__18_n_3 ;
  wire \ap_return_reg[31]_i_2__17_n_0 ;
  wire \ap_return_reg[31]_i_2__17_n_1 ;
  wire \ap_return_reg[31]_i_2__17_n_2 ;
  wire \ap_return_reg[31]_i_2__17_n_3 ;
  wire \ap_return_reg[31]_i_2__18_n_0 ;
  wire \ap_return_reg[31]_i_2__18_n_1 ;
  wire \ap_return_reg[31]_i_2__18_n_2 ;
  wire \ap_return_reg[31]_i_2__18_n_3 ;
  wire \ap_return_reg[31]_i_3__17_n_0 ;
  wire \ap_return_reg[31]_i_3__17_n_1 ;
  wire \ap_return_reg[31]_i_3__17_n_2 ;
  wire \ap_return_reg[31]_i_3__17_n_3 ;
  wire \ap_return_reg[31]_i_3__18_n_0 ;
  wire \ap_return_reg[31]_i_3__18_n_1 ;
  wire \ap_return_reg[31]_i_3__18_n_2 ;
  wire \ap_return_reg[31]_i_3__18_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__10_n_3 ;
  wire \ap_return_reg[8]_i_3__10_n_0 ;
  wire \ap_return_reg[8]_i_3__10_n_1 ;
  wire \ap_return_reg[8]_i_3__10_n_2 ;
  wire \ap_return_reg[8]_i_3__10_n_3 ;
  wire [8:0]\flag_d_min2_9_reg_5925_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_2967_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__18_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__10_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__20 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__33 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__20 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__33 
       (.I0(\ap_return_reg[31] [1]),
        .I1(\ap_return_reg[8]_0 [1]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [1]),
        .I1(\ap_return_reg[31] [1]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__20 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__33 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_10__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_11__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_13__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_14__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_15__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_16__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_17__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_18__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_19__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_20__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_22__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_23__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_24__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_25__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_26__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_27__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_28__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_29__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__18 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [6]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__18 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [4]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__18 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [2]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__18 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [0]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__18 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [7]),
        .O(\ap_return[31]_i_34__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__18 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [5]),
        .O(\ap_return[31]_i_35__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__18 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [3]),
        .O(\ap_return[31]_i_36__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__18 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [1]),
        .O(\ap_return[31]_i_37__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__18 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .O(\ap_return[31]_i_4__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_5__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_6__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_7__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_8__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__17 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__18 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_9__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__20 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__33 
       (.I0(\ap_return_reg[31] [3]),
        .I1(\ap_return_reg[8]_0 [3]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [3]),
        .I1(\ap_return_reg[31] [3]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__20 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__33 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__20 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__33 
       (.I0(\ap_return_reg[31] [5]),
        .I1(\ap_return_reg[8]_0 [5]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [5]),
        .I1(\ap_return_reg[31] [5]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__20 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__33 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__20 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__33 
       (.I0(\ap_return_reg[31] [7]),
        .I1(\ap_return_reg[8]_0 [7]),
        .I2(\ap_return_reg[31]_i_2__17_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__34 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [7]),
        .I1(\ap_return_reg[31] [7]),
        .I2(\ap_return_reg[31]_i_2__18_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__10 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__10_n_3 ),
        .O(grp_reg_int_s_fu_2967_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__10 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [8]),
        .O(\ap_return[8]_i_4__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [7]),
        .O(\ap_return[8]_i_6__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [5]),
        .O(\ap_return[8]_i_7__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [3]),
        .O(\ap_return[8]_i_8__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__10 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_4_i_i_reg_5653_reg[8] [1]),
        .O(\ap_return[8]_i_9__10_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__17 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__17_n_0 ,\ap_return_reg[31]_i_12__17_n_1 ,\ap_return_reg[31]_i_12__17_n_2 ,\ap_return_reg[31]_i_12__17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__17_n_0 ,\ap_return[31]_i_23__17_n_0 ,\ap_return[31]_i_24__17_n_0 ,\ap_return[31]_i_25__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__17_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__17_n_0 ,\ap_return[31]_i_27__17_n_0 ,\ap_return[31]_i_28__17_n_0 ,\ap_return[31]_i_29__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__18 
       (.CI(\ap_return_reg[31]_i_21__18_n_0 ),
        .CO({\ap_return_reg[31]_i_12__18_n_0 ,\ap_return_reg[31]_i_12__18_n_1 ,\ap_return_reg[31]_i_12__18_n_2 ,\ap_return_reg[31]_i_12__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__18_n_0 ,\ap_return[31]_i_23__18_n_0 ,\ap_return[31]_i_24__18_n_0 ,\ap_return[31]_i_25__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__18_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__18_n_0 ,\ap_return[31]_i_27__18_n_0 ,\ap_return[31]_i_28__18_n_0 ,\ap_return[31]_i_29__18_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__18 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__18_n_0 ,\ap_return_reg[31]_i_21__18_n_1 ,\ap_return_reg[31]_i_21__18_n_2 ,\ap_return_reg[31]_i_21__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__18_n_0 ,\ap_return[31]_i_31__18_n_0 ,\ap_return[31]_i_32__18_n_0 ,\ap_return[31]_i_33__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__18_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__18_n_0 ,\ap_return[31]_i_35__18_n_0 ,\ap_return[31]_i_36__18_n_0 ,\ap_return[31]_i_37__18_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__17 
       (.CI(\ap_return_reg[31]_i_3__17_n_0 ),
        .CO({\ap_return_reg[31]_i_2__17_n_0 ,\ap_return_reg[31]_i_2__17_n_1 ,\ap_return_reg[31]_i_2__17_n_2 ,\ap_return_reg[31]_i_2__17_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__17_n_0 ,\ap_return[31]_i_6__17_n_0 ,\ap_return[31]_i_7__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__17_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__17_n_0 ,\ap_return[31]_i_9__17_n_0 ,\ap_return[31]_i_10__17_n_0 ,\ap_return[31]_i_11__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__18 
       (.CI(\ap_return_reg[31]_i_3__18_n_0 ),
        .CO({\ap_return_reg[31]_i_2__18_n_0 ,\ap_return_reg[31]_i_2__18_n_1 ,\ap_return_reg[31]_i_2__18_n_2 ,\ap_return_reg[31]_i_2__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__18_n_0 ,\ap_return[31]_i_5__18_n_0 ,\ap_return[31]_i_6__18_n_0 ,\ap_return[31]_i_7__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__18_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__18_n_0 ,\ap_return[31]_i_9__18_n_0 ,\ap_return[31]_i_10__18_n_0 ,\ap_return[31]_i_11__18_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__17 
       (.CI(\ap_return_reg[31]_i_12__17_n_0 ),
        .CO({\ap_return_reg[31]_i_3__17_n_0 ,\ap_return_reg[31]_i_3__17_n_1 ,\ap_return_reg[31]_i_3__17_n_2 ,\ap_return_reg[31]_i_3__17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__17_n_0 ,\ap_return[31]_i_14__17_n_0 ,\ap_return[31]_i_15__17_n_0 ,\ap_return[31]_i_16__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__17_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__17_n_0 ,\ap_return[31]_i_18__17_n_0 ,\ap_return[31]_i_19__17_n_0 ,\ap_return[31]_i_20__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__18 
       (.CI(\ap_return_reg[31]_i_12__18_n_0 ),
        .CO({\ap_return_reg[31]_i_3__18_n_0 ,\ap_return_reg[31]_i_3__18_n_1 ,\ap_return_reg[31]_i_3__18_n_2 ,\ap_return_reg[31]_i_3__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__18_n_0 ,\ap_return[31]_i_14__18_n_0 ,\ap_return[31]_i_15__18_n_0 ,\ap_return[31]_i_16__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__18_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__18_n_0 ,\ap_return[31]_i_18__18_n_0 ,\ap_return[31]_i_19__18_n_0 ,\ap_return[31]_i_20__18_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2967_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__10 
       (.CI(\ap_return_reg[8]_i_3__10_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__10_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__10_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__10_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__10 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__10_n_0 ,\ap_return_reg[8]_i_3__10_n_1 ,\ap_return_reg[8]_i_3__10_n_2 ,\ap_return_reg[8]_i_3__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__10_n_0 ,\ap_return[8]_i_7__10_n_0 ,\ap_return[8]_i_8__10_n_0 ,\ap_return[8]_i_9__10_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__10_n_0 ,\ap_return[8]_i_11__10_n_0 ,\ap_return[8]_i_12__10_n_0 ,\ap_return[8]_i_13__10_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_11
   (CO,
    \ap_return_reg[31] ,
    DI,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] ,
    \flag_d_max2_9_reg_5931_reg[8] ,
    \ap_return_reg[8]_0 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\ap_return_reg[31] ;
  output [0:0]DI;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] ;
  input [8:0]\flag_d_max2_9_reg_5931_reg[8] ;
  input [8:0]\ap_return_reg[8]_0 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] ;
  wire \ap_return[31]_i_10__6_n_0 ;
  wire \ap_return[31]_i_11__6_n_0 ;
  wire \ap_return[31]_i_13__6_n_0 ;
  wire \ap_return[31]_i_14__6_n_0 ;
  wire \ap_return[31]_i_15__6_n_0 ;
  wire \ap_return[31]_i_16__6_n_0 ;
  wire \ap_return[31]_i_17__6_n_0 ;
  wire \ap_return[31]_i_18__6_n_0 ;
  wire \ap_return[31]_i_19__6_n_0 ;
  wire \ap_return[31]_i_20__6_n_0 ;
  wire \ap_return[31]_i_22__6_n_0 ;
  wire \ap_return[31]_i_23__6_n_0 ;
  wire \ap_return[31]_i_24__6_n_0 ;
  wire \ap_return[31]_i_25__6_n_0 ;
  wire \ap_return[31]_i_26__6_n_0 ;
  wire \ap_return[31]_i_27__6_n_0 ;
  wire \ap_return[31]_i_28__6_n_0 ;
  wire \ap_return[31]_i_29__6_n_0 ;
  wire \ap_return[31]_i_30__5_n_0 ;
  wire \ap_return[31]_i_30__6_n_0 ;
  wire \ap_return[31]_i_31__5_n_0 ;
  wire \ap_return[31]_i_31__6_n_0 ;
  wire \ap_return[31]_i_32__5_n_0 ;
  wire \ap_return[31]_i_32__6_n_0 ;
  wire \ap_return[31]_i_33__5_n_0 ;
  wire \ap_return[31]_i_33__6_n_0 ;
  wire \ap_return[31]_i_34__5_n_0 ;
  wire \ap_return[31]_i_34__6_n_0 ;
  wire \ap_return[31]_i_35__5_n_0 ;
  wire \ap_return[31]_i_35__6_n_0 ;
  wire \ap_return[31]_i_36__5_n_0 ;
  wire \ap_return[31]_i_36__6_n_0 ;
  wire \ap_return[31]_i_37__5_n_0 ;
  wire \ap_return[31]_i_37__6_n_0 ;
  wire \ap_return[31]_i_4__6_n_0 ;
  wire \ap_return[31]_i_5__6_n_0 ;
  wire \ap_return[31]_i_6__6_n_0 ;
  wire \ap_return[31]_i_7__6_n_0 ;
  wire \ap_return[31]_i_8__6_n_0 ;
  wire \ap_return[31]_i_9__6_n_0 ;
  wire \ap_return[8]_i_10__9_n_0 ;
  wire \ap_return[8]_i_11__9_n_0 ;
  wire \ap_return[8]_i_12__9_n_0 ;
  wire \ap_return[8]_i_13__9_n_0 ;
  wire \ap_return[8]_i_4__9_n_0 ;
  wire \ap_return[8]_i_5__9_n_0 ;
  wire \ap_return[8]_i_6__9_n_0 ;
  wire \ap_return[8]_i_7__9_n_0 ;
  wire \ap_return[8]_i_8__9_n_0 ;
  wire \ap_return[8]_i_9__9_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire \ap_return_reg[31]_i_12__6_n_0 ;
  wire \ap_return_reg[31]_i_12__6_n_1 ;
  wire \ap_return_reg[31]_i_12__6_n_2 ;
  wire \ap_return_reg[31]_i_12__6_n_3 ;
  wire \ap_return_reg[31]_i_21__5_n_1 ;
  wire \ap_return_reg[31]_i_21__5_n_2 ;
  wire \ap_return_reg[31]_i_21__5_n_3 ;
  wire \ap_return_reg[31]_i_21__6_n_0 ;
  wire \ap_return_reg[31]_i_21__6_n_1 ;
  wire \ap_return_reg[31]_i_21__6_n_2 ;
  wire \ap_return_reg[31]_i_21__6_n_3 ;
  wire \ap_return_reg[31]_i_2__6_n_0 ;
  wire \ap_return_reg[31]_i_2__6_n_1 ;
  wire \ap_return_reg[31]_i_2__6_n_2 ;
  wire \ap_return_reg[31]_i_2__6_n_3 ;
  wire \ap_return_reg[31]_i_3__6_n_0 ;
  wire \ap_return_reg[31]_i_3__6_n_1 ;
  wire \ap_return_reg[31]_i_3__6_n_2 ;
  wire \ap_return_reg[31]_i_3__6_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__9_n_3 ;
  wire \ap_return_reg[8]_i_3__9_n_0 ;
  wire \ap_return_reg[8]_i_3__9_n_1 ;
  wire \ap_return_reg[8]_i_3__9_n_2 ;
  wire \ap_return_reg[8]_i_3__9_n_3 ;
  wire [8:0]\flag_d_max2_9_reg_5931_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_2987_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__6_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [1]),
        .I1(\ap_return_reg[31] [1]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_10__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_11__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_13__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_14__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_15__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_16__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_17__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_18__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_19__6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_20__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_22__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_23__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_24__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_25__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_26__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_27__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_28__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_29__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__5 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[8]_0 [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\flag_d_max2_9_reg_5931_reg[8] [7]),
        .O(\ap_return[31]_i_30__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__5 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[8]_0 [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\flag_d_max2_9_reg_5931_reg[8] [5]),
        .O(\ap_return[31]_i_31__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__5 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[8]_0 [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\flag_d_max2_9_reg_5931_reg[8] [3]),
        .O(\ap_return[31]_i_32__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__5 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[8]_0 [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\flag_d_max2_9_reg_5931_reg[8] [1]),
        .O(\ap_return[31]_i_33__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__5 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\ap_return_reg[8]_0 [7]),
        .O(\ap_return[31]_i_34__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\flag_d_max2_9_reg_5931_reg[8] [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_34__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__5 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\ap_return_reg[8]_0 [5]),
        .O(\ap_return[31]_i_35__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\flag_d_max2_9_reg_5931_reg[8] [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_35__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__5 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\ap_return_reg[8]_0 [3]),
        .O(\ap_return[31]_i_36__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\flag_d_max2_9_reg_5931_reg[8] [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_36__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__5 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\ap_return_reg[8]_0 [1]),
        .O(\ap_return[31]_i_37__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\flag_d_max2_9_reg_5931_reg[8] [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_37__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(DI));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__6 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__6 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .O(\ap_return[31]_i_9__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [3]),
        .I1(\ap_return_reg[31] [3]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [5]),
        .I1(\ap_return_reg[31] [5]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__14 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [7]),
        .I1(\ap_return_reg[31] [7]),
        .I2(\ap_return_reg[31]_i_2__6_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__19 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__9_n_3 ),
        .O(grp_reg_int_s_fu_2987_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__9 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [8]),
        .O(\ap_return[8]_i_4__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [7]),
        .O(\ap_return[8]_i_6__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [5]),
        .O(\ap_return[8]_i_7__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [3]),
        .O(\ap_return[8]_i_8__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_3_i_i_reg_5628_reg[8] [1]),
        .O(\ap_return[8]_i_9__9_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__6 
       (.CI(\ap_return_reg[31]_i_21__6_n_0 ),
        .CO({\ap_return_reg[31]_i_12__6_n_0 ,\ap_return_reg[31]_i_12__6_n_1 ,\ap_return_reg[31]_i_12__6_n_2 ,\ap_return_reg[31]_i_12__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__6_n_0 ,\ap_return[31]_i_23__6_n_0 ,\ap_return[31]_i_24__6_n_0 ,\ap_return[31]_i_25__6_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__6_n_0 ,\ap_return[31]_i_27__6_n_0 ,\ap_return[31]_i_28__6_n_0 ,\ap_return[31]_i_29__6_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__5 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__5_n_1 ,\ap_return_reg[31]_i_21__5_n_2 ,\ap_return_reg[31]_i_21__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__5_n_0 ,\ap_return[31]_i_31__5_n_0 ,\ap_return[31]_i_32__5_n_0 ,\ap_return[31]_i_33__5_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__5_n_0 ,\ap_return[31]_i_35__5_n_0 ,\ap_return[31]_i_36__5_n_0 ,\ap_return[31]_i_37__5_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__6 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__6_n_0 ,\ap_return_reg[31]_i_21__6_n_1 ,\ap_return_reg[31]_i_21__6_n_2 ,\ap_return_reg[31]_i_21__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__6_n_0 ,\ap_return[31]_i_31__6_n_0 ,\ap_return[31]_i_32__6_n_0 ,\ap_return[31]_i_33__6_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__6_n_0 ,\ap_return[31]_i_35__6_n_0 ,\ap_return[31]_i_36__6_n_0 ,\ap_return[31]_i_37__6_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__6 
       (.CI(\ap_return_reg[31]_i_3__6_n_0 ),
        .CO({\ap_return_reg[31]_i_2__6_n_0 ,\ap_return_reg[31]_i_2__6_n_1 ,\ap_return_reg[31]_i_2__6_n_2 ,\ap_return_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__6_n_0 ,\ap_return[31]_i_5__6_n_0 ,\ap_return[31]_i_6__6_n_0 ,\ap_return[31]_i_7__6_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__6_n_0 ,\ap_return[31]_i_9__6_n_0 ,\ap_return[31]_i_10__6_n_0 ,\ap_return[31]_i_11__6_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__6 
       (.CI(\ap_return_reg[31]_i_12__6_n_0 ),
        .CO({\ap_return_reg[31]_i_3__6_n_0 ,\ap_return_reg[31]_i_3__6_n_1 ,\ap_return_reg[31]_i_3__6_n_2 ,\ap_return_reg[31]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__6_n_0 ,\ap_return[31]_i_14__6_n_0 ,\ap_return[31]_i_15__6_n_0 ,\ap_return[31]_i_16__6_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__6_n_0 ,\ap_return[31]_i_18__6_n_0 ,\ap_return[31]_i_19__6_n_0 ,\ap_return[31]_i_20__6_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2987_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__9 
       (.CI(\ap_return_reg[8]_i_3__9_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__9_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__9_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__9_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__9 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__9_n_0 ,\ap_return_reg[8]_i_3__9_n_1 ,\ap_return_reg[8]_i_3__9_n_2 ,\ap_return_reg[8]_i_3__9_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__9_n_0 ,\ap_return[8]_i_7__9_n_0 ,\ap_return[8]_i_8__9_n_0 ,\ap_return[8]_i_9__9_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__9_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__9_n_0 ,\ap_return[8]_i_11__9_n_0 ,\ap_return[8]_i_12__9_n_0 ,\ap_return[8]_i_13__9_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_12
   (\ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] ,
    CO,
    DI,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [0:0]\ap_return_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  output [0:0]\ap_return_reg[31]_1 ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] ;
  wire \ap_return[31]_i_10__16_n_0 ;
  wire \ap_return[31]_i_11__16_n_0 ;
  wire \ap_return[31]_i_13__16_n_0 ;
  wire \ap_return[31]_i_14__16_n_0 ;
  wire \ap_return[31]_i_15__16_n_0 ;
  wire \ap_return[31]_i_16__16_n_0 ;
  wire \ap_return[31]_i_17__16_n_0 ;
  wire \ap_return[31]_i_18__16_n_0 ;
  wire \ap_return[31]_i_19__16_n_0 ;
  wire \ap_return[31]_i_20__16_n_0 ;
  wire \ap_return[31]_i_22__16_n_0 ;
  wire \ap_return[31]_i_23__16_n_0 ;
  wire \ap_return[31]_i_24__16_n_0 ;
  wire \ap_return[31]_i_25__16_n_0 ;
  wire \ap_return[31]_i_26__16_n_0 ;
  wire \ap_return[31]_i_27__16_n_0 ;
  wire \ap_return[31]_i_28__16_n_0 ;
  wire \ap_return[31]_i_29__16_n_0 ;
  wire \ap_return[31]_i_30__17_n_0 ;
  wire \ap_return[31]_i_31__17_n_0 ;
  wire \ap_return[31]_i_32__17_n_0 ;
  wire \ap_return[31]_i_33__17_n_0 ;
  wire \ap_return[31]_i_34__17_n_0 ;
  wire \ap_return[31]_i_35__17_n_0 ;
  wire \ap_return[31]_i_36__17_n_0 ;
  wire \ap_return[31]_i_37__17_n_0 ;
  wire \ap_return[31]_i_5__16_n_0 ;
  wire \ap_return[31]_i_6__16_n_0 ;
  wire \ap_return[31]_i_7__16_n_0 ;
  wire \ap_return[31]_i_8__16_n_0 ;
  wire \ap_return[31]_i_9__16_n_0 ;
  wire \ap_return[8]_i_10__8_n_0 ;
  wire \ap_return[8]_i_11__8_n_0 ;
  wire \ap_return[8]_i_12__8_n_0 ;
  wire \ap_return[8]_i_13__8_n_0 ;
  wire \ap_return[8]_i_4__8_n_0 ;
  wire \ap_return[8]_i_5__8_n_0 ;
  wire \ap_return[8]_i_6__8_n_0 ;
  wire \ap_return[8]_i_7__8_n_0 ;
  wire \ap_return[8]_i_8__8_n_0 ;
  wire \ap_return[8]_i_9__8_n_0 ;
  wire [0:0]\ap_return_reg[31] ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [0:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__16_n_0 ;
  wire \ap_return_reg[31]_i_12__16_n_1 ;
  wire \ap_return_reg[31]_i_12__16_n_2 ;
  wire \ap_return_reg[31]_i_12__16_n_3 ;
  wire \ap_return_reg[31]_i_21__17_n_1 ;
  wire \ap_return_reg[31]_i_21__17_n_2 ;
  wire \ap_return_reg[31]_i_21__17_n_3 ;
  wire \ap_return_reg[31]_i_2__16_n_0 ;
  wire \ap_return_reg[31]_i_2__16_n_1 ;
  wire \ap_return_reg[31]_i_2__16_n_2 ;
  wire \ap_return_reg[31]_i_2__16_n_3 ;
  wire \ap_return_reg[31]_i_3__16_n_0 ;
  wire \ap_return_reg[31]_i_3__16_n_1 ;
  wire \ap_return_reg[31]_i_3__16_n_2 ;
  wire \ap_return_reg[31]_i_3__16_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__8_n_3 ;
  wire \ap_return_reg[8]_i_3__8_n_0 ;
  wire \ap_return_reg[8]_i_3__8_n_1 ;
  wire \ap_return_reg[8]_i_3__8_n_2 ;
  wire \ap_return_reg[8]_i_3__8_n_3 ;
  wire [8:0]grp_reg_int_s_fu_3007_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__16_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__16_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__16_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__17 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__17 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(\ap_return_reg[8]_0 [1]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__17 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__16_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__17 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[8]_1 [7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_30__17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__17 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[8]_1 [5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_31__17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__17 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[8]_1 [3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_32__17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__17 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[8]_1 [1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_33__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__17 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(\ap_return_reg[8]_1 [7]),
        .O(\ap_return[31]_i_34__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__17 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(\ap_return_reg[8]_1 [5]),
        .O(\ap_return[31]_i_35__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__17 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(\ap_return_reg[8]_1 [3]),
        .O(\ap_return[31]_i_36__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__17 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(\ap_return_reg[8]_1 [1]),
        .O(\ap_return[31]_i_37__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__17 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__17 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(\ap_return_reg[8]_0 [3]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__17 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__17 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(\ap_return_reg[8]_0 [5]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__17 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__17 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__32 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(\ap_return_reg[8]_0 [7]),
        .I2(\ap_return_reg[31]_i_2__16_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__8 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__8_n_3 ),
        .O(grp_reg_int_s_fu_3007_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__8 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [8]),
        .O(\ap_return[8]_i_4__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [7]),
        .O(\ap_return[8]_i_6__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [5]),
        .O(\ap_return[8]_i_7__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [3]),
        .O(\ap_return[8]_i_8__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__8 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_6_i_i_reg_5702_reg[8] [1]),
        .O(\ap_return[8]_i_9__8_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[0]),
        .Q(\ap_return_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[1]),
        .Q(\ap_return_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[2]),
        .Q(\ap_return_reg[31]_0 [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__16 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__16_n_0 ,\ap_return_reg[31]_i_12__16_n_1 ,\ap_return_reg[31]_i_12__16_n_2 ,\ap_return_reg[31]_i_12__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__16_n_0 ,\ap_return[31]_i_23__16_n_0 ,\ap_return[31]_i_24__16_n_0 ,\ap_return[31]_i_25__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__16_n_0 ,\ap_return[31]_i_27__16_n_0 ,\ap_return[31]_i_28__16_n_0 ,\ap_return[31]_i_29__16_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__17 
       (.CI(1'b0),
        .CO({\ap_return_reg[31] ,\ap_return_reg[31]_i_21__17_n_1 ,\ap_return_reg[31]_i_21__17_n_2 ,\ap_return_reg[31]_i_21__17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__17_n_0 ,\ap_return[31]_i_31__17_n_0 ,\ap_return[31]_i_32__17_n_0 ,\ap_return[31]_i_33__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__17_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__17_n_0 ,\ap_return[31]_i_35__17_n_0 ,\ap_return[31]_i_36__17_n_0 ,\ap_return[31]_i_37__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__16 
       (.CI(\ap_return_reg[31]_i_3__16_n_0 ),
        .CO({\ap_return_reg[31]_i_2__16_n_0 ,\ap_return_reg[31]_i_2__16_n_1 ,\ap_return_reg[31]_i_2__16_n_2 ,\ap_return_reg[31]_i_2__16_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__16_n_0 ,\ap_return[31]_i_6__16_n_0 ,\ap_return[31]_i_7__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__16_n_0 ,\ap_return[31]_i_9__16_n_0 ,\ap_return[31]_i_10__16_n_0 ,\ap_return[31]_i_11__16_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__16 
       (.CI(\ap_return_reg[31]_i_12__16_n_0 ),
        .CO({\ap_return_reg[31]_i_3__16_n_0 ,\ap_return_reg[31]_i_3__16_n_1 ,\ap_return_reg[31]_i_3__16_n_2 ,\ap_return_reg[31]_i_3__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__16_n_0 ,\ap_return[31]_i_14__16_n_0 ,\ap_return[31]_i_15__16_n_0 ,\ap_return[31]_i_16__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__16_n_0 ,\ap_return[31]_i_18__16_n_0 ,\ap_return[31]_i_19__16_n_0 ,\ap_return[31]_i_20__16_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[3]),
        .Q(\ap_return_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[4]),
        .Q(\ap_return_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[5]),
        .Q(\ap_return_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[6]),
        .Q(\ap_return_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[7]),
        .Q(\ap_return_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3007_in_r[8]),
        .Q(\ap_return_reg[31]_0 [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__8 
       (.CI(\ap_return_reg[8]_i_3__8_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__8_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__8_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__8_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__8 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__8_n_0 ,\ap_return_reg[8]_i_3__8_n_1 ,\ap_return_reg[8]_i_3__8_n_2 ,\ap_return_reg[8]_i_3__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__8_n_0 ,\ap_return[8]_i_7__8_n_0 ,\ap_return[8]_i_8__8_n_0 ,\ap_return[8]_i_9__8_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__8_n_0 ,\ap_return[8]_i_11__8_n_0 ,\ap_return[8]_i_12__8_n_0 ,\ap_return[8]_i_13__8_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_13
   (CO,
    \ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] ,
    \ap_return_reg[6]_0 ,
    DI,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\ap_return_reg[31] ;
  output [0:0]\ap_return_reg[31]_0 ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] ;
  input [0:0]\ap_return_reg[6]_0 ;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] ;
  wire \ap_return[31]_i_10__5_n_0 ;
  wire \ap_return[31]_i_11__5_n_0 ;
  wire \ap_return[31]_i_13__5_n_0 ;
  wire \ap_return[31]_i_14__5_n_0 ;
  wire \ap_return[31]_i_15__5_n_0 ;
  wire \ap_return[31]_i_16__5_n_0 ;
  wire \ap_return[31]_i_17__5_n_0 ;
  wire \ap_return[31]_i_18__5_n_0 ;
  wire \ap_return[31]_i_19__5_n_0 ;
  wire \ap_return[31]_i_20__5_n_0 ;
  wire \ap_return[31]_i_22__5_n_0 ;
  wire \ap_return[31]_i_23__5_n_0 ;
  wire \ap_return[31]_i_24__5_n_0 ;
  wire \ap_return[31]_i_25__5_n_0 ;
  wire \ap_return[31]_i_26__5_n_0 ;
  wire \ap_return[31]_i_27__5_n_0 ;
  wire \ap_return[31]_i_28__5_n_0 ;
  wire \ap_return[31]_i_29__5_n_0 ;
  wire \ap_return[31]_i_30__4_n_0 ;
  wire \ap_return[31]_i_31__4_n_0 ;
  wire \ap_return[31]_i_32__4_n_0 ;
  wire \ap_return[31]_i_33__4_n_0 ;
  wire \ap_return[31]_i_34__4_n_0 ;
  wire \ap_return[31]_i_35__4_n_0 ;
  wire \ap_return[31]_i_36__4_n_0 ;
  wire \ap_return[31]_i_37__4_n_0 ;
  wire \ap_return[31]_i_5__5_n_0 ;
  wire \ap_return[31]_i_6__5_n_0 ;
  wire \ap_return[31]_i_7__5_n_0 ;
  wire \ap_return[31]_i_8__5_n_0 ;
  wire \ap_return[31]_i_9__5_n_0 ;
  wire \ap_return[8]_i_10__7_n_0 ;
  wire \ap_return[8]_i_11__7_n_0 ;
  wire \ap_return[8]_i_12__7_n_0 ;
  wire \ap_return[8]_i_13__7_n_0 ;
  wire \ap_return[8]_i_4__7_n_0 ;
  wire \ap_return[8]_i_5__7_n_0 ;
  wire \ap_return[8]_i_6__7_n_0 ;
  wire \ap_return[8]_i_7__7_n_0 ;
  wire \ap_return[8]_i_8__7_n_0 ;
  wire \ap_return[8]_i_9__7_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__5_n_0 ;
  wire \ap_return_reg[31]_i_12__5_n_1 ;
  wire \ap_return_reg[31]_i_12__5_n_2 ;
  wire \ap_return_reg[31]_i_12__5_n_3 ;
  wire \ap_return_reg[31]_i_21__4_n_1 ;
  wire \ap_return_reg[31]_i_21__4_n_2 ;
  wire \ap_return_reg[31]_i_21__4_n_3 ;
  wire \ap_return_reg[31]_i_2__5_n_0 ;
  wire \ap_return_reg[31]_i_2__5_n_1 ;
  wire \ap_return_reg[31]_i_2__5_n_2 ;
  wire \ap_return_reg[31]_i_2__5_n_3 ;
  wire \ap_return_reg[31]_i_3__5_n_0 ;
  wire \ap_return_reg[31]_i_3__5_n_1 ;
  wire \ap_return_reg[31]_i_3__5_n_2 ;
  wire \ap_return_reg[31]_i_3__5_n_3 ;
  wire [0:0]\ap_return_reg[6]_0 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__7_n_3 ;
  wire \ap_return_reg[8]_i_3__7_n_0 ;
  wire \ap_return_reg[8]_i_3__7_n_1 ;
  wire \ap_return_reg[8]_i_3__7_n_2 ;
  wire \ap_return_reg[8]_i_3__7_n_3 ;
  wire [8:0]grp_reg_int_s_fu_3027_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__5_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__7_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [1]),
        .I1(\ap_return_reg[31] [1]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__5_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__5 
       (.I0(\ap_return_reg[8]_0 [8]),
        .I1(\ap_return_reg[31] [8]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__4 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[8]_1 [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__4 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[8]_1 [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__4 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[8]_1 [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__4 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[8]_1 [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__4 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\ap_return_reg[8]_1 [7]),
        .O(\ap_return[31]_i_34__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__4 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\ap_return_reg[8]_1 [5]),
        .O(\ap_return[31]_i_35__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__4 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\ap_return_reg[8]_1 [3]),
        .O(\ap_return[31]_i_36__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__4 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\ap_return_reg[8]_1 [1]),
        .O(\ap_return[31]_i_37__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__5 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [3]),
        .I1(\ap_return_reg[31] [3]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [5]),
        .I1(\ap_return_reg[31] [5]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__13 
       (.I0(\ap_return_reg[8]_0 [7]),
        .I1(\ap_return_reg[31] [7]),
        .I2(\ap_return_reg[31]_i_2__5_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__16 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__7_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__7_n_3 ),
        .O(grp_reg_int_s_fu_3027_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__7 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [8]),
        .O(\ap_return[8]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [7]),
        .O(\ap_return[8]_i_6__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [5]),
        .O(\ap_return[8]_i_7__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [3]),
        .O(\ap_return[8]_i_8__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__7 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_5_i_i_reg_5682_reg[8] [1]),
        .O(\ap_return[8]_i_9__7_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__5 
       (.CI(\ap_return_reg[6]_0 ),
        .CO({\ap_return_reg[31]_i_12__5_n_0 ,\ap_return_reg[31]_i_12__5_n_1 ,\ap_return_reg[31]_i_12__5_n_2 ,\ap_return_reg[31]_i_12__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__5_n_0 ,\ap_return[31]_i_23__5_n_0 ,\ap_return[31]_i_24__5_n_0 ,\ap_return[31]_i_25__5_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__5_n_0 ,\ap_return[31]_i_27__5_n_0 ,\ap_return[31]_i_28__5_n_0 ,\ap_return[31]_i_29__5_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__4 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__4_n_1 ,\ap_return_reg[31]_i_21__4_n_2 ,\ap_return_reg[31]_i_21__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__4_n_0 ,\ap_return[31]_i_31__4_n_0 ,\ap_return[31]_i_32__4_n_0 ,\ap_return[31]_i_33__4_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__4_n_0 ,\ap_return[31]_i_35__4_n_0 ,\ap_return[31]_i_36__4_n_0 ,\ap_return[31]_i_37__4_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__5 
       (.CI(\ap_return_reg[31]_i_3__5_n_0 ),
        .CO({\ap_return_reg[31]_i_2__5_n_0 ,\ap_return_reg[31]_i_2__5_n_1 ,\ap_return_reg[31]_i_2__5_n_2 ,\ap_return_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__5_n_0 ,\ap_return[31]_i_6__5_n_0 ,\ap_return[31]_i_7__5_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__5_n_0 ,\ap_return[31]_i_9__5_n_0 ,\ap_return[31]_i_10__5_n_0 ,\ap_return[31]_i_11__5_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__5 
       (.CI(\ap_return_reg[31]_i_12__5_n_0 ),
        .CO({\ap_return_reg[31]_i_3__5_n_0 ,\ap_return_reg[31]_i_3__5_n_1 ,\ap_return_reg[31]_i_3__5_n_2 ,\ap_return_reg[31]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__5_n_0 ,\ap_return[31]_i_14__5_n_0 ,\ap_return[31]_i_15__5_n_0 ,\ap_return[31]_i_16__5_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__5_n_0 ,\ap_return[31]_i_18__5_n_0 ,\ap_return[31]_i_19__5_n_0 ,\ap_return[31]_i_20__5_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3027_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__7 
       (.CI(\ap_return_reg[8]_i_3__7_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__7_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__7_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__7_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__7 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__7_n_0 ,\ap_return_reg[8]_i_3__7_n_1 ,\ap_return_reg[8]_i_3__7_n_2 ,\ap_return_reg[8]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__7_n_0 ,\ap_return[8]_i_7__7_n_0 ,\ap_return[8]_i_8__7_n_0 ,\ap_return[8]_i_9__7_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__7_n_0 ,\ap_return[8]_i_11__7_n_0 ,\ap_return[8]_i_12__7_n_0 ,\ap_return[8]_i_13__7_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_14
   (CO,
    \ap_return_reg[31] ,
    DI,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] ,
    \flag_d_min2_1_reg_5913_reg[8] ,
    \ap_return_reg[8]_0 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\ap_return_reg[31] ;
  output [0:0]DI;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] ;
  input [8:0]\flag_d_min2_1_reg_5913_reg[8] ;
  input [8:0]\ap_return_reg[8]_0 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] ;
  wire \ap_return[31]_i_10__15_n_0 ;
  wire \ap_return[31]_i_11__15_n_0 ;
  wire \ap_return[31]_i_13__15_n_0 ;
  wire \ap_return[31]_i_14__15_n_0 ;
  wire \ap_return[31]_i_15__15_n_0 ;
  wire \ap_return[31]_i_16__15_n_0 ;
  wire \ap_return[31]_i_17__15_n_0 ;
  wire \ap_return[31]_i_18__15_n_0 ;
  wire \ap_return[31]_i_19__15_n_0 ;
  wire \ap_return[31]_i_20__15_n_0 ;
  wire \ap_return[31]_i_22__15_n_0 ;
  wire \ap_return[31]_i_23__15_n_0 ;
  wire \ap_return[31]_i_24__15_n_0 ;
  wire \ap_return[31]_i_25__15_n_0 ;
  wire \ap_return[31]_i_26__15_n_0 ;
  wire \ap_return[31]_i_27__15_n_0 ;
  wire \ap_return[31]_i_28__15_n_0 ;
  wire \ap_return[31]_i_29__15_n_0 ;
  wire \ap_return[31]_i_30__15_n_0 ;
  wire \ap_return[31]_i_30__16_n_0 ;
  wire \ap_return[31]_i_31__15_n_0 ;
  wire \ap_return[31]_i_31__16_n_0 ;
  wire \ap_return[31]_i_32__15_n_0 ;
  wire \ap_return[31]_i_32__16_n_0 ;
  wire \ap_return[31]_i_33__15_n_0 ;
  wire \ap_return[31]_i_33__16_n_0 ;
  wire \ap_return[31]_i_34__15_n_0 ;
  wire \ap_return[31]_i_34__16_n_0 ;
  wire \ap_return[31]_i_35__15_n_0 ;
  wire \ap_return[31]_i_35__16_n_0 ;
  wire \ap_return[31]_i_36__15_n_0 ;
  wire \ap_return[31]_i_36__16_n_0 ;
  wire \ap_return[31]_i_37__15_n_0 ;
  wire \ap_return[31]_i_37__16_n_0 ;
  wire \ap_return[31]_i_4__15_n_0 ;
  wire \ap_return[31]_i_5__15_n_0 ;
  wire \ap_return[31]_i_6__15_n_0 ;
  wire \ap_return[31]_i_7__15_n_0 ;
  wire \ap_return[31]_i_8__15_n_0 ;
  wire \ap_return[31]_i_9__15_n_0 ;
  wire \ap_return[8]_i_10__6_n_0 ;
  wire \ap_return[8]_i_11__6_n_0 ;
  wire \ap_return[8]_i_12__6_n_0 ;
  wire \ap_return[8]_i_13__6_n_0 ;
  wire \ap_return[8]_i_4__6_n_0 ;
  wire \ap_return[8]_i_5__6_n_0 ;
  wire \ap_return[8]_i_6__6_n_0 ;
  wire \ap_return[8]_i_7__6_n_0 ;
  wire \ap_return[8]_i_8__6_n_0 ;
  wire \ap_return[8]_i_9__6_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire \ap_return_reg[31]_i_12__15_n_0 ;
  wire \ap_return_reg[31]_i_12__15_n_1 ;
  wire \ap_return_reg[31]_i_12__15_n_2 ;
  wire \ap_return_reg[31]_i_12__15_n_3 ;
  wire \ap_return_reg[31]_i_21__15_n_0 ;
  wire \ap_return_reg[31]_i_21__15_n_1 ;
  wire \ap_return_reg[31]_i_21__15_n_2 ;
  wire \ap_return_reg[31]_i_21__15_n_3 ;
  wire \ap_return_reg[31]_i_21__16_n_1 ;
  wire \ap_return_reg[31]_i_21__16_n_2 ;
  wire \ap_return_reg[31]_i_21__16_n_3 ;
  wire \ap_return_reg[31]_i_2__15_n_0 ;
  wire \ap_return_reg[31]_i_2__15_n_1 ;
  wire \ap_return_reg[31]_i_2__15_n_2 ;
  wire \ap_return_reg[31]_i_2__15_n_3 ;
  wire \ap_return_reg[31]_i_3__15_n_0 ;
  wire \ap_return_reg[31]_i_3__15_n_1 ;
  wire \ap_return_reg[31]_i_3__15_n_2 ;
  wire \ap_return_reg[31]_i_3__15_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__6_n_3 ;
  wire \ap_return_reg[8]_i_3__6_n_0 ;
  wire \ap_return_reg[8]_i_3__6_n_1 ;
  wire \ap_return_reg[8]_i_3__6_n_2 ;
  wire \ap_return_reg[8]_i_3__6_n_3 ;
  wire [8:0]\flag_d_min2_1_reg_5913_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_3047_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__16_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__15_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__6_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__10 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__31 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [0]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__10 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__31 
       (.I0(\ap_return_reg[31] [1]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [1]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__10 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__31 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [2]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_10__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_11__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_13__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_14__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_15__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_16__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_17__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_18__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_19__15_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_20__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_22__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_23__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_24__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_25__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_26__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_27__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_28__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_29__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\flag_d_min2_1_reg_5913_reg[8] [7]),
        .O(\ap_return[31]_i_30__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__16 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[8]_0 [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\flag_d_min2_1_reg_5913_reg[8] [5]),
        .O(\ap_return[31]_i_31__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__16 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[8]_0 [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\flag_d_min2_1_reg_5913_reg[8] [3]),
        .O(\ap_return[31]_i_32__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__16 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[8]_0 [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\flag_d_min2_1_reg_5913_reg[8] [1]),
        .O(\ap_return[31]_i_33__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__16 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[8]_0 [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\flag_d_min2_1_reg_5913_reg[8] [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_34__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__16 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\ap_return_reg[8]_0 [7]),
        .O(\ap_return[31]_i_34__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\flag_d_min2_1_reg_5913_reg[8] [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_35__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__16 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\ap_return_reg[8]_0 [5]),
        .O(\ap_return[31]_i_35__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\flag_d_min2_1_reg_5913_reg[8] [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_36__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__16 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\ap_return_reg[8]_0 [3]),
        .O(\ap_return[31]_i_36__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\flag_d_min2_1_reg_5913_reg[8] [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_37__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__16 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\ap_return_reg[8]_0 [1]),
        .O(\ap_return[31]_i_37__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__15 
       (.I0(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_4__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__16 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(DI));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_5__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_6__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_7__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_8__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__15 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [8]),
        .O(\ap_return[31]_i_9__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__10 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__31 
       (.I0(\ap_return_reg[31] [3]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [3]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__10 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__31 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [4]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__10 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__31 
       (.I0(\ap_return_reg[31] [5]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [5]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__10 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__31 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [6]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__10 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__31 
       (.I0(\ap_return_reg[31] [7]),
        .I1(\flag_d_min2_1_reg_5913_reg[8] [7]),
        .I2(\ap_return_reg[31]_i_2__15_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__6 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__6_n_3 ),
        .O(grp_reg_int_s_fu_3047_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__6 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [8]),
        .O(\ap_return[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [7]),
        .O(\ap_return[8]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [5]),
        .O(\ap_return[8]_i_7__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [3]),
        .O(\ap_return[8]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__6 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_i_i_reg_5554_reg[8] [1]),
        .O(\ap_return[8]_i_9__6_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__15 
       (.CI(\ap_return_reg[31]_i_21__15_n_0 ),
        .CO({\ap_return_reg[31]_i_12__15_n_0 ,\ap_return_reg[31]_i_12__15_n_1 ,\ap_return_reg[31]_i_12__15_n_2 ,\ap_return_reg[31]_i_12__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__15_n_0 ,\ap_return[31]_i_23__15_n_0 ,\ap_return[31]_i_24__15_n_0 ,\ap_return[31]_i_25__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__15_n_0 ,\ap_return[31]_i_27__15_n_0 ,\ap_return[31]_i_28__15_n_0 ,\ap_return[31]_i_29__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__15 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__15_n_0 ,\ap_return_reg[31]_i_21__15_n_1 ,\ap_return_reg[31]_i_21__15_n_2 ,\ap_return_reg[31]_i_21__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__15_n_0 ,\ap_return[31]_i_31__15_n_0 ,\ap_return[31]_i_32__15_n_0 ,\ap_return[31]_i_33__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__15_n_0 ,\ap_return[31]_i_35__15_n_0 ,\ap_return[31]_i_36__15_n_0 ,\ap_return[31]_i_37__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__16 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__16_n_1 ,\ap_return_reg[31]_i_21__16_n_2 ,\ap_return_reg[31]_i_21__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__16_n_0 ,\ap_return[31]_i_31__16_n_0 ,\ap_return[31]_i_32__16_n_0 ,\ap_return[31]_i_33__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__16_n_0 ,\ap_return[31]_i_35__16_n_0 ,\ap_return[31]_i_36__16_n_0 ,\ap_return[31]_i_37__16_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__15 
       (.CI(\ap_return_reg[31]_i_3__15_n_0 ),
        .CO({\ap_return_reg[31]_i_2__15_n_0 ,\ap_return_reg[31]_i_2__15_n_1 ,\ap_return_reg[31]_i_2__15_n_2 ,\ap_return_reg[31]_i_2__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__15_n_0 ,\ap_return[31]_i_5__15_n_0 ,\ap_return[31]_i_6__15_n_0 ,\ap_return[31]_i_7__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__15_n_0 ,\ap_return[31]_i_9__15_n_0 ,\ap_return[31]_i_10__15_n_0 ,\ap_return[31]_i_11__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__15 
       (.CI(\ap_return_reg[31]_i_12__15_n_0 ),
        .CO({\ap_return_reg[31]_i_3__15_n_0 ,\ap_return_reg[31]_i_3__15_n_1 ,\ap_return_reg[31]_i_3__15_n_2 ,\ap_return_reg[31]_i_3__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__15_n_0 ,\ap_return[31]_i_14__15_n_0 ,\ap_return[31]_i_15__15_n_0 ,\ap_return[31]_i_16__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__15_n_0 ,\ap_return[31]_i_18__15_n_0 ,\ap_return[31]_i_19__15_n_0 ,\ap_return[31]_i_20__15_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3047_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__6 
       (.CI(\ap_return_reg[8]_i_3__6_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__6_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__6_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__6_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__6 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__6_n_0 ,\ap_return_reg[8]_i_3__6_n_1 ,\ap_return_reg[8]_i_3__6_n_2 ,\ap_return_reg[8]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__6_n_0 ,\ap_return[8]_i_7__6_n_0 ,\ap_return[8]_i_8__6_n_0 ,\ap_return[8]_i_9__6_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__6_n_0 ,\ap_return[8]_i_11__6_n_0 ,\ap_return[8]_i_12__6_n_0 ,\ap_return[8]_i_13__6_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_15
   (\ap_return_reg[31] ,
    D,
    \ap_return_reg[31]_0 ,
    Q,
    \ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] ,
    CO,
    \ap_return_reg[8]_0 ,
    \flag_d_max2_1_reg_5919_reg[8] ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [8:0]\ap_return_reg[31] ;
  output [8:0]D;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] ;
  input [0:0]CO;
  input [0:0]\ap_return_reg[8]_0 ;
  input [8:0]\flag_d_max2_1_reg_5919_reg[8] ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] ;
  wire \ap_return[31]_i_10__3_n_0 ;
  wire \ap_return[31]_i_10__4_n_0 ;
  wire \ap_return[31]_i_11__3_n_0 ;
  wire \ap_return[31]_i_11__4_n_0 ;
  wire \ap_return[31]_i_13__3_n_0 ;
  wire \ap_return[31]_i_13__4_n_0 ;
  wire \ap_return[31]_i_14__3_n_0 ;
  wire \ap_return[31]_i_14__4_n_0 ;
  wire \ap_return[31]_i_15__3_n_0 ;
  wire \ap_return[31]_i_15__4_n_0 ;
  wire \ap_return[31]_i_16__3_n_0 ;
  wire \ap_return[31]_i_16__4_n_0 ;
  wire \ap_return[31]_i_17__3_n_0 ;
  wire \ap_return[31]_i_17__4_n_0 ;
  wire \ap_return[31]_i_18__3_n_0 ;
  wire \ap_return[31]_i_18__4_n_0 ;
  wire \ap_return[31]_i_19__3_n_0 ;
  wire \ap_return[31]_i_19__4_n_0 ;
  wire \ap_return[31]_i_20__3_n_0 ;
  wire \ap_return[31]_i_20__4_n_0 ;
  wire \ap_return[31]_i_22__3_n_0 ;
  wire \ap_return[31]_i_22__4_n_0 ;
  wire \ap_return[31]_i_23__3_n_0 ;
  wire \ap_return[31]_i_23__4_n_0 ;
  wire \ap_return[31]_i_24__3_n_0 ;
  wire \ap_return[31]_i_24__4_n_0 ;
  wire \ap_return[31]_i_25__3_n_0 ;
  wire \ap_return[31]_i_25__4_n_0 ;
  wire \ap_return[31]_i_26__3_n_0 ;
  wire \ap_return[31]_i_26__4_n_0 ;
  wire \ap_return[31]_i_27__3_n_0 ;
  wire \ap_return[31]_i_27__4_n_0 ;
  wire \ap_return[31]_i_28__3_n_0 ;
  wire \ap_return[31]_i_28__4_n_0 ;
  wire \ap_return[31]_i_29__3_n_0 ;
  wire \ap_return[31]_i_29__4_n_0 ;
  wire \ap_return[31]_i_30__3_n_0 ;
  wire \ap_return[31]_i_31__3_n_0 ;
  wire \ap_return[31]_i_32__3_n_0 ;
  wire \ap_return[31]_i_33__3_n_0 ;
  wire \ap_return[31]_i_34__3_n_0 ;
  wire \ap_return[31]_i_35__3_n_0 ;
  wire \ap_return[31]_i_36__3_n_0 ;
  wire \ap_return[31]_i_37__3_n_0 ;
  wire \ap_return[31]_i_4__3_n_0 ;
  wire \ap_return[31]_i_5__3_n_0 ;
  wire \ap_return[31]_i_5__4_n_0 ;
  wire \ap_return[31]_i_6__3_n_0 ;
  wire \ap_return[31]_i_6__4_n_0 ;
  wire \ap_return[31]_i_7__3_n_0 ;
  wire \ap_return[31]_i_7__4_n_0 ;
  wire \ap_return[31]_i_8__3_n_0 ;
  wire \ap_return[31]_i_8__4_n_0 ;
  wire \ap_return[31]_i_9__3_n_0 ;
  wire \ap_return[31]_i_9__4_n_0 ;
  wire \ap_return[8]_i_10__5_n_0 ;
  wire \ap_return[8]_i_11__5_n_0 ;
  wire \ap_return[8]_i_12__5_n_0 ;
  wire \ap_return[8]_i_13__5_n_0 ;
  wire \ap_return[8]_i_4__5_n_0 ;
  wire \ap_return[8]_i_5__5_n_0 ;
  wire \ap_return[8]_i_6__5_n_0 ;
  wire \ap_return[8]_i_7__5_n_0 ;
  wire \ap_return[8]_i_8__5_n_0 ;
  wire \ap_return[8]_i_9__5_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__3_n_0 ;
  wire \ap_return_reg[31]_i_12__3_n_1 ;
  wire \ap_return_reg[31]_i_12__3_n_2 ;
  wire \ap_return_reg[31]_i_12__3_n_3 ;
  wire \ap_return_reg[31]_i_12__4_n_0 ;
  wire \ap_return_reg[31]_i_12__4_n_1 ;
  wire \ap_return_reg[31]_i_12__4_n_2 ;
  wire \ap_return_reg[31]_i_12__4_n_3 ;
  wire \ap_return_reg[31]_i_21__3_n_0 ;
  wire \ap_return_reg[31]_i_21__3_n_1 ;
  wire \ap_return_reg[31]_i_21__3_n_2 ;
  wire \ap_return_reg[31]_i_21__3_n_3 ;
  wire \ap_return_reg[31]_i_2__3_n_0 ;
  wire \ap_return_reg[31]_i_2__3_n_1 ;
  wire \ap_return_reg[31]_i_2__3_n_2 ;
  wire \ap_return_reg[31]_i_2__3_n_3 ;
  wire \ap_return_reg[31]_i_2__4_n_0 ;
  wire \ap_return_reg[31]_i_2__4_n_1 ;
  wire \ap_return_reg[31]_i_2__4_n_2 ;
  wire \ap_return_reg[31]_i_2__4_n_3 ;
  wire \ap_return_reg[31]_i_3__3_n_0 ;
  wire \ap_return_reg[31]_i_3__3_n_1 ;
  wire \ap_return_reg[31]_i_3__3_n_2 ;
  wire \ap_return_reg[31]_i_3__3_n_3 ;
  wire \ap_return_reg[31]_i_3__4_n_0 ;
  wire \ap_return_reg[31]_i_3__4_n_1 ;
  wire \ap_return_reg[31]_i_3__4_n_2 ;
  wire \ap_return_reg[31]_i_3__4_n_3 ;
  wire [0:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__5_n_3 ;
  wire \ap_return_reg[8]_i_3__5_n_0 ;
  wire \ap_return_reg[8]_i_3__5_n_1 ;
  wire \ap_return_reg[8]_i_3__5_n_2 ;
  wire \ap_return_reg[8]_i_3__5_n_3 ;
  wire [8:0]\flag_d_max2_1_reg_5919_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_3067_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__4_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__11 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [0]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__11 
       (.I0(\ap_return_reg[31] [1]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [1]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [1]),
        .I1(\ap_return_reg[31] [1]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__11 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [2]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_10__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_11__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_13__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_14__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_14__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_17__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_17__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_18__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_18__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_19__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_19__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__3 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__4 
       (.I0(\ap_return_reg[8]_1 [8]),
        .I1(\ap_return_reg[31] [8]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_20__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_20__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_22__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_22__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_23__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_23__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_24__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_24__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_25__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_25__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_26__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_26__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_27__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_27__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_28__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_28__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_29__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_29__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__3 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [6]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__3 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [4]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__3 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [2]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__3 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [0]),
        .I2(\flag_d_max2_1_reg_5919_reg[8] [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__3 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [7]),
        .O(\ap_return[31]_i_34__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__3 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [5]),
        .O(\ap_return[31]_i_35__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__3 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [3]),
        .O(\ap_return[31]_i_36__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__3 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\flag_d_max2_1_reg_5919_reg[8] [1]),
        .O(\ap_return[31]_i_37__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__3 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .O(\ap_return[31]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__3 
       (.I0(\flag_d_max2_1_reg_5919_reg[8] [8]),
        .I1(\ap_return_reg[31] [8]),
        .O(\ap_return[31]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_9__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__11 
       (.I0(\ap_return_reg[31] [3]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [3]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [3]),
        .I1(\ap_return_reg[31] [3]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__11 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [4]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__11 
       (.I0(\ap_return_reg[31] [5]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [5]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [5]),
        .I1(\ap_return_reg[31] [5]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__11 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [6]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__11 
       (.I0(\ap_return_reg[31] [7]),
        .I1(\flag_d_max2_1_reg_5919_reg[8] [7]),
        .I2(\ap_return_reg[31]_i_2__3_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__12 
       (.I0(\ap_return_reg[8]_1 [7]),
        .I1(\ap_return_reg[31] [7]),
        .I2(\ap_return_reg[31]_i_2__4_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__9 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__5_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__5_n_3 ),
        .O(grp_reg_int_s_fu_3067_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__5 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [8]),
        .O(\ap_return[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [7]),
        .O(\ap_return[8]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [5]),
        .O(\ap_return[8]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [3]),
        .O(\ap_return[8]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__5 
       (.I0(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter4_r_V_6_7_i_i_reg_5722_reg[8] [1]),
        .O(\ap_return[8]_i_9__5_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__3 
       (.CI(\ap_return_reg[31]_i_21__3_n_0 ),
        .CO({\ap_return_reg[31]_i_12__3_n_0 ,\ap_return_reg[31]_i_12__3_n_1 ,\ap_return_reg[31]_i_12__3_n_2 ,\ap_return_reg[31]_i_12__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__3_n_0 ,\ap_return[31]_i_23__3_n_0 ,\ap_return[31]_i_24__3_n_0 ,\ap_return[31]_i_25__3_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__3_n_0 ,\ap_return[31]_i_27__3_n_0 ,\ap_return[31]_i_28__3_n_0 ,\ap_return[31]_i_29__3_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__4 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__4_n_0 ,\ap_return_reg[31]_i_12__4_n_1 ,\ap_return_reg[31]_i_12__4_n_2 ,\ap_return_reg[31]_i_12__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__4_n_0 ,\ap_return[31]_i_23__4_n_0 ,\ap_return[31]_i_24__4_n_0 ,\ap_return[31]_i_25__4_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__4_n_0 ,\ap_return[31]_i_27__4_n_0 ,\ap_return[31]_i_28__4_n_0 ,\ap_return[31]_i_29__4_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__3 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__3_n_0 ,\ap_return_reg[31]_i_21__3_n_1 ,\ap_return_reg[31]_i_21__3_n_2 ,\ap_return_reg[31]_i_21__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__3_n_0 ,\ap_return[31]_i_31__3_n_0 ,\ap_return[31]_i_32__3_n_0 ,\ap_return[31]_i_33__3_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__3_n_0 ,\ap_return[31]_i_35__3_n_0 ,\ap_return[31]_i_36__3_n_0 ,\ap_return[31]_i_37__3_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__3 
       (.CI(\ap_return_reg[31]_i_3__3_n_0 ),
        .CO({\ap_return_reg[31]_i_2__3_n_0 ,\ap_return_reg[31]_i_2__3_n_1 ,\ap_return_reg[31]_i_2__3_n_2 ,\ap_return_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__3_n_0 ,\ap_return[31]_i_5__3_n_0 ,\ap_return[31]_i_6__3_n_0 ,\ap_return[31]_i_7__3_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__3_n_0 ,\ap_return[31]_i_9__3_n_0 ,\ap_return[31]_i_10__3_n_0 ,\ap_return[31]_i_11__3_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__4 
       (.CI(\ap_return_reg[31]_i_3__4_n_0 ),
        .CO({\ap_return_reg[31]_i_2__4_n_0 ,\ap_return_reg[31]_i_2__4_n_1 ,\ap_return_reg[31]_i_2__4_n_2 ,\ap_return_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return_reg[8]_0 ,\ap_return[31]_i_5__4_n_0 ,\ap_return[31]_i_6__4_n_0 ,\ap_return[31]_i_7__4_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__4_n_0 ,\ap_return[31]_i_9__4_n_0 ,\ap_return[31]_i_10__4_n_0 ,\ap_return[31]_i_11__4_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__3 
       (.CI(\ap_return_reg[31]_i_12__3_n_0 ),
        .CO({\ap_return_reg[31]_i_3__3_n_0 ,\ap_return_reg[31]_i_3__3_n_1 ,\ap_return_reg[31]_i_3__3_n_2 ,\ap_return_reg[31]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__3_n_0 ,\ap_return[31]_i_14__3_n_0 ,\ap_return[31]_i_15__3_n_0 ,\ap_return[31]_i_16__3_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__3_n_0 ,\ap_return[31]_i_18__3_n_0 ,\ap_return[31]_i_19__3_n_0 ,\ap_return[31]_i_20__3_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__4 
       (.CI(\ap_return_reg[31]_i_12__4_n_0 ),
        .CO({\ap_return_reg[31]_i_3__4_n_0 ,\ap_return_reg[31]_i_3__4_n_1 ,\ap_return_reg[31]_i_3__4_n_2 ,\ap_return_reg[31]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__4_n_0 ,\ap_return[31]_i_14__4_n_0 ,\ap_return[31]_i_15__4_n_0 ,\ap_return[31]_i_16__4_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__4_n_0 ,\ap_return[31]_i_18__4_n_0 ,\ap_return[31]_i_19__4_n_0 ,\ap_return[31]_i_20__4_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_3067_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__5 
       (.CI(\ap_return_reg[8]_i_3__5_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__5_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__5_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__5_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__5 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__5_n_0 ,\ap_return_reg[8]_i_3__5_n_1 ,\ap_return_reg[8]_i_3__5_n_2 ,\ap_return_reg[8]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__5_n_0 ,\ap_return[8]_i_7__5_n_0 ,\ap_return[8]_i_8__5_n_0 ,\ap_return[8]_i_9__5_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__5_n_0 ,\ap_return[8]_i_11__5_n_0 ,\ap_return[8]_i_12__5_n_0 ,\ap_return[8]_i_13__5_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_16
   (Q,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    \ap_return_reg[31]_1 ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[31]_1 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__22_n_0 ;
  wire \ap_return[31]_i_11__22_n_0 ;
  wire \ap_return[31]_i_13__22_n_0 ;
  wire \ap_return[31]_i_14__22_n_0 ;
  wire \ap_return[31]_i_15__22_n_0 ;
  wire \ap_return[31]_i_16__22_n_0 ;
  wire \ap_return[31]_i_17__22_n_0 ;
  wire \ap_return[31]_i_18__22_n_0 ;
  wire \ap_return[31]_i_19__22_n_0 ;
  wire \ap_return[31]_i_20__22_n_0 ;
  wire \ap_return[31]_i_22__22_n_0 ;
  wire \ap_return[31]_i_23__22_n_0 ;
  wire \ap_return[31]_i_24__22_n_0 ;
  wire \ap_return[31]_i_25__22_n_0 ;
  wire \ap_return[31]_i_26__22_n_0 ;
  wire \ap_return[31]_i_27__22_n_0 ;
  wire \ap_return[31]_i_28__22_n_0 ;
  wire \ap_return[31]_i_29__22_n_0 ;
  wire \ap_return[31]_i_5__22_n_0 ;
  wire \ap_return[31]_i_6__22_n_0 ;
  wire \ap_return[31]_i_7__22_n_0 ;
  wire \ap_return[31]_i_8__22_n_0 ;
  wire \ap_return[31]_i_9__22_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__22_n_0 ;
  wire \ap_return_reg[31]_i_12__22_n_1 ;
  wire \ap_return_reg[31]_i_12__22_n_2 ;
  wire \ap_return_reg[31]_i_12__22_n_3 ;
  wire \ap_return_reg[31]_i_2__22_n_0 ;
  wire \ap_return_reg[31]_i_2__22_n_1 ;
  wire \ap_return_reg[31]_i_2__22_n_2 ;
  wire \ap_return_reg[31]_i_2__22_n_3 ;
  wire \ap_return_reg[31]_i_3__22_n_0 ;
  wire \ap_return_reg[31]_i_3__22_n_1 ;
  wire \ap_return_reg[31]_i_3__22_n_2 ;
  wire \ap_return_reg[31]_i_3__22_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__22_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__38 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__38 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__38 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__22_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__38 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__38 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__38 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__38 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__38 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\ap_return_reg[31]_i_2__22_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__22 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__22_n_0 ,\ap_return_reg[31]_i_12__22_n_1 ,\ap_return_reg[31]_i_12__22_n_2 ,\ap_return_reg[31]_i_12__22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__22_n_0 ,\ap_return[31]_i_23__22_n_0 ,\ap_return[31]_i_24__22_n_0 ,\ap_return[31]_i_25__22_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__22_n_0 ,\ap_return[31]_i_27__22_n_0 ,\ap_return[31]_i_28__22_n_0 ,\ap_return[31]_i_29__22_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__22 
       (.CI(\ap_return_reg[31]_i_3__22_n_0 ),
        .CO({\ap_return_reg[31]_i_2__22_n_0 ,\ap_return_reg[31]_i_2__22_n_1 ,\ap_return_reg[31]_i_2__22_n_2 ,\ap_return_reg[31]_i_2__22_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__22_n_0 ,\ap_return[31]_i_6__22_n_0 ,\ap_return[31]_i_7__22_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__22_n_0 ,\ap_return[31]_i_9__22_n_0 ,\ap_return[31]_i_10__22_n_0 ,\ap_return[31]_i_11__22_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__22 
       (.CI(\ap_return_reg[31]_i_12__22_n_0 ),
        .CO({\ap_return_reg[31]_i_3__22_n_0 ,\ap_return_reg[31]_i_3__22_n_1 ,\ap_return_reg[31]_i_3__22_n_2 ,\ap_return_reg[31]_i_3__22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__22_n_0 ,\ap_return[31]_i_14__22_n_0 ,\ap_return[31]_i_15__22_n_0 ,\ap_return[31]_i_16__22_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__22_n_0 ,\ap_return[31]_i_18__22_n_0 ,\ap_return[31]_i_19__22_n_0 ,\ap_return[31]_i_20__22_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_17
   (CO,
    Q,
    DI,
    \ap_return_reg[31]_0 ,
    p_33_in,
    D,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  input [8:0]\ap_return_reg[31]_0 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_30__10_n_0 ;
  wire \ap_return[31]_i_31__10_n_0 ;
  wire \ap_return[31]_i_32__10_n_0 ;
  wire \ap_return[31]_i_33__10_n_0 ;
  wire \ap_return[31]_i_34__10_n_0 ;
  wire \ap_return[31]_i_35__10_n_0 ;
  wire \ap_return[31]_i_36__10_n_0 ;
  wire \ap_return[31]_i_37__10_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_21__10_n_1 ;
  wire \ap_return_reg[31]_i_21__10_n_2 ;
  wire \ap_return_reg[31]_i_21__10_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__10_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__10 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__10 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__10 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__10 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__10 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_34__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__10 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_35__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__10 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_36__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__10 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_37__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__10 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__10_n_1 ,\ap_return_reg[31]_i_21__10_n_2 ,\ap_return_reg[31]_i_21__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__10_n_0 ,\ap_return[31]_i_31__10_n_0 ,\ap_return[31]_i_32__10_n_0 ,\ap_return[31]_i_33__10_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__10_n_0 ,\ap_return[31]_i_35__10_n_0 ,\ap_return[31]_i_36__10_n_0 ,\ap_return[31]_i_37__10_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_18
   (Q,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    \ap_return_reg[31]_1 ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[31]_1 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__21_n_0 ;
  wire \ap_return[31]_i_11__21_n_0 ;
  wire \ap_return[31]_i_13__21_n_0 ;
  wire \ap_return[31]_i_14__21_n_0 ;
  wire \ap_return[31]_i_15__21_n_0 ;
  wire \ap_return[31]_i_16__21_n_0 ;
  wire \ap_return[31]_i_17__21_n_0 ;
  wire \ap_return[31]_i_18__21_n_0 ;
  wire \ap_return[31]_i_19__21_n_0 ;
  wire \ap_return[31]_i_20__21_n_0 ;
  wire \ap_return[31]_i_22__21_n_0 ;
  wire \ap_return[31]_i_23__21_n_0 ;
  wire \ap_return[31]_i_24__21_n_0 ;
  wire \ap_return[31]_i_25__21_n_0 ;
  wire \ap_return[31]_i_26__21_n_0 ;
  wire \ap_return[31]_i_27__21_n_0 ;
  wire \ap_return[31]_i_28__21_n_0 ;
  wire \ap_return[31]_i_29__21_n_0 ;
  wire \ap_return[31]_i_5__21_n_0 ;
  wire \ap_return[31]_i_6__21_n_0 ;
  wire \ap_return[31]_i_7__21_n_0 ;
  wire \ap_return[31]_i_8__21_n_0 ;
  wire \ap_return[31]_i_9__21_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__21_n_0 ;
  wire \ap_return_reg[31]_i_12__21_n_1 ;
  wire \ap_return_reg[31]_i_12__21_n_2 ;
  wire \ap_return_reg[31]_i_12__21_n_3 ;
  wire \ap_return_reg[31]_i_2__21_n_0 ;
  wire \ap_return_reg[31]_i_2__21_n_1 ;
  wire \ap_return_reg[31]_i_2__21_n_2 ;
  wire \ap_return_reg[31]_i_2__21_n_3 ;
  wire \ap_return_reg[31]_i_3__21_n_0 ;
  wire \ap_return_reg[31]_i_3__21_n_1 ;
  wire \ap_return_reg[31]_i_3__21_n_2 ;
  wire \ap_return_reg[31]_i_3__21_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__21_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__37 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__37 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__37 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__21_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__21 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__37 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__37 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__37 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__37 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__37 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\ap_return_reg[31]_i_2__21_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__21 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__21_n_0 ,\ap_return_reg[31]_i_12__21_n_1 ,\ap_return_reg[31]_i_12__21_n_2 ,\ap_return_reg[31]_i_12__21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__21_n_0 ,\ap_return[31]_i_23__21_n_0 ,\ap_return[31]_i_24__21_n_0 ,\ap_return[31]_i_25__21_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__21_n_0 ,\ap_return[31]_i_27__21_n_0 ,\ap_return[31]_i_28__21_n_0 ,\ap_return[31]_i_29__21_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__21 
       (.CI(\ap_return_reg[31]_i_3__21_n_0 ),
        .CO({\ap_return_reg[31]_i_2__21_n_0 ,\ap_return_reg[31]_i_2__21_n_1 ,\ap_return_reg[31]_i_2__21_n_2 ,\ap_return_reg[31]_i_2__21_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__21_n_0 ,\ap_return[31]_i_6__21_n_0 ,\ap_return[31]_i_7__21_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__21_n_0 ,\ap_return[31]_i_9__21_n_0 ,\ap_return[31]_i_10__21_n_0 ,\ap_return[31]_i_11__21_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__21 
       (.CI(\ap_return_reg[31]_i_12__21_n_0 ),
        .CO({\ap_return_reg[31]_i_3__21_n_0 ,\ap_return_reg[31]_i_3__21_n_1 ,\ap_return_reg[31]_i_3__21_n_2 ,\ap_return_reg[31]_i_3__21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__21_n_0 ,\ap_return[31]_i_14__21_n_0 ,\ap_return[31]_i_15__21_n_0 ,\ap_return[31]_i_16__21_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__21_n_0 ,\ap_return[31]_i_18__21_n_0 ,\ap_return[31]_i_19__21_n_0 ,\ap_return[31]_i_20__21_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_19
   (CO,
    Q,
    DI,
    \ap_return_reg[31]_0 ,
    p_33_in,
    D,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  input [8:0]\ap_return_reg[31]_0 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_30__9_n_0 ;
  wire \ap_return[31]_i_31__9_n_0 ;
  wire \ap_return[31]_i_32__9_n_0 ;
  wire \ap_return[31]_i_33__9_n_0 ;
  wire \ap_return[31]_i_34__9_n_0 ;
  wire \ap_return[31]_i_35__9_n_0 ;
  wire \ap_return[31]_i_36__9_n_0 ;
  wire \ap_return[31]_i_37__9_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_21__9_n_1 ;
  wire \ap_return_reg[31]_i_21__9_n_2 ;
  wire \ap_return_reg[31]_i_21__9_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__9_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__9 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__9 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__9 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__9 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__9 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_34__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__9 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_35__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__9 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_36__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__9 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_37__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__9 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__9_n_1 ,\ap_return_reg[31]_i_21__9_n_2 ,\ap_return_reg[31]_i_21__9_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__9_n_0 ,\ap_return[31]_i_31__9_n_0 ,\ap_return[31]_i_32__9_n_0 ,\ap_return[31]_i_33__9_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__9_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__9_n_0 ,\ap_return[31]_i_35__9_n_0 ,\ap_return[31]_i_36__9_n_0 ,\ap_return[31]_i_37__9_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_2
   (\ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] ,
    CO,
    DI,
    \ap_return_reg[8]_0 ,
    D,
    p_33_in,
    ap_clk);
  output [0:0]\ap_return_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  output [0:0]\ap_return_reg[31]_1 ;
  output [8:0]\ap_return_reg[31]_2 ;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]D;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] ;
  wire \ap_return[31]_i_10__11_n_0 ;
  wire \ap_return[31]_i_11__11_n_0 ;
  wire \ap_return[31]_i_13__11_n_0 ;
  wire \ap_return[31]_i_14__11_n_0 ;
  wire \ap_return[31]_i_15__11_n_0 ;
  wire \ap_return[31]_i_16__11_n_0 ;
  wire \ap_return[31]_i_17__11_n_0 ;
  wire \ap_return[31]_i_18__11_n_0 ;
  wire \ap_return[31]_i_19__11_n_0 ;
  wire \ap_return[31]_i_20__11_n_0 ;
  wire \ap_return[31]_i_22__11_n_0 ;
  wire \ap_return[31]_i_23__11_n_0 ;
  wire \ap_return[31]_i_24__11_n_0 ;
  wire \ap_return[31]_i_25__11_n_0 ;
  wire \ap_return[31]_i_26__11_n_0 ;
  wire \ap_return[31]_i_27__11_n_0 ;
  wire \ap_return[31]_i_28__11_n_0 ;
  wire \ap_return[31]_i_29__11_n_0 ;
  wire \ap_return[31]_i_30__12_n_0 ;
  wire \ap_return[31]_i_31__12_n_0 ;
  wire \ap_return[31]_i_32__12_n_0 ;
  wire \ap_return[31]_i_33__12_n_0 ;
  wire \ap_return[31]_i_34__12_n_0 ;
  wire \ap_return[31]_i_35__12_n_0 ;
  wire \ap_return[31]_i_36__12_n_0 ;
  wire \ap_return[31]_i_37__12_n_0 ;
  wire \ap_return[31]_i_5__11_n_0 ;
  wire \ap_return[31]_i_6__11_n_0 ;
  wire \ap_return[31]_i_7__11_n_0 ;
  wire \ap_return[31]_i_8__11_n_0 ;
  wire \ap_return[31]_i_9__11_n_0 ;
  wire \ap_return[8]_i_10__2_n_0 ;
  wire \ap_return[8]_i_11__2_n_0 ;
  wire \ap_return[8]_i_12__2_n_0 ;
  wire \ap_return[8]_i_13__2_n_0 ;
  wire \ap_return[8]_i_4__2_n_0 ;
  wire \ap_return[8]_i_5__2_n_0 ;
  wire \ap_return[8]_i_6__2_n_0 ;
  wire \ap_return[8]_i_7__2_n_0 ;
  wire \ap_return[8]_i_8__2_n_0 ;
  wire \ap_return[8]_i_9__2_n_0 ;
  wire [0:0]\ap_return_reg[31] ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [0:0]\ap_return_reg[31]_1 ;
  wire [8:0]\ap_return_reg[31]_2 ;
  wire \ap_return_reg[31]_i_12__11_n_0 ;
  wire \ap_return_reg[31]_i_12__11_n_1 ;
  wire \ap_return_reg[31]_i_12__11_n_2 ;
  wire \ap_return_reg[31]_i_12__11_n_3 ;
  wire \ap_return_reg[31]_i_21__12_n_1 ;
  wire \ap_return_reg[31]_i_21__12_n_2 ;
  wire \ap_return_reg[31]_i_21__12_n_3 ;
  wire \ap_return_reg[31]_i_2__11_n_0 ;
  wire \ap_return_reg[31]_i_2__11_n_1 ;
  wire \ap_return_reg[31]_i_2__11_n_2 ;
  wire \ap_return_reg[31]_i_2__11_n_3 ;
  wire \ap_return_reg[31]_i_3__11_n_0 ;
  wire \ap_return_reg[31]_i_3__11_n_1 ;
  wire \ap_return_reg[31]_i_3__11_n_2 ;
  wire \ap_return_reg[31]_i_3__11_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__2_n_3 ;
  wire \ap_return_reg[8]_i_3__2_n_0 ;
  wire \ap_return_reg[8]_i_3__2_n_1 ;
  wire \ap_return_reg[8]_i_3__2_n_2 ;
  wire \ap_return_reg[8]_i_3__2_n_3 ;
  wire [8:0]grp_reg_int_s_fu_2807_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__11_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(\ap_return_reg[8]_0 [1]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__2 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__11_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__12 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_30__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__12 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_31__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__12 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_32__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__12 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_33__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__12 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(D[6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(D[7]),
        .O(\ap_return[31]_i_34__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__12 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(D[4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(D[5]),
        .O(\ap_return[31]_i_35__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__12 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(D[2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(D[3]),
        .O(\ap_return[31]_i_36__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__12 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(D[0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(D[1]),
        .O(\ap_return[31]_i_37__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__12 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(D[8]),
        .O(\ap_return_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__2 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(\ap_return_reg[8]_0 [3]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__2 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__2 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(\ap_return_reg[8]_0 [5]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__2 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__2 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__27 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(\ap_return_reg[8]_0 [7]),
        .I2(\ap_return_reg[31]_i_2__11_n_0 ),
        .O(\ap_return_reg[31]_2 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__2 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__2_n_3 ),
        .O(grp_reg_int_s_fu_2807_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__2 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [8]),
        .O(\ap_return[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [7]),
        .O(\ap_return[8]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [5]),
        .O(\ap_return[8]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [3]),
        .O(\ap_return[8]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__2 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_4_i_i_reg_5644_reg[8] [1]),
        .O(\ap_return[8]_i_9__2_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[0]),
        .Q(\ap_return_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[1]),
        .Q(\ap_return_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[2]),
        .Q(\ap_return_reg[31]_0 [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__11 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__11_n_0 ,\ap_return_reg[31]_i_12__11_n_1 ,\ap_return_reg[31]_i_12__11_n_2 ,\ap_return_reg[31]_i_12__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__11_n_0 ,\ap_return[31]_i_23__11_n_0 ,\ap_return[31]_i_24__11_n_0 ,\ap_return[31]_i_25__11_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__11_n_0 ,\ap_return[31]_i_27__11_n_0 ,\ap_return[31]_i_28__11_n_0 ,\ap_return[31]_i_29__11_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__12 
       (.CI(1'b0),
        .CO({\ap_return_reg[31] ,\ap_return_reg[31]_i_21__12_n_1 ,\ap_return_reg[31]_i_21__12_n_2 ,\ap_return_reg[31]_i_21__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__12_n_0 ,\ap_return[31]_i_31__12_n_0 ,\ap_return[31]_i_32__12_n_0 ,\ap_return[31]_i_33__12_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__12_n_0 ,\ap_return[31]_i_35__12_n_0 ,\ap_return[31]_i_36__12_n_0 ,\ap_return[31]_i_37__12_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__11 
       (.CI(\ap_return_reg[31]_i_3__11_n_0 ),
        .CO({\ap_return_reg[31]_i_2__11_n_0 ,\ap_return_reg[31]_i_2__11_n_1 ,\ap_return_reg[31]_i_2__11_n_2 ,\ap_return_reg[31]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__11_n_0 ,\ap_return[31]_i_6__11_n_0 ,\ap_return[31]_i_7__11_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__11_n_0 ,\ap_return[31]_i_9__11_n_0 ,\ap_return[31]_i_10__11_n_0 ,\ap_return[31]_i_11__11_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__11 
       (.CI(\ap_return_reg[31]_i_12__11_n_0 ),
        .CO({\ap_return_reg[31]_i_3__11_n_0 ,\ap_return_reg[31]_i_3__11_n_1 ,\ap_return_reg[31]_i_3__11_n_2 ,\ap_return_reg[31]_i_3__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__11_n_0 ,\ap_return[31]_i_14__11_n_0 ,\ap_return[31]_i_15__11_n_0 ,\ap_return[31]_i_16__11_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__11_n_0 ,\ap_return[31]_i_18__11_n_0 ,\ap_return[31]_i_19__11_n_0 ,\ap_return[31]_i_20__11_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[3]),
        .Q(\ap_return_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[4]),
        .Q(\ap_return_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[5]),
        .Q(\ap_return_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[6]),
        .Q(\ap_return_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[7]),
        .Q(\ap_return_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2807_in_r[8]),
        .Q(\ap_return_reg[31]_0 [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__2 
       (.CI(\ap_return_reg[8]_i_3__2_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__2_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__2_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__2_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__2_n_0 ,\ap_return_reg[8]_i_3__2_n_1 ,\ap_return_reg[8]_i_3__2_n_2 ,\ap_return_reg[8]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__2_n_0 ,\ap_return[8]_i_7__2_n_0 ,\ap_return[8]_i_8__2_n_0 ,\ap_return[8]_i_9__2_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__2_n_0 ,\ap_return[8]_i_11__2_n_0 ,\ap_return[8]_i_12__2_n_0 ,\ap_return[8]_i_13__2_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_20
   (CO,
    Q,
    DI,
    D,
    p_33_in,
    \ap_return_reg[8] ,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  input [8:0]D;
  input p_33_in;
  input [8:0]\ap_return_reg[8] ;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_30__22_n_0 ;
  wire \ap_return[31]_i_31__22_n_0 ;
  wire \ap_return[31]_i_32__22_n_0 ;
  wire \ap_return[31]_i_33__22_n_0 ;
  wire \ap_return[31]_i_34__22_n_0 ;
  wire \ap_return[31]_i_35__22_n_0 ;
  wire \ap_return[31]_i_36__22_n_0 ;
  wire \ap_return[31]_i_37__22_n_0 ;
  wire \ap_return_reg[31]_i_21__22_n_1 ;
  wire \ap_return_reg[31]_i_21__22_n_2 ;
  wire \ap_return_reg[31]_i_21__22_n_3 ;
  wire [8:0]\ap_return_reg[8] ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__22_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__22 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__22 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__22 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__22 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__22 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(Q[7]),
        .I3(D[7]),
        .O(\ap_return[31]_i_34__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__22 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(Q[5]),
        .I3(D[5]),
        .O(\ap_return[31]_i_35__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__22 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(Q[3]),
        .I3(D[3]),
        .O(\ap_return[31]_i_36__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__22 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(\ap_return[31]_i_37__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__22 
       (.I0(Q[8]),
        .I1(D[8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__22 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__22_n_1 ,\ap_return_reg[31]_i_21__22_n_2 ,\ap_return_reg[31]_i_21__22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__22_n_0 ,\ap_return[31]_i_31__22_n_0 ,\ap_return[31]_i_32__22_n_0 ,\ap_return[31]_i_33__22_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__22_n_0 ,\ap_return[31]_i_35__22_n_0 ,\ap_return[31]_i_36__22_n_0 ,\ap_return[31]_i_37__22_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_21
   (Q,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    \ap_return_reg[31]_1 ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[31]_1 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__10_n_0 ;
  wire \ap_return[31]_i_11__10_n_0 ;
  wire \ap_return[31]_i_13__10_n_0 ;
  wire \ap_return[31]_i_14__10_n_0 ;
  wire \ap_return[31]_i_15__10_n_0 ;
  wire \ap_return[31]_i_16__10_n_0 ;
  wire \ap_return[31]_i_17__10_n_0 ;
  wire \ap_return[31]_i_18__10_n_0 ;
  wire \ap_return[31]_i_19__10_n_0 ;
  wire \ap_return[31]_i_20__10_n_0 ;
  wire \ap_return[31]_i_22__10_n_0 ;
  wire \ap_return[31]_i_23__10_n_0 ;
  wire \ap_return[31]_i_24__10_n_0 ;
  wire \ap_return[31]_i_25__10_n_0 ;
  wire \ap_return[31]_i_26__10_n_0 ;
  wire \ap_return[31]_i_27__10_n_0 ;
  wire \ap_return[31]_i_28__10_n_0 ;
  wire \ap_return[31]_i_29__10_n_0 ;
  wire \ap_return[31]_i_5__10_n_0 ;
  wire \ap_return[31]_i_6__10_n_0 ;
  wire \ap_return[31]_i_7__10_n_0 ;
  wire \ap_return[31]_i_8__10_n_0 ;
  wire \ap_return[31]_i_9__10_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__10_n_0 ;
  wire \ap_return_reg[31]_i_12__10_n_1 ;
  wire \ap_return_reg[31]_i_12__10_n_2 ;
  wire \ap_return_reg[31]_i_12__10_n_3 ;
  wire \ap_return_reg[31]_i_2__10_n_0 ;
  wire \ap_return_reg[31]_i_2__10_n_1 ;
  wire \ap_return_reg[31]_i_2__10_n_2 ;
  wire \ap_return_reg[31]_i_2__10_n_3 ;
  wire \ap_return_reg[31]_i_3__10_n_0 ;
  wire \ap_return_reg[31]_i_3__10_n_1 ;
  wire \ap_return_reg[31]_i_3__10_n_2 ;
  wire \ap_return_reg[31]_i_3__10_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__10_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__10 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[31]_i_2__10_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__10 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__10_n_0 ,\ap_return_reg[31]_i_12__10_n_1 ,\ap_return_reg[31]_i_12__10_n_2 ,\ap_return_reg[31]_i_12__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__10_n_0 ,\ap_return[31]_i_23__10_n_0 ,\ap_return[31]_i_24__10_n_0 ,\ap_return[31]_i_25__10_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__10_n_0 ,\ap_return[31]_i_27__10_n_0 ,\ap_return[31]_i_28__10_n_0 ,\ap_return[31]_i_29__10_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__10 
       (.CI(\ap_return_reg[31]_i_3__10_n_0 ),
        .CO({\ap_return_reg[31]_i_2__10_n_0 ,\ap_return_reg[31]_i_2__10_n_1 ,\ap_return_reg[31]_i_2__10_n_2 ,\ap_return_reg[31]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__10_n_0 ,\ap_return[31]_i_6__10_n_0 ,\ap_return[31]_i_7__10_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__10_n_0 ,\ap_return[31]_i_9__10_n_0 ,\ap_return[31]_i_10__10_n_0 ,\ap_return[31]_i_11__10_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__10 
       (.CI(\ap_return_reg[31]_i_12__10_n_0 ),
        .CO({\ap_return_reg[31]_i_3__10_n_0 ,\ap_return_reg[31]_i_3__10_n_1 ,\ap_return_reg[31]_i_3__10_n_2 ,\ap_return_reg[31]_i_3__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__10_n_0 ,\ap_return[31]_i_14__10_n_0 ,\ap_return[31]_i_15__10_n_0 ,\ap_return[31]_i_16__10_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__10_n_0 ,\ap_return[31]_i_18__10_n_0 ,\ap_return[31]_i_19__10_n_0 ,\ap_return[31]_i_20__10_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_22
   (CO,
    Q,
    DI,
    D,
    p_33_in,
    \ap_return_reg[8] ,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  input [8:0]D;
  input p_33_in;
  input [8:0]\ap_return_reg[8] ;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_30__21_n_0 ;
  wire \ap_return[31]_i_31__21_n_0 ;
  wire \ap_return[31]_i_32__21_n_0 ;
  wire \ap_return[31]_i_33__21_n_0 ;
  wire \ap_return[31]_i_34__21_n_0 ;
  wire \ap_return[31]_i_35__21_n_0 ;
  wire \ap_return[31]_i_36__21_n_0 ;
  wire \ap_return[31]_i_37__21_n_0 ;
  wire \ap_return_reg[31]_i_21__21_n_1 ;
  wire \ap_return_reg[31]_i_21__21_n_2 ;
  wire \ap_return_reg[31]_i_21__21_n_3 ;
  wire [8:0]\ap_return_reg[8] ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__21_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__21 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__21 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__21 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__21 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__21 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(Q[7]),
        .I3(D[7]),
        .O(\ap_return[31]_i_34__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__21 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(Q[5]),
        .I3(D[5]),
        .O(\ap_return[31]_i_35__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__21 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(Q[3]),
        .I3(D[3]),
        .O(\ap_return[31]_i_36__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__21 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(\ap_return[31]_i_37__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__21 
       (.I0(Q[8]),
        .I1(D[8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__21 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__21_n_1 ,\ap_return_reg[31]_i_21__21_n_2 ,\ap_return_reg[31]_i_21__21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__21_n_0 ,\ap_return[31]_i_31__21_n_0 ,\ap_return[31]_i_32__21_n_0 ,\ap_return[31]_i_33__21_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__21_n_0 ,\ap_return[31]_i_35__21_n_0 ,\ap_return[31]_i_36__21_n_0 ,\ap_return[31]_i_37__21_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[8] [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_23
   (Q,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    \ap_return_reg[31]_1 ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[31]_1 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__9_n_0 ;
  wire \ap_return[31]_i_11__9_n_0 ;
  wire \ap_return[31]_i_13__9_n_0 ;
  wire \ap_return[31]_i_14__9_n_0 ;
  wire \ap_return[31]_i_15__9_n_0 ;
  wire \ap_return[31]_i_16__9_n_0 ;
  wire \ap_return[31]_i_17__9_n_0 ;
  wire \ap_return[31]_i_18__9_n_0 ;
  wire \ap_return[31]_i_19__9_n_0 ;
  wire \ap_return[31]_i_20__9_n_0 ;
  wire \ap_return[31]_i_22__9_n_0 ;
  wire \ap_return[31]_i_23__9_n_0 ;
  wire \ap_return[31]_i_24__9_n_0 ;
  wire \ap_return[31]_i_25__9_n_0 ;
  wire \ap_return[31]_i_26__9_n_0 ;
  wire \ap_return[31]_i_27__9_n_0 ;
  wire \ap_return[31]_i_28__9_n_0 ;
  wire \ap_return[31]_i_29__9_n_0 ;
  wire \ap_return[31]_i_5__9_n_0 ;
  wire \ap_return[31]_i_6__9_n_0 ;
  wire \ap_return[31]_i_7__9_n_0 ;
  wire \ap_return[31]_i_8__9_n_0 ;
  wire \ap_return[31]_i_9__9_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__9_n_0 ;
  wire \ap_return_reg[31]_i_12__9_n_1 ;
  wire \ap_return_reg[31]_i_12__9_n_2 ;
  wire \ap_return_reg[31]_i_12__9_n_3 ;
  wire \ap_return_reg[31]_i_2__9_n_0 ;
  wire \ap_return_reg[31]_i_2__9_n_1 ;
  wire \ap_return_reg[31]_i_2__9_n_2 ;
  wire \ap_return_reg[31]_i_2__9_n_3 ;
  wire \ap_return_reg[31]_i_3__9_n_0 ;
  wire \ap_return_reg[31]_i_3__9_n_1 ;
  wire \ap_return_reg[31]_i_3__9_n_2 ;
  wire \ap_return_reg[31]_i_3__9_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__9 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__25 
       (.I0(\ap_return_reg[31]_1 [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[31]_i_2__9_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__9 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__9_n_0 ,\ap_return_reg[31]_i_12__9_n_1 ,\ap_return_reg[31]_i_12__9_n_2 ,\ap_return_reg[31]_i_12__9_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__9_n_0 ,\ap_return[31]_i_23__9_n_0 ,\ap_return[31]_i_24__9_n_0 ,\ap_return[31]_i_25__9_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__9_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__9_n_0 ,\ap_return[31]_i_27__9_n_0 ,\ap_return[31]_i_28__9_n_0 ,\ap_return[31]_i_29__9_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__9 
       (.CI(\ap_return_reg[31]_i_3__9_n_0 ),
        .CO({\ap_return_reg[31]_i_2__9_n_0 ,\ap_return_reg[31]_i_2__9_n_1 ,\ap_return_reg[31]_i_2__9_n_2 ,\ap_return_reg[31]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__9_n_0 ,\ap_return[31]_i_6__9_n_0 ,\ap_return[31]_i_7__9_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__9_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__9_n_0 ,\ap_return[31]_i_9__9_n_0 ,\ap_return[31]_i_10__9_n_0 ,\ap_return[31]_i_11__9_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__9 
       (.CI(\ap_return_reg[31]_i_12__9_n_0 ),
        .CO({\ap_return_reg[31]_i_3__9_n_0 ,\ap_return_reg[31]_i_3__9_n_1 ,\ap_return_reg[31]_i_3__9_n_2 ,\ap_return_reg[31]_i_3__9_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__9_n_0 ,\ap_return[31]_i_14__9_n_0 ,\ap_return[31]_i_15__9_n_0 ,\ap_return[31]_i_16__9_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__9_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__9_n_0 ,\ap_return[31]_i_18__9_n_0 ,\ap_return[31]_i_19__9_n_0 ,\ap_return[31]_i_20__9_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_24
   (Q,
    \tmp_93_9_i_i_reg_5985_reg[31] ,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    \ap_return_reg[31]_1 ,
    \flag_d_min4_5_reg_5961_reg[31] ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]Q;
  output [8:0]\tmp_93_9_i_i_reg_5985_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[31]_1 ;
  input [8:0]\flag_d_min4_5_reg_5961_reg[31] ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__20_n_0 ;
  wire \ap_return[31]_i_11__20_n_0 ;
  wire \ap_return[31]_i_13__20_n_0 ;
  wire \ap_return[31]_i_14__20_n_0 ;
  wire \ap_return[31]_i_15__20_n_0 ;
  wire \ap_return[31]_i_16__20_n_0 ;
  wire \ap_return[31]_i_17__20_n_0 ;
  wire \ap_return[31]_i_18__20_n_0 ;
  wire \ap_return[31]_i_19__20_n_0 ;
  wire \ap_return[31]_i_20__20_n_0 ;
  wire \ap_return[31]_i_22__20_n_0 ;
  wire \ap_return[31]_i_23__20_n_0 ;
  wire \ap_return[31]_i_24__20_n_0 ;
  wire \ap_return[31]_i_25__20_n_0 ;
  wire \ap_return[31]_i_26__20_n_0 ;
  wire \ap_return[31]_i_27__20_n_0 ;
  wire \ap_return[31]_i_28__20_n_0 ;
  wire \ap_return[31]_i_29__20_n_0 ;
  wire \ap_return[31]_i_30__20_n_0 ;
  wire \ap_return[31]_i_31__20_n_0 ;
  wire \ap_return[31]_i_32__20_n_0 ;
  wire \ap_return[31]_i_33__20_n_0 ;
  wire \ap_return[31]_i_34__20_n_0 ;
  wire \ap_return[31]_i_35__20_n_0 ;
  wire \ap_return[31]_i_36__20_n_0 ;
  wire \ap_return[31]_i_37__20_n_0 ;
  wire \ap_return[31]_i_4__20_n_0 ;
  wire \ap_return[31]_i_5__20_n_0 ;
  wire \ap_return[31]_i_6__20_n_0 ;
  wire \ap_return[31]_i_7__20_n_0 ;
  wire \ap_return[31]_i_8__20_n_0 ;
  wire \ap_return[31]_i_9__20_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__20_n_0 ;
  wire \ap_return_reg[31]_i_12__20_n_1 ;
  wire \ap_return_reg[31]_i_12__20_n_2 ;
  wire \ap_return_reg[31]_i_12__20_n_3 ;
  wire \ap_return_reg[31]_i_21__20_n_0 ;
  wire \ap_return_reg[31]_i_21__20_n_1 ;
  wire \ap_return_reg[31]_i_21__20_n_2 ;
  wire \ap_return_reg[31]_i_21__20_n_3 ;
  wire \ap_return_reg[31]_i_2__20_n_0 ;
  wire \ap_return_reg[31]_i_2__20_n_1 ;
  wire \ap_return_reg[31]_i_2__20_n_2 ;
  wire \ap_return_reg[31]_i_2__20_n_3 ;
  wire \ap_return_reg[31]_i_3__20_n_0 ;
  wire \ap_return_reg[31]_i_3__20_n_1 ;
  wire \ap_return_reg[31]_i_3__20_n_2 ;
  wire \ap_return_reg[31]_i_3__20_n_3 ;
  wire [8:0]\flag_d_min4_5_reg_5961_reg[31] ;
  wire p_33_in;
  wire \tmp_93_9_i_i_reg_5985[31]_i_10_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_11_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_13_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_14_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_15_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_16_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_17_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_18_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_19_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_20_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_22_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_23_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_24_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_25_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_26_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_27_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_28_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_29_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_5_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_6_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_7_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_8_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_9_n_0 ;
  wire [8:0]\tmp_93_9_i_i_reg_5985_reg[31] ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_0 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_1 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_2 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_3 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_1 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_2 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_3 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_0 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_1 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_2 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__20_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__20 
       (.I0(Q[6]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [6]),
        .I2(\flag_d_min4_5_reg_5961_reg[31] [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__20 
       (.I0(Q[4]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [4]),
        .I2(\flag_d_min4_5_reg_5961_reg[31] [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__20 
       (.I0(Q[2]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [2]),
        .I2(\flag_d_min4_5_reg_5961_reg[31] [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__20 
       (.I0(Q[0]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [0]),
        .I2(\flag_d_min4_5_reg_5961_reg[31] [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__20 
       (.I0(Q[6]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [6]),
        .I2(Q[7]),
        .I3(\flag_d_min4_5_reg_5961_reg[31] [7]),
        .O(\ap_return[31]_i_34__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__20 
       (.I0(Q[4]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [4]),
        .I2(Q[5]),
        .I3(\flag_d_min4_5_reg_5961_reg[31] [5]),
        .O(\ap_return[31]_i_35__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__20 
       (.I0(Q[2]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [2]),
        .I2(Q[3]),
        .I3(\flag_d_min4_5_reg_5961_reg[31] [3]),
        .O(\ap_return[31]_i_36__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__20 
       (.I0(Q[0]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [0]),
        .I2(Q[1]),
        .I3(\flag_d_min4_5_reg_5961_reg[31] [1]),
        .O(\ap_return[31]_i_37__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__20 
       (.I0(Q[8]),
        .I1(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .O(\ap_return[31]_i_4__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__20 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__36 
       (.I0(\flag_d_min4_5_reg_5961_reg[31] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[31]_i_2__20_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__20 
       (.CI(\ap_return_reg[31]_i_21__20_n_0 ),
        .CO({\ap_return_reg[31]_i_12__20_n_0 ,\ap_return_reg[31]_i_12__20_n_1 ,\ap_return_reg[31]_i_12__20_n_2 ,\ap_return_reg[31]_i_12__20_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__20_n_0 ,\ap_return[31]_i_23__20_n_0 ,\ap_return[31]_i_24__20_n_0 ,\ap_return[31]_i_25__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__20_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__20_n_0 ,\ap_return[31]_i_27__20_n_0 ,\ap_return[31]_i_28__20_n_0 ,\ap_return[31]_i_29__20_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__20 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__20_n_0 ,\ap_return_reg[31]_i_21__20_n_1 ,\ap_return_reg[31]_i_21__20_n_2 ,\ap_return_reg[31]_i_21__20_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__20_n_0 ,\ap_return[31]_i_31__20_n_0 ,\ap_return[31]_i_32__20_n_0 ,\ap_return[31]_i_33__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__20_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__20_n_0 ,\ap_return[31]_i_35__20_n_0 ,\ap_return[31]_i_36__20_n_0 ,\ap_return[31]_i_37__20_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__20 
       (.CI(\ap_return_reg[31]_i_3__20_n_0 ),
        .CO({\ap_return_reg[31]_i_2__20_n_0 ,\ap_return_reg[31]_i_2__20_n_1 ,\ap_return_reg[31]_i_2__20_n_2 ,\ap_return_reg[31]_i_2__20_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__20_n_0 ,\ap_return[31]_i_5__20_n_0 ,\ap_return[31]_i_6__20_n_0 ,\ap_return[31]_i_7__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__20_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__20_n_0 ,\ap_return[31]_i_9__20_n_0 ,\ap_return[31]_i_10__20_n_0 ,\ap_return[31]_i_11__20_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__20 
       (.CI(\ap_return_reg[31]_i_12__20_n_0 ),
        .CO({\ap_return_reg[31]_i_3__20_n_0 ,\ap_return_reg[31]_i_3__20_n_1 ,\ap_return_reg[31]_i_3__20_n_2 ,\ap_return_reg[31]_i_3__20_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__20_n_0 ,\ap_return[31]_i_14__20_n_0 ,\ap_return[31]_i_15__20_n_0 ,\ap_return[31]_i_16__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__20_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__20_n_0 ,\ap_return[31]_i_18__20_n_0 ,\ap_return[31]_i_19__20_n_0 ,\ap_return[31]_i_20__20_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[0]_i_1 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[1]_i_1 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[2]_i_1 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[31]_i_1 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_11 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_13 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_14 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_18 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_23 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_24 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_25 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_26 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_27 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_28 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_29 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_5 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_6 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_7 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_8 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_9_i_i_reg_5985[31]_i_9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[3]_i_1 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[4]_i_1 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[5]_i_1 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[6]_i_1 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_9_i_i_reg_5985[7]_i_1 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ),
        .O(\tmp_93_9_i_i_reg_5985_reg[31] [7]));
  CARRY4 \tmp_93_9_i_i_reg_5985_reg[31]_i_12 
       (.CI(CO),
        .CO({\tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_0 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_1 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_2 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_9_i_i_reg_5985[31]_i_22_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_23_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_24_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_25_n_0 }),
        .O(\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_93_9_i_i_reg_5985[31]_i_26_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_27_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_28_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_29_n_0 }));
  CARRY4 \tmp_93_9_i_i_reg_5985_reg[31]_i_2 
       (.CI(\tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_0 ),
        .CO({\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_0 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_1 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_2 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_93_9_i_i_reg_5985[31]_i_5_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_6_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_7_n_0 }),
        .O(\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_93_9_i_i_reg_5985[31]_i_8_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_9_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_10_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_11_n_0 }));
  CARRY4 \tmp_93_9_i_i_reg_5985_reg[31]_i_3 
       (.CI(\tmp_93_9_i_i_reg_5985_reg[31]_i_12_n_0 ),
        .CO({\tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_0 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_1 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_2 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_9_i_i_reg_5985[31]_i_13_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_14_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_15_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_16_n_0 }),
        .O(\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_93_9_i_i_reg_5985[31]_i_17_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_18_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_19_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_25
   (CO,
    Q,
    DI,
    \ap_return_reg[31]_0 ,
    \flag_d_max4_5_reg_5967_reg[31] ,
    \ap_return_reg[31]_1 ,
    p_33_in,
    D,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\flag_d_max4_5_reg_5967_reg[31] ;
  input [8:0]\ap_return_reg[31]_1 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__8_n_0 ;
  wire \ap_return[31]_i_11__8_n_0 ;
  wire \ap_return[31]_i_13__8_n_0 ;
  wire \ap_return[31]_i_14__8_n_0 ;
  wire \ap_return[31]_i_15__8_n_0 ;
  wire \ap_return[31]_i_16__8_n_0 ;
  wire \ap_return[31]_i_17__8_n_0 ;
  wire \ap_return[31]_i_18__8_n_0 ;
  wire \ap_return[31]_i_19__8_n_0 ;
  wire \ap_return[31]_i_20__8_n_0 ;
  wire \ap_return[31]_i_22__8_n_0 ;
  wire \ap_return[31]_i_23__8_n_0 ;
  wire \ap_return[31]_i_24__8_n_0 ;
  wire \ap_return[31]_i_25__8_n_0 ;
  wire \ap_return[31]_i_26__8_n_0 ;
  wire \ap_return[31]_i_27__8_n_0 ;
  wire \ap_return[31]_i_28__8_n_0 ;
  wire \ap_return[31]_i_29__8_n_0 ;
  wire \ap_return[31]_i_30__8_n_0 ;
  wire \ap_return[31]_i_31__8_n_0 ;
  wire \ap_return[31]_i_32__8_n_0 ;
  wire \ap_return[31]_i_33__8_n_0 ;
  wire \ap_return[31]_i_34__8_n_0 ;
  wire \ap_return[31]_i_35__8_n_0 ;
  wire \ap_return[31]_i_36__8_n_0 ;
  wire \ap_return[31]_i_37__8_n_0 ;
  wire \ap_return[31]_i_4__8_n_0 ;
  wire \ap_return[31]_i_5__8_n_0 ;
  wire \ap_return[31]_i_6__8_n_0 ;
  wire \ap_return[31]_i_7__8_n_0 ;
  wire \ap_return[31]_i_8__8_n_0 ;
  wire \ap_return[31]_i_9__8_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__8_n_0 ;
  wire \ap_return_reg[31]_i_12__8_n_1 ;
  wire \ap_return_reg[31]_i_12__8_n_2 ;
  wire \ap_return_reg[31]_i_12__8_n_3 ;
  wire \ap_return_reg[31]_i_21__8_n_0 ;
  wire \ap_return_reg[31]_i_21__8_n_1 ;
  wire \ap_return_reg[31]_i_21__8_n_2 ;
  wire \ap_return_reg[31]_i_21__8_n_3 ;
  wire \ap_return_reg[31]_i_2__8_n_0 ;
  wire \ap_return_reg[31]_i_2__8_n_1 ;
  wire \ap_return_reg[31]_i_2__8_n_2 ;
  wire \ap_return_reg[31]_i_2__8_n_3 ;
  wire \ap_return_reg[31]_i_3__8_n_0 ;
  wire \ap_return_reg[31]_i_3__8_n_1 ;
  wire \ap_return_reg[31]_i_3__8_n_2 ;
  wire \ap_return_reg[31]_i_3__8_n_3 ;
  wire [8:0]\flag_d_max4_5_reg_5967_reg[31] ;
  wire p_33_in;
  wire \tmp_108_9_i_i_reg_5990[31]_i_30_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_31_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_32_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_33_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_34_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_35_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_36_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_37_n_0 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_21_n_1 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_21_n_2 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__8_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_21_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_10__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_11__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_13__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_14__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_15__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_16__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_17__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_18__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_19__8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_20__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_22__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_23__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_24__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_25__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_26__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_27__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_28__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_29__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\flag_d_max4_5_reg_5967_reg[31] [7]),
        .O(\ap_return[31]_i_30__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\flag_d_max4_5_reg_5967_reg[31] [5]),
        .O(\ap_return[31]_i_31__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\flag_d_max4_5_reg_5967_reg[31] [3]),
        .O(\ap_return[31]_i_32__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\flag_d_max4_5_reg_5967_reg[31] [1]),
        .O(\ap_return[31]_i_33__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [6]),
        .I1(Q[6]),
        .I2(\flag_d_max4_5_reg_5967_reg[31] [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [4]),
        .I1(Q[4]),
        .I2(\flag_d_max4_5_reg_5967_reg[31] [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [2]),
        .I1(Q[2]),
        .I2(\flag_d_max4_5_reg_5967_reg[31] [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [0]),
        .I1(Q[0]),
        .I2(\flag_d_max4_5_reg_5967_reg[31] [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__8 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_5__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_6__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_7__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_8__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__8 
       (.I0(Q[8]),
        .I1(\flag_d_max4_5_reg_5967_reg[31] [8]),
        .O(\ap_return[31]_i_9__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__18 
       (.I0(\flag_d_max4_5_reg_5967_reg[31] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[31]_i_2__8_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__8 
       (.CI(\ap_return_reg[31]_i_21__8_n_0 ),
        .CO({\ap_return_reg[31]_i_12__8_n_0 ,\ap_return_reg[31]_i_12__8_n_1 ,\ap_return_reg[31]_i_12__8_n_2 ,\ap_return_reg[31]_i_12__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__8_n_0 ,\ap_return[31]_i_23__8_n_0 ,\ap_return[31]_i_24__8_n_0 ,\ap_return[31]_i_25__8_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__8_n_0 ,\ap_return[31]_i_27__8_n_0 ,\ap_return[31]_i_28__8_n_0 ,\ap_return[31]_i_29__8_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__8 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__8_n_0 ,\ap_return_reg[31]_i_21__8_n_1 ,\ap_return_reg[31]_i_21__8_n_2 ,\ap_return_reg[31]_i_21__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__8_n_0 ,\ap_return[31]_i_31__8_n_0 ,\ap_return[31]_i_32__8_n_0 ,\ap_return[31]_i_33__8_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__8_n_0 ,\ap_return[31]_i_35__8_n_0 ,\ap_return[31]_i_36__8_n_0 ,\ap_return[31]_i_37__8_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__8 
       (.CI(\ap_return_reg[31]_i_3__8_n_0 ),
        .CO({\ap_return_reg[31]_i_2__8_n_0 ,\ap_return_reg[31]_i_2__8_n_1 ,\ap_return_reg[31]_i_2__8_n_2 ,\ap_return_reg[31]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__8_n_0 ,\ap_return[31]_i_5__8_n_0 ,\ap_return[31]_i_6__8_n_0 ,\ap_return[31]_i_7__8_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__8_n_0 ,\ap_return[31]_i_9__8_n_0 ,\ap_return[31]_i_10__8_n_0 ,\ap_return[31]_i_11__8_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__8 
       (.CI(\ap_return_reg[31]_i_12__8_n_0 ),
        .CO({\ap_return_reg[31]_i_3__8_n_0 ,\ap_return_reg[31]_i_3__8_n_1 ,\ap_return_reg[31]_i_3__8_n_2 ,\ap_return_reg[31]_i_3__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__8_n_0 ,\ap_return[31]_i_14__8_n_0 ,\ap_return[31]_i_15__8_n_0 ,\ap_return[31]_i_16__8_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__8_n_0 ,\ap_return[31]_i_18__8_n_0 ,\ap_return[31]_i_19__8_n_0 ,\ap_return[31]_i_20__8_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_9_i_i_reg_5990[31]_i_30 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\ap_return_reg[31]_1 [7]),
        .I3(Q[7]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_9_i_i_reg_5990[31]_i_31 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\ap_return_reg[31]_1 [5]),
        .I3(Q[5]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_9_i_i_reg_5990[31]_i_32 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\ap_return_reg[31]_1 [3]),
        .I3(Q[3]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_9_i_i_reg_5990[31]_i_33 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\ap_return_reg[31]_1 [1]),
        .I3(Q[1]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_9_i_i_reg_5990[31]_i_34 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_1 [7]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_9_i_i_reg_5990[31]_i_35 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_1 [5]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_9_i_i_reg_5990[31]_i_36 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_1 [3]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_9_i_i_reg_5990[31]_i_37 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_1 [1]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_4 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(DI));
  CARRY4 \tmp_108_9_i_i_reg_5990_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\tmp_108_9_i_i_reg_5990_reg[31]_i_21_n_1 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_21_n_2 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_9_i_i_reg_5990[31]_i_30_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_31_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_32_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_33_n_0 }),
        .O(\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_108_9_i_i_reg_5990[31]_i_34_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_35_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_36_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_26
   (Q,
    \tmp_93_i_i_reg_5995_reg[31] ,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    \ap_return_reg[31]_1 ,
    \flag_d_min4_7_reg_5973_reg[31] ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]Q;
  output [8:0]\tmp_93_i_i_reg_5995_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[31]_1 ;
  input [8:0]\flag_d_min4_7_reg_5973_reg[31] ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__19_n_0 ;
  wire \ap_return[31]_i_11__19_n_0 ;
  wire \ap_return[31]_i_13__19_n_0 ;
  wire \ap_return[31]_i_14__19_n_0 ;
  wire \ap_return[31]_i_15__19_n_0 ;
  wire \ap_return[31]_i_16__19_n_0 ;
  wire \ap_return[31]_i_17__19_n_0 ;
  wire \ap_return[31]_i_18__19_n_0 ;
  wire \ap_return[31]_i_19__19_n_0 ;
  wire \ap_return[31]_i_20__19_n_0 ;
  wire \ap_return[31]_i_22__19_n_0 ;
  wire \ap_return[31]_i_23__19_n_0 ;
  wire \ap_return[31]_i_24__19_n_0 ;
  wire \ap_return[31]_i_25__19_n_0 ;
  wire \ap_return[31]_i_26__19_n_0 ;
  wire \ap_return[31]_i_27__19_n_0 ;
  wire \ap_return[31]_i_28__19_n_0 ;
  wire \ap_return[31]_i_29__19_n_0 ;
  wire \ap_return[31]_i_30__19_n_0 ;
  wire \ap_return[31]_i_31__19_n_0 ;
  wire \ap_return[31]_i_32__19_n_0 ;
  wire \ap_return[31]_i_33__19_n_0 ;
  wire \ap_return[31]_i_34__19_n_0 ;
  wire \ap_return[31]_i_35__19_n_0 ;
  wire \ap_return[31]_i_36__19_n_0 ;
  wire \ap_return[31]_i_37__19_n_0 ;
  wire \ap_return[31]_i_4__19_n_0 ;
  wire \ap_return[31]_i_5__19_n_0 ;
  wire \ap_return[31]_i_6__19_n_0 ;
  wire \ap_return[31]_i_7__19_n_0 ;
  wire \ap_return[31]_i_8__19_n_0 ;
  wire \ap_return[31]_i_9__19_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__19_n_0 ;
  wire \ap_return_reg[31]_i_12__19_n_1 ;
  wire \ap_return_reg[31]_i_12__19_n_2 ;
  wire \ap_return_reg[31]_i_12__19_n_3 ;
  wire \ap_return_reg[31]_i_21__19_n_0 ;
  wire \ap_return_reg[31]_i_21__19_n_1 ;
  wire \ap_return_reg[31]_i_21__19_n_2 ;
  wire \ap_return_reg[31]_i_21__19_n_3 ;
  wire \ap_return_reg[31]_i_2__19_n_0 ;
  wire \ap_return_reg[31]_i_2__19_n_1 ;
  wire \ap_return_reg[31]_i_2__19_n_2 ;
  wire \ap_return_reg[31]_i_2__19_n_3 ;
  wire \ap_return_reg[31]_i_3__19_n_0 ;
  wire \ap_return_reg[31]_i_3__19_n_1 ;
  wire \ap_return_reg[31]_i_3__19_n_2 ;
  wire \ap_return_reg[31]_i_3__19_n_3 ;
  wire [8:0]\flag_d_min4_7_reg_5973_reg[31] ;
  wire p_33_in;
  wire \tmp_93_i_i_reg_5995[31]_i_10_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_11_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_13_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_14_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_15_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_16_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_17_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_18_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_19_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_20_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_22_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_23_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_24_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_25_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_26_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_27_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_28_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_29_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_5_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_6_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_7_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_8_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_9_n_0 ;
  wire [8:0]\tmp_93_i_i_reg_5995_reg[31] ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_12_n_0 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_12_n_1 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_12_n_2 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_12_n_3 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_2_n_1 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_2_n_2 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_2_n_3 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_3_n_0 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_3_n_1 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_3_n_2 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__19_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_i_i_reg_5995_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_i_i_reg_5995_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_i_i_reg_5995_reg[31]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__19 
       (.I0(Q[6]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [6]),
        .I2(\flag_d_min4_7_reg_5973_reg[31] [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__19 
       (.I0(Q[4]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [4]),
        .I2(\flag_d_min4_7_reg_5973_reg[31] [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__19 
       (.I0(Q[2]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [2]),
        .I2(\flag_d_min4_7_reg_5973_reg[31] [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__19 
       (.I0(Q[0]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [0]),
        .I2(\flag_d_min4_7_reg_5973_reg[31] [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__19 
       (.I0(Q[6]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [6]),
        .I2(Q[7]),
        .I3(\flag_d_min4_7_reg_5973_reg[31] [7]),
        .O(\ap_return[31]_i_34__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__19 
       (.I0(Q[4]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [4]),
        .I2(Q[5]),
        .I3(\flag_d_min4_7_reg_5973_reg[31] [5]),
        .O(\ap_return[31]_i_35__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__19 
       (.I0(Q[2]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [2]),
        .I2(Q[3]),
        .I3(\flag_d_min4_7_reg_5973_reg[31] [3]),
        .O(\ap_return[31]_i_36__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__19 
       (.I0(Q[0]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [0]),
        .I2(Q[1]),
        .I3(\flag_d_min4_7_reg_5973_reg[31] [1]),
        .O(\ap_return[31]_i_37__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__19 
       (.I0(Q[8]),
        .I1(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .O(\ap_return[31]_i_4__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__19 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__35 
       (.I0(\flag_d_min4_7_reg_5973_reg[31] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[31]_i_2__19_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__19 
       (.CI(\ap_return_reg[31]_i_21__19_n_0 ),
        .CO({\ap_return_reg[31]_i_12__19_n_0 ,\ap_return_reg[31]_i_12__19_n_1 ,\ap_return_reg[31]_i_12__19_n_2 ,\ap_return_reg[31]_i_12__19_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__19_n_0 ,\ap_return[31]_i_23__19_n_0 ,\ap_return[31]_i_24__19_n_0 ,\ap_return[31]_i_25__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__19_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__19_n_0 ,\ap_return[31]_i_27__19_n_0 ,\ap_return[31]_i_28__19_n_0 ,\ap_return[31]_i_29__19_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__19 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__19_n_0 ,\ap_return_reg[31]_i_21__19_n_1 ,\ap_return_reg[31]_i_21__19_n_2 ,\ap_return_reg[31]_i_21__19_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__19_n_0 ,\ap_return[31]_i_31__19_n_0 ,\ap_return[31]_i_32__19_n_0 ,\ap_return[31]_i_33__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__19_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__19_n_0 ,\ap_return[31]_i_35__19_n_0 ,\ap_return[31]_i_36__19_n_0 ,\ap_return[31]_i_37__19_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__19 
       (.CI(\ap_return_reg[31]_i_3__19_n_0 ),
        .CO({\ap_return_reg[31]_i_2__19_n_0 ,\ap_return_reg[31]_i_2__19_n_1 ,\ap_return_reg[31]_i_2__19_n_2 ,\ap_return_reg[31]_i_2__19_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__19_n_0 ,\ap_return[31]_i_5__19_n_0 ,\ap_return[31]_i_6__19_n_0 ,\ap_return[31]_i_7__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__19_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__19_n_0 ,\ap_return[31]_i_9__19_n_0 ,\ap_return[31]_i_10__19_n_0 ,\ap_return[31]_i_11__19_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__19 
       (.CI(\ap_return_reg[31]_i_12__19_n_0 ),
        .CO({\ap_return_reg[31]_i_3__19_n_0 ,\ap_return_reg[31]_i_3__19_n_1 ,\ap_return_reg[31]_i_3__19_n_2 ,\ap_return_reg[31]_i_3__19_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__19_n_0 ,\ap_return[31]_i_14__19_n_0 ,\ap_return[31]_i_15__19_n_0 ,\ap_return[31]_i_16__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__19_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__19_n_0 ,\ap_return[31]_i_18__19_n_0 ,\ap_return[31]_i_19__19_n_0 ,\ap_return[31]_i_20__19_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[0]_i_1 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[1]_i_1 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[2]_i_1 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[31]_i_1 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_10 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_11 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_13 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_14 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_18 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_22 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_23 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_24 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_25 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_26 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_27 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_28 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_29 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_5 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_6 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_7 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_8 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_i_i_reg_5995[31]_i_9 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\tmp_93_i_i_reg_5995[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[3]_i_1 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[4]_i_1 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[5]_i_1 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[6]_i_1 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_i_i_reg_5995[7]_i_1 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ),
        .O(\tmp_93_i_i_reg_5995_reg[31] [7]));
  CARRY4 \tmp_93_i_i_reg_5995_reg[31]_i_12 
       (.CI(CO),
        .CO({\tmp_93_i_i_reg_5995_reg[31]_i_12_n_0 ,\tmp_93_i_i_reg_5995_reg[31]_i_12_n_1 ,\tmp_93_i_i_reg_5995_reg[31]_i_12_n_2 ,\tmp_93_i_i_reg_5995_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_i_i_reg_5995[31]_i_22_n_0 ,\tmp_93_i_i_reg_5995[31]_i_23_n_0 ,\tmp_93_i_i_reg_5995[31]_i_24_n_0 ,\tmp_93_i_i_reg_5995[31]_i_25_n_0 }),
        .O(\NLW_tmp_93_i_i_reg_5995_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_93_i_i_reg_5995[31]_i_26_n_0 ,\tmp_93_i_i_reg_5995[31]_i_27_n_0 ,\tmp_93_i_i_reg_5995[31]_i_28_n_0 ,\tmp_93_i_i_reg_5995[31]_i_29_n_0 }));
  CARRY4 \tmp_93_i_i_reg_5995_reg[31]_i_2 
       (.CI(\tmp_93_i_i_reg_5995_reg[31]_i_3_n_0 ),
        .CO({\tmp_93_i_i_reg_5995_reg[31]_i_2_n_0 ,\tmp_93_i_i_reg_5995_reg[31]_i_2_n_1 ,\tmp_93_i_i_reg_5995_reg[31]_i_2_n_2 ,\tmp_93_i_i_reg_5995_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_93_i_i_reg_5995[31]_i_5_n_0 ,\tmp_93_i_i_reg_5995[31]_i_6_n_0 ,\tmp_93_i_i_reg_5995[31]_i_7_n_0 }),
        .O(\NLW_tmp_93_i_i_reg_5995_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_93_i_i_reg_5995[31]_i_8_n_0 ,\tmp_93_i_i_reg_5995[31]_i_9_n_0 ,\tmp_93_i_i_reg_5995[31]_i_10_n_0 ,\tmp_93_i_i_reg_5995[31]_i_11_n_0 }));
  CARRY4 \tmp_93_i_i_reg_5995_reg[31]_i_3 
       (.CI(\tmp_93_i_i_reg_5995_reg[31]_i_12_n_0 ),
        .CO({\tmp_93_i_i_reg_5995_reg[31]_i_3_n_0 ,\tmp_93_i_i_reg_5995_reg[31]_i_3_n_1 ,\tmp_93_i_i_reg_5995_reg[31]_i_3_n_2 ,\tmp_93_i_i_reg_5995_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_i_i_reg_5995[31]_i_13_n_0 ,\tmp_93_i_i_reg_5995[31]_i_14_n_0 ,\tmp_93_i_i_reg_5995[31]_i_15_n_0 ,\tmp_93_i_i_reg_5995[31]_i_16_n_0 }),
        .O(\NLW_tmp_93_i_i_reg_5995_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_93_i_i_reg_5995[31]_i_17_n_0 ,\tmp_93_i_i_reg_5995[31]_i_18_n_0 ,\tmp_93_i_i_reg_5995[31]_i_19_n_0 ,\tmp_93_i_i_reg_5995[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_27
   (CO,
    Q,
    DI,
    \ap_return_reg[31]_0 ,
    \flag_d_max4_7_reg_5979_reg[31] ,
    \ap_return_reg[31]_1 ,
    p_33_in,
    D,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\flag_d_max4_7_reg_5979_reg[31] ;
  input [8:0]\ap_return_reg[31]_1 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire \ap_return[31]_i_10__7_n_0 ;
  wire \ap_return[31]_i_11__7_n_0 ;
  wire \ap_return[31]_i_13__7_n_0 ;
  wire \ap_return[31]_i_14__7_n_0 ;
  wire \ap_return[31]_i_15__7_n_0 ;
  wire \ap_return[31]_i_16__7_n_0 ;
  wire \ap_return[31]_i_17__7_n_0 ;
  wire \ap_return[31]_i_18__7_n_0 ;
  wire \ap_return[31]_i_19__7_n_0 ;
  wire \ap_return[31]_i_20__7_n_0 ;
  wire \ap_return[31]_i_22__7_n_0 ;
  wire \ap_return[31]_i_23__7_n_0 ;
  wire \ap_return[31]_i_24__7_n_0 ;
  wire \ap_return[31]_i_25__7_n_0 ;
  wire \ap_return[31]_i_26__7_n_0 ;
  wire \ap_return[31]_i_27__7_n_0 ;
  wire \ap_return[31]_i_28__7_n_0 ;
  wire \ap_return[31]_i_29__7_n_0 ;
  wire \ap_return[31]_i_30__7_n_0 ;
  wire \ap_return[31]_i_31__7_n_0 ;
  wire \ap_return[31]_i_32__7_n_0 ;
  wire \ap_return[31]_i_33__7_n_0 ;
  wire \ap_return[31]_i_34__7_n_0 ;
  wire \ap_return[31]_i_35__7_n_0 ;
  wire \ap_return[31]_i_36__7_n_0 ;
  wire \ap_return[31]_i_37__7_n_0 ;
  wire \ap_return[31]_i_4__7_n_0 ;
  wire \ap_return[31]_i_5__7_n_0 ;
  wire \ap_return[31]_i_6__7_n_0 ;
  wire \ap_return[31]_i_7__7_n_0 ;
  wire \ap_return[31]_i_8__7_n_0 ;
  wire \ap_return[31]_i_9__7_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__7_n_0 ;
  wire \ap_return_reg[31]_i_12__7_n_1 ;
  wire \ap_return_reg[31]_i_12__7_n_2 ;
  wire \ap_return_reg[31]_i_12__7_n_3 ;
  wire \ap_return_reg[31]_i_21__7_n_0 ;
  wire \ap_return_reg[31]_i_21__7_n_1 ;
  wire \ap_return_reg[31]_i_21__7_n_2 ;
  wire \ap_return_reg[31]_i_21__7_n_3 ;
  wire \ap_return_reg[31]_i_2__7_n_0 ;
  wire \ap_return_reg[31]_i_2__7_n_1 ;
  wire \ap_return_reg[31]_i_2__7_n_2 ;
  wire \ap_return_reg[31]_i_2__7_n_3 ;
  wire \ap_return_reg[31]_i_3__7_n_0 ;
  wire \ap_return_reg[31]_i_3__7_n_1 ;
  wire \ap_return_reg[31]_i_3__7_n_2 ;
  wire \ap_return_reg[31]_i_3__7_n_3 ;
  wire [8:0]\flag_d_max4_7_reg_5979_reg[31] ;
  wire p_33_in;
  wire \tmp_108_i_i_reg_6000[31]_i_30_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_31_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_32_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_33_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_34_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_35_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_36_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_37_n_0 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_21_n_1 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_21_n_2 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_i_i_reg_6000_reg[31]_i_21_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_10__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_11__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_13__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_14__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_15__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_16__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_17__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_18__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_19__7_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_20__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_22__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_23__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_24__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_25__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_26__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_27__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_28__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_29__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\flag_d_max4_7_reg_5979_reg[31] [7]),
        .O(\ap_return[31]_i_30__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\flag_d_max4_7_reg_5979_reg[31] [5]),
        .O(\ap_return[31]_i_31__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\flag_d_max4_7_reg_5979_reg[31] [3]),
        .O(\ap_return[31]_i_32__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\flag_d_max4_7_reg_5979_reg[31] [1]),
        .O(\ap_return[31]_i_33__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [6]),
        .I1(Q[6]),
        .I2(\flag_d_max4_7_reg_5979_reg[31] [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [4]),
        .I1(Q[4]),
        .I2(\flag_d_max4_7_reg_5979_reg[31] [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [2]),
        .I1(Q[2]),
        .I2(\flag_d_max4_7_reg_5979_reg[31] [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [0]),
        .I1(Q[0]),
        .I2(\flag_d_max4_7_reg_5979_reg[31] [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__7 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_6__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_7__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_8__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__7 
       (.I0(Q[8]),
        .I1(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .O(\ap_return[31]_i_9__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__15 
       (.I0(\flag_d_max4_7_reg_5979_reg[31] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[31]_i_2__7_n_0 ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__7 
       (.CI(\ap_return_reg[31]_i_21__7_n_0 ),
        .CO({\ap_return_reg[31]_i_12__7_n_0 ,\ap_return_reg[31]_i_12__7_n_1 ,\ap_return_reg[31]_i_12__7_n_2 ,\ap_return_reg[31]_i_12__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__7_n_0 ,\ap_return[31]_i_23__7_n_0 ,\ap_return[31]_i_24__7_n_0 ,\ap_return[31]_i_25__7_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__7_n_0 ,\ap_return[31]_i_27__7_n_0 ,\ap_return[31]_i_28__7_n_0 ,\ap_return[31]_i_29__7_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__7 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__7_n_0 ,\ap_return_reg[31]_i_21__7_n_1 ,\ap_return_reg[31]_i_21__7_n_2 ,\ap_return_reg[31]_i_21__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__7_n_0 ,\ap_return[31]_i_31__7_n_0 ,\ap_return[31]_i_32__7_n_0 ,\ap_return[31]_i_33__7_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__7_n_0 ,\ap_return[31]_i_35__7_n_0 ,\ap_return[31]_i_36__7_n_0 ,\ap_return[31]_i_37__7_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__7 
       (.CI(\ap_return_reg[31]_i_3__7_n_0 ),
        .CO({\ap_return_reg[31]_i_2__7_n_0 ,\ap_return_reg[31]_i_2__7_n_1 ,\ap_return_reg[31]_i_2__7_n_2 ,\ap_return_reg[31]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__7_n_0 ,\ap_return[31]_i_5__7_n_0 ,\ap_return[31]_i_6__7_n_0 ,\ap_return[31]_i_7__7_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__7_n_0 ,\ap_return[31]_i_9__7_n_0 ,\ap_return[31]_i_10__7_n_0 ,\ap_return[31]_i_11__7_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__7 
       (.CI(\ap_return_reg[31]_i_12__7_n_0 ),
        .CO({\ap_return_reg[31]_i_3__7_n_0 ,\ap_return_reg[31]_i_3__7_n_1 ,\ap_return_reg[31]_i_3__7_n_2 ,\ap_return_reg[31]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__7_n_0 ,\ap_return[31]_i_14__7_n_0 ,\ap_return[31]_i_15__7_n_0 ,\ap_return[31]_i_16__7_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__7_n_0 ,\ap_return[31]_i_18__7_n_0 ,\ap_return[31]_i_19__7_n_0 ,\ap_return[31]_i_20__7_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_i_i_reg_6000[31]_i_30 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\ap_return_reg[31]_1 [7]),
        .I3(Q[7]),
        .O(\tmp_108_i_i_reg_6000[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_i_i_reg_6000[31]_i_31 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\ap_return_reg[31]_1 [5]),
        .I3(Q[5]),
        .O(\tmp_108_i_i_reg_6000[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_i_i_reg_6000[31]_i_32 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\ap_return_reg[31]_1 [3]),
        .I3(Q[3]),
        .O(\tmp_108_i_i_reg_6000[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_i_i_reg_6000[31]_i_33 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\ap_return_reg[31]_1 [1]),
        .I3(Q[1]),
        .O(\tmp_108_i_i_reg_6000[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_i_i_reg_6000[31]_i_34 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_1 [7]),
        .O(\tmp_108_i_i_reg_6000[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_i_i_reg_6000[31]_i_35 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_1 [5]),
        .O(\tmp_108_i_i_reg_6000[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_i_i_reg_6000[31]_i_36 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_1 [3]),
        .O(\tmp_108_i_i_reg_6000[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_i_i_reg_6000[31]_i_37 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_1 [1]),
        .O(\tmp_108_i_i_reg_6000[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_4 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(DI));
  CARRY4 \tmp_108_i_i_reg_6000_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\tmp_108_i_i_reg_6000_reg[31]_i_21_n_1 ,\tmp_108_i_i_reg_6000_reg[31]_i_21_n_2 ,\tmp_108_i_i_reg_6000_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_i_i_reg_6000[31]_i_30_n_0 ,\tmp_108_i_i_reg_6000[31]_i_31_n_0 ,\tmp_108_i_i_reg_6000[31]_i_32_n_0 ,\tmp_108_i_i_reg_6000[31]_i_33_n_0 }),
        .O(\NLW_tmp_108_i_i_reg_6000_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_108_i_i_reg_6000[31]_i_34_n_0 ,\tmp_108_i_i_reg_6000[31]_i_35_n_0 ,\tmp_108_i_i_reg_6000[31]_i_36_n_0 ,\tmp_108_i_i_reg_6000[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_28
   (CO,
    Q,
    DI,
    \tmp_93_2_i_i_reg_6005_reg[31] ,
    \flag_d_min4_1_reg_5937_reg[31] ,
    \ap_return_reg[31]_0 ,
    p_33_in,
    D,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  output [8:0]\tmp_93_2_i_i_reg_6005_reg[31] ;
  input [8:0]\flag_d_min4_1_reg_5937_reg[31] ;
  input [8:0]\ap_return_reg[31]_0 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\flag_d_min4_1_reg_5937_reg[31] ;
  wire p_33_in;
  wire \tmp_93_2_i_i_reg_6005[31]_i_10_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_11_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_13_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_14_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_15_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_16_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_17_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_18_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_19_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_20_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_22_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_23_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_24_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_25_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_26_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_27_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_28_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_29_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_30_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_31_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_32_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_33_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_34_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_35_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_36_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_37_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_4_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_5_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_6_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_7_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_8_n_0 ;
  wire \tmp_93_2_i_i_reg_6005[31]_i_9_n_0 ;
  wire [8:0]\tmp_93_2_i_i_reg_6005_reg[31] ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_0 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_1 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_2 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_3 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_0 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_1 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_2 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_3 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_1 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_2 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_3 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_0 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_1 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_2 ;
  wire \tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_3 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_30_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_31_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_32_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_33_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_34_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_35_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_36_n_0 ;
  wire \tmp_93_9_i_i_reg_5985[31]_i_37_n_0 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_21_n_1 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_21_n_2 ;
  wire \tmp_93_9_i_i_reg_5985_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_21_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[0]_i_1 
       (.I0(Q[0]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [0]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[1]_i_1 
       (.I0(Q[1]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [1]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[2]_i_1 
       (.I0(Q[2]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [2]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[31]_i_1 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_10 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_11 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_13 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_14 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_15 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_16 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_17 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_18 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_19 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_20 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_22 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_23 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_24 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_25 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_26 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_27 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_28 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_29 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_2_i_i_reg_6005[31]_i_30 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\flag_d_min4_1_reg_5937_reg[31] [7]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_2_i_i_reg_6005[31]_i_31 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\flag_d_min4_1_reg_5937_reg[31] [5]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_2_i_i_reg_6005[31]_i_32 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\flag_d_min4_1_reg_5937_reg[31] [3]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_2_i_i_reg_6005[31]_i_33 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\flag_d_min4_1_reg_5937_reg[31] [1]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_2_i_i_reg_6005[31]_i_34 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [6]),
        .I1(Q[6]),
        .I2(\flag_d_min4_1_reg_5937_reg[31] [7]),
        .I3(Q[7]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_2_i_i_reg_6005[31]_i_35 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [4]),
        .I1(Q[4]),
        .I2(\flag_d_min4_1_reg_5937_reg[31] [5]),
        .I3(Q[5]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_2_i_i_reg_6005[31]_i_36 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [2]),
        .I1(Q[2]),
        .I2(\flag_d_min4_1_reg_5937_reg[31] [3]),
        .I3(Q[3]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_2_i_i_reg_6005[31]_i_37 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [0]),
        .I1(Q[0]),
        .I2(\flag_d_min4_1_reg_5937_reg[31] [1]),
        .I3(Q[1]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_4 
       (.I0(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_5 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_6 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_2_i_i_reg_6005[31]_i_7 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_8 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_2_i_i_reg_6005[31]_i_9 
       (.I0(Q[8]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [8]),
        .O(\tmp_93_2_i_i_reg_6005[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[3]_i_1 
       (.I0(Q[3]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [3]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[4]_i_1 
       (.I0(Q[4]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [4]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[5]_i_1 
       (.I0(Q[5]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [5]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[6]_i_1 
       (.I0(Q[6]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [6]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_2_i_i_reg_6005[7]_i_1 
       (.I0(Q[7]),
        .I1(\flag_d_min4_1_reg_5937_reg[31] [7]),
        .I2(\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ),
        .O(\tmp_93_2_i_i_reg_6005_reg[31] [7]));
  CARRY4 \tmp_93_2_i_i_reg_6005_reg[31]_i_12 
       (.CI(\tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_0 ),
        .CO({\tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_0 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_1 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_2 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_2_i_i_reg_6005[31]_i_22_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_23_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_24_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_25_n_0 }),
        .O(\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_93_2_i_i_reg_6005[31]_i_26_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_27_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_28_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_29_n_0 }));
  CARRY4 \tmp_93_2_i_i_reg_6005_reg[31]_i_2 
       (.CI(\tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_0 ),
        .CO({\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_0 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_1 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_2 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_2_i_i_reg_6005[31]_i_4_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_5_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_6_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_7_n_0 }),
        .O(\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_93_2_i_i_reg_6005[31]_i_8_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_9_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_10_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_11_n_0 }));
  CARRY4 \tmp_93_2_i_i_reg_6005_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_0 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_1 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_2 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_2_i_i_reg_6005[31]_i_30_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_31_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_32_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_33_n_0 }),
        .O(\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_93_2_i_i_reg_6005[31]_i_34_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_35_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_36_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_37_n_0 }));
  CARRY4 \tmp_93_2_i_i_reg_6005_reg[31]_i_3 
       (.CI(\tmp_93_2_i_i_reg_6005_reg[31]_i_12_n_0 ),
        .CO({\tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_0 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_1 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_2 ,\tmp_93_2_i_i_reg_6005_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_2_i_i_reg_6005[31]_i_13_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_14_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_15_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_16_n_0 }),
        .O(\NLW_tmp_93_2_i_i_reg_6005_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_93_2_i_i_reg_6005[31]_i_17_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_18_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_19_n_0 ,\tmp_93_2_i_i_reg_6005[31]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_9_i_i_reg_5985[31]_i_30 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_9_i_i_reg_5985[31]_i_31 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_9_i_i_reg_5985[31]_i_32 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_9_i_i_reg_5985[31]_i_33 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_9_i_i_reg_5985[31]_i_34 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_9_i_i_reg_5985[31]_i_35 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_9_i_i_reg_5985[31]_i_36 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_9_i_i_reg_5985[31]_i_37 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\tmp_93_9_i_i_reg_5985[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_9_i_i_reg_5985[31]_i_4 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(DI));
  CARRY4 \tmp_93_9_i_i_reg_5985_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\tmp_93_9_i_i_reg_5985_reg[31]_i_21_n_1 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_21_n_2 ,\tmp_93_9_i_i_reg_5985_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_9_i_i_reg_5985[31]_i_30_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_31_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_32_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_33_n_0 }),
        .O(\NLW_tmp_93_9_i_i_reg_5985_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_93_9_i_i_reg_5985[31]_i_34_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_35_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_36_n_0 ,\tmp_93_9_i_i_reg_5985[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_29
   (\tmp_108_2_i_i_reg_6010_reg[31] ,
    \tmp_108_2_i_i_reg_6010_reg[31]_0 ,
    \tmp_108_9_i_i_reg_5990_reg[31] ,
    CO,
    DI,
    Q,
    \ap_return_reg[31]_0 ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]\tmp_108_2_i_i_reg_6010_reg[31] ;
  output [8:0]\tmp_108_2_i_i_reg_6010_reg[31]_0 ;
  output [8:0]\tmp_108_9_i_i_reg_5990_reg[31] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]Q;
  input [8:0]\ap_return_reg[31]_0 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire p_33_in;
  wire \tmp_108_2_i_i_reg_6010[31]_i_10_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_11_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_13_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_14_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_15_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_16_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_17_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_18_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_19_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_20_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_22_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_23_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_24_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_25_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_26_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_27_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_28_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_29_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_30_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_31_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_32_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_33_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_34_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_35_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_36_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_37_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_4_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_5_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_6_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_7_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_8_n_0 ;
  wire \tmp_108_2_i_i_reg_6010[31]_i_9_n_0 ;
  wire [8:0]\tmp_108_2_i_i_reg_6010_reg[31] ;
  wire [8:0]\tmp_108_2_i_i_reg_6010_reg[31]_0 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_0 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_1 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_2 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_3 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_0 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_1 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_2 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_3 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_1 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_2 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_3 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_0 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_1 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_2 ;
  wire \tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_3 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_10_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_11_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_13_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_14_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_15_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_16_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_17_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_18_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_19_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_20_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_22_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_23_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_24_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_25_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_26_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_27_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_28_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_29_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_5_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_6_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_7_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_8_n_0 ;
  wire \tmp_108_9_i_i_reg_5990[31]_i_9_n_0 ;
  wire [8:0]\tmp_108_9_i_i_reg_5990_reg[31] ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_0 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_1 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_2 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_3 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_1 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_2 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_3 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_0 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_1 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_2 ;
  wire \tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(\tmp_108_2_i_i_reg_6010_reg[31] [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[0]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[1]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [1]),
        .I1(Q[1]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[2]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[31]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(Q[8]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_13 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_22 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_2_i_i_reg_6010[31]_i_30 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\tmp_108_2_i_i_reg_6010_reg[31] [7]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_2_i_i_reg_6010[31]_i_31 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\tmp_108_2_i_i_reg_6010_reg[31] [5]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_2_i_i_reg_6010[31]_i_32 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\tmp_108_2_i_i_reg_6010_reg[31] [3]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_2_i_i_reg_6010[31]_i_33 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tmp_108_2_i_i_reg_6010_reg[31] [1]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_2_i_i_reg_6010[31]_i_34 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31] [7]),
        .I3(Q[7]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_2_i_i_reg_6010[31]_i_35 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31] [5]),
        .I3(Q[5]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_2_i_i_reg_6010[31]_i_36 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31] [3]),
        .I3(Q[3]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_2_i_i_reg_6010[31]_i_37 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31] [1]),
        .I3(Q[1]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_4 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_5 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_2_i_i_reg_6010[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_2_i_i_reg_6010[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .O(\tmp_108_2_i_i_reg_6010[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[3]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [3]),
        .I1(Q[3]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[4]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[5]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [5]),
        .I1(Q[5]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[6]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_2_i_i_reg_6010[7]_i_1 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [7]),
        .I1(Q[7]),
        .I2(\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ),
        .O(\tmp_108_2_i_i_reg_6010_reg[31]_0 [7]));
  CARRY4 \tmp_108_2_i_i_reg_6010_reg[31]_i_12 
       (.CI(\tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_0 ),
        .CO({\tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_0 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_1 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_2 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_2_i_i_reg_6010[31]_i_22_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_23_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_24_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_25_n_0 }),
        .O(\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_108_2_i_i_reg_6010[31]_i_26_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_27_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_28_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_29_n_0 }));
  CARRY4 \tmp_108_2_i_i_reg_6010_reg[31]_i_2 
       (.CI(\tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_0 ),
        .CO({\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_0 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_1 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_2 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_2_i_i_reg_6010[31]_i_4_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_5_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_6_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_7_n_0 }),
        .O(\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_108_2_i_i_reg_6010[31]_i_8_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_9_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_10_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_11_n_0 }));
  CARRY4 \tmp_108_2_i_i_reg_6010_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_0 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_1 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_2 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_2_i_i_reg_6010[31]_i_30_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_31_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_32_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_33_n_0 }),
        .O(\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_108_2_i_i_reg_6010[31]_i_34_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_35_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_36_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_37_n_0 }));
  CARRY4 \tmp_108_2_i_i_reg_6010_reg[31]_i_3 
       (.CI(\tmp_108_2_i_i_reg_6010_reg[31]_i_12_n_0 ),
        .CO({\tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_0 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_1 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_2 ,\tmp_108_2_i_i_reg_6010_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_2_i_i_reg_6010[31]_i_13_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_14_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_15_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_16_n_0 }),
        .O(\NLW_tmp_108_2_i_i_reg_6010_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_108_2_i_i_reg_6010[31]_i_17_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_18_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_19_n_0 ,\tmp_108_2_i_i_reg_6010[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[0]_i_1 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [0]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[1]_i_1 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [1]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[2]_i_1 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [2]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[31]_i_1 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_10 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_11 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_13 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_14 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_15 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_16 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_17 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_18 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_19 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_20 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_22 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_23 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_24 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_25 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_26 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_27 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_28 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_29 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_5 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_6 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_9_i_i_reg_5990[31]_i_7 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_8 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_9_i_i_reg_5990[31]_i_9 
       (.I0(\tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_9_i_i_reg_5990[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[3]_i_1 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [3]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[4]_i_1 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [4]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[5]_i_1 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [5]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[6]_i_1 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [6]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_9_i_i_reg_5990[7]_i_1 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(\tmp_108_2_i_i_reg_6010_reg[31] [7]),
        .I2(\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ),
        .O(\tmp_108_9_i_i_reg_5990_reg[31] [7]));
  CARRY4 \tmp_108_9_i_i_reg_5990_reg[31]_i_12 
       (.CI(CO),
        .CO({\tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_0 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_1 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_2 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_9_i_i_reg_5990[31]_i_22_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_23_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_24_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_25_n_0 }),
        .O(\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_108_9_i_i_reg_5990[31]_i_26_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_27_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_28_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_29_n_0 }));
  CARRY4 \tmp_108_9_i_i_reg_5990_reg[31]_i_2 
       (.CI(\tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_0 ),
        .CO({\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_0 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_1 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_2 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_108_9_i_i_reg_5990[31]_i_5_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_6_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_7_n_0 }),
        .O(\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_108_9_i_i_reg_5990[31]_i_8_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_9_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_10_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_11_n_0 }));
  CARRY4 \tmp_108_9_i_i_reg_5990_reg[31]_i_3 
       (.CI(\tmp_108_9_i_i_reg_5990_reg[31]_i_12_n_0 ),
        .CO({\tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_0 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_1 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_2 ,\tmp_108_9_i_i_reg_5990_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_9_i_i_reg_5990[31]_i_13_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_14_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_15_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_16_n_0 }),
        .O(\NLW_tmp_108_9_i_i_reg_5990_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_108_9_i_i_reg_5990[31]_i_17_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_18_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_19_n_0 ,\tmp_108_9_i_i_reg_5990[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_3
   (CO,
    \ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] ,
    \ap_return_reg[6]_0 ,
    DI,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\ap_return_reg[31] ;
  output [0:0]\ap_return_reg[31]_0 ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] ;
  input [0:0]\ap_return_reg[6]_0 ;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] ;
  wire \ap_return[31]_i_10__0_n_0 ;
  wire \ap_return[31]_i_11__0_n_0 ;
  wire \ap_return[31]_i_13__0_n_0 ;
  wire \ap_return[31]_i_14__0_n_0 ;
  wire \ap_return[31]_i_15__0_n_0 ;
  wire \ap_return[31]_i_16__0_n_0 ;
  wire \ap_return[31]_i_17__0_n_0 ;
  wire \ap_return[31]_i_18__0_n_0 ;
  wire \ap_return[31]_i_19__0_n_0 ;
  wire \ap_return[31]_i_20__0_n_0 ;
  wire \ap_return[31]_i_22__0_n_0 ;
  wire \ap_return[31]_i_23__0_n_0 ;
  wire \ap_return[31]_i_24__0_n_0 ;
  wire \ap_return[31]_i_25__0_n_0 ;
  wire \ap_return[31]_i_26__0_n_0 ;
  wire \ap_return[31]_i_27__0_n_0 ;
  wire \ap_return[31]_i_28__0_n_0 ;
  wire \ap_return[31]_i_29__0_n_0 ;
  wire \ap_return[31]_i_30_n_0 ;
  wire \ap_return[31]_i_31_n_0 ;
  wire \ap_return[31]_i_32_n_0 ;
  wire \ap_return[31]_i_33_n_0 ;
  wire \ap_return[31]_i_34_n_0 ;
  wire \ap_return[31]_i_35_n_0 ;
  wire \ap_return[31]_i_36_n_0 ;
  wire \ap_return[31]_i_37_n_0 ;
  wire \ap_return[31]_i_5__0_n_0 ;
  wire \ap_return[31]_i_6__0_n_0 ;
  wire \ap_return[31]_i_7__0_n_0 ;
  wire \ap_return[31]_i_8__0_n_0 ;
  wire \ap_return[31]_i_9__0_n_0 ;
  wire \ap_return[8]_i_10__1_n_0 ;
  wire \ap_return[8]_i_11__1_n_0 ;
  wire \ap_return[8]_i_12__1_n_0 ;
  wire \ap_return[8]_i_13__1_n_0 ;
  wire \ap_return[8]_i_4__1_n_0 ;
  wire \ap_return[8]_i_5__1_n_0 ;
  wire \ap_return[8]_i_6__1_n_0 ;
  wire \ap_return[8]_i_7__1_n_0 ;
  wire \ap_return[8]_i_8__1_n_0 ;
  wire \ap_return[8]_i_9__1_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__0_n_0 ;
  wire \ap_return_reg[31]_i_12__0_n_1 ;
  wire \ap_return_reg[31]_i_12__0_n_2 ;
  wire \ap_return_reg[31]_i_12__0_n_3 ;
  wire \ap_return_reg[31]_i_21_n_1 ;
  wire \ap_return_reg[31]_i_21_n_2 ;
  wire \ap_return_reg[31]_i_21_n_3 ;
  wire \ap_return_reg[31]_i_2__0_n_0 ;
  wire \ap_return_reg[31]_i_2__0_n_1 ;
  wire \ap_return_reg[31]_i_2__0_n_2 ;
  wire \ap_return_reg[31]_i_2__0_n_3 ;
  wire \ap_return_reg[31]_i_3__0_n_0 ;
  wire \ap_return_reg[31]_i_3__0_n_1 ;
  wire \ap_return_reg[31]_i_3__0_n_2 ;
  wire \ap_return_reg[31]_i_3__0_n_3 ;
  wire [0:0]\ap_return_reg[6]_0 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__1_n_3 ;
  wire \ap_return_reg[8]_i_3__1_n_0 ;
  wire \ap_return_reg[8]_i_3__1_n_1 ;
  wire \ap_return_reg[8]_i_3__1_n_2 ;
  wire \ap_return_reg[8]_i_3__1_n_3 ;
  wire [8:0]grp_reg_int_s_fu_2827_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [1]),
        .I1(\ap_return_reg[31] [1]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__0 
       (.I0(\ap_return_reg[8]_0 [8]),
        .I1(\ap_return_reg[31] [8]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[8]_1 [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[8]_1 [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[8]_1 [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[8]_1 [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\ap_return_reg[8]_1 [7]),
        .O(\ap_return[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\ap_return_reg[8]_1 [5]),
        .O(\ap_return[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\ap_return_reg[8]_1 [3]),
        .O(\ap_return[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\ap_return_reg[8]_1 [1]),
        .O(\ap_return[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__0 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [3]),
        .I1(\ap_return_reg[31] [3]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [5]),
        .I1(\ap_return_reg[31] [5]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__4 
       (.I0(\ap_return_reg[8]_0 [7]),
        .I1(\ap_return_reg[31] [7]),
        .I2(\ap_return_reg[31]_i_2__0_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__1_n_3 ),
        .O(grp_reg_int_s_fu_2827_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__1 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [8]),
        .O(\ap_return[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [7]),
        .O(\ap_return[8]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [5]),
        .O(\ap_return[8]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [3]),
        .O(\ap_return[8]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_3_i_i_reg_5619_reg[8] [1]),
        .O(\ap_return[8]_i_9__1_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__0 
       (.CI(\ap_return_reg[6]_0 ),
        .CO({\ap_return_reg[31]_i_12__0_n_0 ,\ap_return_reg[31]_i_12__0_n_1 ,\ap_return_reg[31]_i_12__0_n_2 ,\ap_return_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__0_n_0 ,\ap_return[31]_i_23__0_n_0 ,\ap_return[31]_i_24__0_n_0 ,\ap_return[31]_i_25__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__0_n_0 ,\ap_return[31]_i_27__0_n_0 ,\ap_return[31]_i_28__0_n_0 ,\ap_return[31]_i_29__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21_n_1 ,\ap_return_reg[31]_i_21_n_2 ,\ap_return_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30_n_0 ,\ap_return[31]_i_31_n_0 ,\ap_return[31]_i_32_n_0 ,\ap_return[31]_i_33_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34_n_0 ,\ap_return[31]_i_35_n_0 ,\ap_return[31]_i_36_n_0 ,\ap_return[31]_i_37_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__0 
       (.CI(\ap_return_reg[31]_i_3__0_n_0 ),
        .CO({\ap_return_reg[31]_i_2__0_n_0 ,\ap_return_reg[31]_i_2__0_n_1 ,\ap_return_reg[31]_i_2__0_n_2 ,\ap_return_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__0_n_0 ,\ap_return[31]_i_6__0_n_0 ,\ap_return[31]_i_7__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__0_n_0 ,\ap_return[31]_i_9__0_n_0 ,\ap_return[31]_i_10__0_n_0 ,\ap_return[31]_i_11__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__0 
       (.CI(\ap_return_reg[31]_i_12__0_n_0 ),
        .CO({\ap_return_reg[31]_i_3__0_n_0 ,\ap_return_reg[31]_i_3__0_n_1 ,\ap_return_reg[31]_i_3__0_n_2 ,\ap_return_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__0_n_0 ,\ap_return[31]_i_14__0_n_0 ,\ap_return[31]_i_15__0_n_0 ,\ap_return[31]_i_16__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__0_n_0 ,\ap_return[31]_i_18__0_n_0 ,\ap_return[31]_i_19__0_n_0 ,\ap_return[31]_i_20__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2827_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__1 
       (.CI(\ap_return_reg[8]_i_3__1_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__1_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__1_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__1_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__1_n_0 ,\ap_return_reg[8]_i_3__1_n_1 ,\ap_return_reg[8]_i_3__1_n_2 ,\ap_return_reg[8]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__1_n_0 ,\ap_return[8]_i_7__1_n_0 ,\ap_return[8]_i_8__1_n_0 ,\ap_return[8]_i_9__1_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__1_n_0 ,\ap_return[8]_i_11__1_n_0 ,\ap_return[8]_i_12__1_n_0 ,\ap_return[8]_i_13__1_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_30
   (CO,
    Q,
    DI,
    \tmp_93_4_i_i_reg_6015_reg[31] ,
    \flag_d_min4_3_reg_5949_reg[31] ,
    \ap_return_reg[31]_0 ,
    p_33_in,
    D,
    ap_clk);
  output [0:0]CO;
  output [8:0]Q;
  output [0:0]DI;
  output [8:0]\tmp_93_4_i_i_reg_6015_reg[31] ;
  input [8:0]\flag_d_min4_3_reg_5949_reg[31] ;
  input [8:0]\ap_return_reg[31]_0 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\flag_d_min4_3_reg_5949_reg[31] ;
  wire p_33_in;
  wire \tmp_93_4_i_i_reg_6015[31]_i_10_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_11_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_13_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_14_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_15_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_16_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_17_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_18_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_19_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_20_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_22_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_23_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_24_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_25_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_26_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_27_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_28_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_29_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_30_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_31_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_32_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_33_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_34_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_35_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_36_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_37_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_4_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_5_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_6_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_7_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_8_n_0 ;
  wire \tmp_93_4_i_i_reg_6015[31]_i_9_n_0 ;
  wire [8:0]\tmp_93_4_i_i_reg_6015_reg[31] ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_0 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_1 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_2 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_3 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_0 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_1 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_2 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_3 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_1 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_2 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_3 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_0 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_1 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_2 ;
  wire \tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_3 ;
  wire \tmp_93_i_i_reg_5995[31]_i_30_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_31_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_32_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_33_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_34_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_35_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_36_n_0 ;
  wire \tmp_93_i_i_reg_5995[31]_i_37_n_0 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_21_n_1 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_21_n_2 ;
  wire \tmp_93_i_i_reg_5995_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_93_i_i_reg_5995_reg[31]_i_21_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[0]_i_1 
       (.I0(Q[0]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [0]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[1]_i_1 
       (.I0(Q[1]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [1]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[2]_i_1 
       (.I0(Q[2]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [2]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[31]_i_1 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_10 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_11 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_13 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_14 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_15 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_16 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_17 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_18 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_19 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_20 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_22 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_23 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_24 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_25 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_26 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_27 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_28 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_29 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_4_i_i_reg_6015[31]_i_30 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\flag_d_min4_3_reg_5949_reg[31] [7]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_4_i_i_reg_6015[31]_i_31 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\flag_d_min4_3_reg_5949_reg[31] [5]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_4_i_i_reg_6015[31]_i_32 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\flag_d_min4_3_reg_5949_reg[31] [3]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_4_i_i_reg_6015[31]_i_33 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\flag_d_min4_3_reg_5949_reg[31] [1]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_4_i_i_reg_6015[31]_i_34 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [6]),
        .I1(Q[6]),
        .I2(\flag_d_min4_3_reg_5949_reg[31] [7]),
        .I3(Q[7]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_4_i_i_reg_6015[31]_i_35 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [4]),
        .I1(Q[4]),
        .I2(\flag_d_min4_3_reg_5949_reg[31] [5]),
        .I3(Q[5]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_4_i_i_reg_6015[31]_i_36 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [2]),
        .I1(Q[2]),
        .I2(\flag_d_min4_3_reg_5949_reg[31] [3]),
        .I3(Q[3]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_4_i_i_reg_6015[31]_i_37 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [0]),
        .I1(Q[0]),
        .I2(\flag_d_min4_3_reg_5949_reg[31] [1]),
        .I3(Q[1]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_4 
       (.I0(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_5 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_6 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_4_i_i_reg_6015[31]_i_7 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_8 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_93_4_i_i_reg_6015[31]_i_9 
       (.I0(Q[8]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [8]),
        .O(\tmp_93_4_i_i_reg_6015[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[3]_i_1 
       (.I0(Q[3]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [3]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[4]_i_1 
       (.I0(Q[4]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [4]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[5]_i_1 
       (.I0(Q[5]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [5]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[6]_i_1 
       (.I0(Q[6]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [6]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_93_4_i_i_reg_6015[7]_i_1 
       (.I0(Q[7]),
        .I1(\flag_d_min4_3_reg_5949_reg[31] [7]),
        .I2(\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ),
        .O(\tmp_93_4_i_i_reg_6015_reg[31] [7]));
  CARRY4 \tmp_93_4_i_i_reg_6015_reg[31]_i_12 
       (.CI(\tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_0 ),
        .CO({\tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_0 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_1 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_2 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_4_i_i_reg_6015[31]_i_22_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_23_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_24_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_25_n_0 }),
        .O(\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_93_4_i_i_reg_6015[31]_i_26_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_27_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_28_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_29_n_0 }));
  CARRY4 \tmp_93_4_i_i_reg_6015_reg[31]_i_2 
       (.CI(\tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_0 ),
        .CO({\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_0 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_1 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_2 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_4_i_i_reg_6015[31]_i_4_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_5_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_6_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_7_n_0 }),
        .O(\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_93_4_i_i_reg_6015[31]_i_8_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_9_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_10_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_11_n_0 }));
  CARRY4 \tmp_93_4_i_i_reg_6015_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_0 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_1 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_2 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_4_i_i_reg_6015[31]_i_30_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_31_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_32_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_33_n_0 }),
        .O(\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_93_4_i_i_reg_6015[31]_i_34_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_35_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_36_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_37_n_0 }));
  CARRY4 \tmp_93_4_i_i_reg_6015_reg[31]_i_3 
       (.CI(\tmp_93_4_i_i_reg_6015_reg[31]_i_12_n_0 ),
        .CO({\tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_0 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_1 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_2 ,\tmp_93_4_i_i_reg_6015_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_4_i_i_reg_6015[31]_i_13_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_14_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_15_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_16_n_0 }),
        .O(\NLW_tmp_93_4_i_i_reg_6015_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_93_4_i_i_reg_6015[31]_i_17_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_18_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_19_n_0 ,\tmp_93_4_i_i_reg_6015[31]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_i_i_reg_5995[31]_i_30 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\tmp_93_i_i_reg_5995[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_i_i_reg_5995[31]_i_31 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\tmp_93_i_i_reg_5995[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_i_i_reg_5995[31]_i_32 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\tmp_93_i_i_reg_5995[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_93_i_i_reg_5995[31]_i_33 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\tmp_93_i_i_reg_5995[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_i_i_reg_5995[31]_i_34 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\tmp_93_i_i_reg_5995[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_i_i_reg_5995[31]_i_35 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\tmp_93_i_i_reg_5995[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_i_i_reg_5995[31]_i_36 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\tmp_93_i_i_reg_5995[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_93_i_i_reg_5995[31]_i_37 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\tmp_93_i_i_reg_5995[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_93_i_i_reg_5995[31]_i_4 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(DI));
  CARRY4 \tmp_93_i_i_reg_5995_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\tmp_93_i_i_reg_5995_reg[31]_i_21_n_1 ,\tmp_93_i_i_reg_5995_reg[31]_i_21_n_2 ,\tmp_93_i_i_reg_5995_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_i_i_reg_5995[31]_i_30_n_0 ,\tmp_93_i_i_reg_5995[31]_i_31_n_0 ,\tmp_93_i_i_reg_5995[31]_i_32_n_0 ,\tmp_93_i_i_reg_5995[31]_i_33_n_0 }),
        .O(\NLW_tmp_93_i_i_reg_5995_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_93_i_i_reg_5995[31]_i_34_n_0 ,\tmp_93_i_i_reg_5995[31]_i_35_n_0 ,\tmp_93_i_i_reg_5995[31]_i_36_n_0 ,\tmp_93_i_i_reg_5995[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_31
   (\tmp_108_4_i_i_reg_6020_reg[31] ,
    \tmp_108_4_i_i_reg_6020_reg[31]_0 ,
    \tmp_108_i_i_reg_6000_reg[31] ,
    CO,
    DI,
    Q,
    \ap_return_reg[31]_0 ,
    p_33_in,
    D,
    ap_clk);
  output [8:0]\tmp_108_4_i_i_reg_6020_reg[31] ;
  output [8:0]\tmp_108_4_i_i_reg_6020_reg[31]_0 ;
  output [8:0]\tmp_108_i_i_reg_6000_reg[31] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]Q;
  input [8:0]\ap_return_reg[31]_0 ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire p_33_in;
  wire \tmp_108_4_i_i_reg_6020[31]_i_10_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_11_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_12_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_14_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_15_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_16_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_17_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_18_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_19_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_20_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_21_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_23_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_24_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_25_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_26_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_27_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_28_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_29_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_30_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_31_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_32_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_33_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_34_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_35_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_36_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_37_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_38_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_5_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_6_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_7_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_8_n_0 ;
  wire \tmp_108_4_i_i_reg_6020[31]_i_9_n_0 ;
  wire [8:0]\tmp_108_4_i_i_reg_6020_reg[31] ;
  wire [8:0]\tmp_108_4_i_i_reg_6020_reg[31]_0 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_0 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_1 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_2 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_3 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_0 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_1 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_2 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_3 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_1 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_2 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_3 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_0 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_1 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_2 ;
  wire \tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_3 ;
  wire \tmp_108_i_i_reg_6000[31]_i_10_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_11_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_13_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_14_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_15_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_16_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_17_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_18_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_19_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_20_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_22_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_23_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_24_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_25_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_26_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_27_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_28_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_29_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_5_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_6_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_7_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_8_n_0 ;
  wire \tmp_108_i_i_reg_6000[31]_i_9_n_0 ;
  wire [8:0]\tmp_108_i_i_reg_6000_reg[31] ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_12_n_0 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_12_n_1 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_12_n_2 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_12_n_3 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_2_n_1 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_2_n_2 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_2_n_3 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_3_n_0 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_3_n_1 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_3_n_2 ;
  wire \tmp_108_i_i_reg_6000_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_i_i_reg_6000_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_i_i_reg_6000_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_108_i_i_reg_6000_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(\tmp_108_4_i_i_reg_6020_reg[31] [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[0]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[1]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [1]),
        .I1(Q[1]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[2]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_12 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[31]_i_2 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(Q[8]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_21 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_30 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_4_i_i_reg_6020[31]_i_31 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\tmp_108_4_i_i_reg_6020_reg[31] [7]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_4_i_i_reg_6020[31]_i_32 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\tmp_108_4_i_i_reg_6020_reg[31] [5]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_4_i_i_reg_6020[31]_i_33 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\tmp_108_4_i_i_reg_6020_reg[31] [3]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_108_4_i_i_reg_6020[31]_i_34 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tmp_108_4_i_i_reg_6020_reg[31] [1]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_4_i_i_reg_6020[31]_i_35 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31] [7]),
        .I3(Q[7]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_4_i_i_reg_6020[31]_i_36 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31] [5]),
        .I3(Q[5]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_4_i_i_reg_6020[31]_i_37 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31] [3]),
        .I3(Q[3]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_108_4_i_i_reg_6020[31]_i_38 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31] [1]),
        .I3(Q[1]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_5 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_4_i_i_reg_6020[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_4_i_i_reg_6020[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .O(\tmp_108_4_i_i_reg_6020[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[3]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [3]),
        .I1(Q[3]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[4]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[5]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [5]),
        .I1(Q[5]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[6]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_4_i_i_reg_6020[7]_i_1 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [7]),
        .I1(Q[7]),
        .I2(\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ),
        .O(\tmp_108_4_i_i_reg_6020_reg[31]_0 [7]));
  CARRY4 \tmp_108_4_i_i_reg_6020_reg[31]_i_13 
       (.CI(\tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_0 ),
        .CO({\tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_0 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_1 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_2 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_4_i_i_reg_6020[31]_i_23_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_24_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_25_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_26_n_0 }),
        .O(\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_108_4_i_i_reg_6020[31]_i_27_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_28_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_29_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_30_n_0 }));
  CARRY4 \tmp_108_4_i_i_reg_6020_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_0 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_1 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_2 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_4_i_i_reg_6020[31]_i_31_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_32_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_33_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_34_n_0 }),
        .O(\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_108_4_i_i_reg_6020[31]_i_35_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_36_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_37_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_38_n_0 }));
  CARRY4 \tmp_108_4_i_i_reg_6020_reg[31]_i_3 
       (.CI(\tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_0 ),
        .CO({\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_0 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_1 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_2 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_4_i_i_reg_6020[31]_i_5_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_6_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_7_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_8_n_0 }),
        .O(\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_108_4_i_i_reg_6020[31]_i_9_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_10_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_11_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_12_n_0 }));
  CARRY4 \tmp_108_4_i_i_reg_6020_reg[31]_i_4 
       (.CI(\tmp_108_4_i_i_reg_6020_reg[31]_i_13_n_0 ),
        .CO({\tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_0 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_1 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_2 ,\tmp_108_4_i_i_reg_6020_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_4_i_i_reg_6020[31]_i_14_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_15_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_16_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_17_n_0 }),
        .O(\NLW_tmp_108_4_i_i_reg_6020_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_108_4_i_i_reg_6020[31]_i_18_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_19_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_20_n_0 ,\tmp_108_4_i_i_reg_6020[31]_i_21_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[0]_i_1 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [0]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[1]_i_1 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [1]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[2]_i_1 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [2]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[31]_i_1 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_10 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_11 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_13 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_14 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_15 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_16 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_17 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_18 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_19 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_20 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_22 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_23 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_24 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_25 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_26 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_27 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_28 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_29 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_5 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_6 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_108_i_i_reg_6000[31]_i_7 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_8 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_108_i_i_reg_6000[31]_i_9 
       (.I0(\tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\tmp_108_i_i_reg_6000[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[3]_i_1 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [3]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[4]_i_1 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [4]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[5]_i_1 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [5]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[6]_i_1 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [6]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_108_i_i_reg_6000[7]_i_1 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(\tmp_108_4_i_i_reg_6020_reg[31] [7]),
        .I2(\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ),
        .O(\tmp_108_i_i_reg_6000_reg[31] [7]));
  CARRY4 \tmp_108_i_i_reg_6000_reg[31]_i_12 
       (.CI(CO),
        .CO({\tmp_108_i_i_reg_6000_reg[31]_i_12_n_0 ,\tmp_108_i_i_reg_6000_reg[31]_i_12_n_1 ,\tmp_108_i_i_reg_6000_reg[31]_i_12_n_2 ,\tmp_108_i_i_reg_6000_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_i_i_reg_6000[31]_i_22_n_0 ,\tmp_108_i_i_reg_6000[31]_i_23_n_0 ,\tmp_108_i_i_reg_6000[31]_i_24_n_0 ,\tmp_108_i_i_reg_6000[31]_i_25_n_0 }),
        .O(\NLW_tmp_108_i_i_reg_6000_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_108_i_i_reg_6000[31]_i_26_n_0 ,\tmp_108_i_i_reg_6000[31]_i_27_n_0 ,\tmp_108_i_i_reg_6000[31]_i_28_n_0 ,\tmp_108_i_i_reg_6000[31]_i_29_n_0 }));
  CARRY4 \tmp_108_i_i_reg_6000_reg[31]_i_2 
       (.CI(\tmp_108_i_i_reg_6000_reg[31]_i_3_n_0 ),
        .CO({\tmp_108_i_i_reg_6000_reg[31]_i_2_n_0 ,\tmp_108_i_i_reg_6000_reg[31]_i_2_n_1 ,\tmp_108_i_i_reg_6000_reg[31]_i_2_n_2 ,\tmp_108_i_i_reg_6000_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_108_i_i_reg_6000[31]_i_5_n_0 ,\tmp_108_i_i_reg_6000[31]_i_6_n_0 ,\tmp_108_i_i_reg_6000[31]_i_7_n_0 }),
        .O(\NLW_tmp_108_i_i_reg_6000_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_108_i_i_reg_6000[31]_i_8_n_0 ,\tmp_108_i_i_reg_6000[31]_i_9_n_0 ,\tmp_108_i_i_reg_6000[31]_i_10_n_0 ,\tmp_108_i_i_reg_6000[31]_i_11_n_0 }));
  CARRY4 \tmp_108_i_i_reg_6000_reg[31]_i_3 
       (.CI(\tmp_108_i_i_reg_6000_reg[31]_i_12_n_0 ),
        .CO({\tmp_108_i_i_reg_6000_reg[31]_i_3_n_0 ,\tmp_108_i_i_reg_6000_reg[31]_i_3_n_1 ,\tmp_108_i_i_reg_6000_reg[31]_i_3_n_2 ,\tmp_108_i_i_reg_6000_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_i_i_reg_6000[31]_i_13_n_0 ,\tmp_108_i_i_reg_6000[31]_i_14_n_0 ,\tmp_108_i_i_reg_6000[31]_i_15_n_0 ,\tmp_108_i_i_reg_6000[31]_i_16_n_0 }),
        .O(\NLW_tmp_108_i_i_reg_6000_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_108_i_i_reg_6000[31]_i_17_n_0 ,\tmp_108_i_i_reg_6000[31]_i_18_n_0 ,\tmp_108_i_i_reg_6000[31]_i_19_n_0 ,\tmp_108_i_i_reg_6000[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_32
   (p_33_in,
    \flag_d_min8_3_2_reg_6025_reg[7] ,
    \flag_d_min8_3_2_reg_6025_reg[6] ,
    \flag_d_min8_3_2_reg_6025_reg[5] ,
    \flag_d_min8_3_2_reg_6025_reg[4] ,
    \flag_d_min8_3_2_reg_6025_reg[3] ,
    \flag_d_min8_3_2_reg_6025_reg[2] ,
    \flag_d_min8_3_2_reg_6025_reg[1] ,
    \flag_d_min8_3_2_reg_6025_reg[0] ,
    ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586,
    Q,
    \ap_CS_fsm_reg[2] ,
    \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ,
    rhs_V_reg_5422,
    b0_reg_5463,
    D,
    ap_clk);
  output p_33_in;
  output \flag_d_min8_3_2_reg_6025_reg[7] ;
  output \flag_d_min8_3_2_reg_6025_reg[6] ;
  output \flag_d_min8_3_2_reg_6025_reg[5] ;
  output \flag_d_min8_3_2_reg_6025_reg[4] ;
  output \flag_d_min8_3_2_reg_6025_reg[3] ;
  output \flag_d_min8_3_2_reg_6025_reg[2] ;
  output \flag_d_min8_3_2_reg_6025_reg[1] ;
  output \flag_d_min8_3_2_reg_6025_reg[0] ;
  input [8:0]ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586;
  input [8:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  input [6:0]rhs_V_reg_5422;
  input [0:0]b0_reg_5463;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [0:0]b0_reg_5463;
  wire \flag_d_min8_3_2_reg_6025[0]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[1]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[2]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[3]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[4]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[5]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[6]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_100_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_101_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_103_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_104_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_105_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_106_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_107_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_108_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_109_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_110_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_112_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_113_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_114_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_115_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_117_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_118_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_119_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_120_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_121_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_122_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_123_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_124_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_142_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_143_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_144_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_145_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_147_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_148_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_149_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_150_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_151_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_152_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_153_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_154_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_155_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_156_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_157_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_158_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_159_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_160_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_161_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_162_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_163_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_164_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_165_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_166_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_167_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_168_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_169_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_170_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_179_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_180_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_181_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_182_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_183_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_184_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_185_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_186_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_187_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_188_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_189_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_190_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_191_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_192_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_193_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_194_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_195_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_196_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_197_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_198_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_199_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_200_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_201_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_202_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_203_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_204_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_205_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_206_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_207_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_208_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_209_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_210_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_26_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_27_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_28_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_29_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_30_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_32_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_33_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_34_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_35_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_36_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_37_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_38_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_39_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_55_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_56_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_57_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_58_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_59_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_5_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_61_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_62_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_63_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_64_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_65_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_66_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_67_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_68_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_70_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_71_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_72_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_73_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_75_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_76_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_77_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_78_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_79_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_80_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_81_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_82_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_98_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_99_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[0] ;
  wire \flag_d_min8_3_2_reg_6025_reg[1] ;
  wire \flag_d_min8_3_2_reg_6025_reg[2] ;
  wire \flag_d_min8_3_2_reg_6025_reg[3] ;
  wire \flag_d_min8_3_2_reg_6025_reg[4] ;
  wire \flag_d_min8_3_2_reg_6025_reg[5] ;
  wire \flag_d_min8_3_2_reg_6025_reg[6] ;
  wire \flag_d_min8_3_2_reg_6025_reg[7] ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_3 ;
  wire p_33_in;
  wire [6:0]rhs_V_reg_5422;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_102_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_111_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_116_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_141_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_146_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_69_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_74_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_97_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \exitcond_reg_5496[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0]__0 ),
        .O(p_33_in));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[0]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[0]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_min8_3_2_reg_6025_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[0]_i_3 
       (.I0(b0_reg_5463),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[0]),
        .O(\flag_d_min8_3_2_reg_6025[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[1]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[1]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .O(\flag_d_min8_3_2_reg_6025_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[1]_i_3 
       (.I0(rhs_V_reg_5422[0]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[1]),
        .O(\flag_d_min8_3_2_reg_6025[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[2]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[2]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_min8_3_2_reg_6025_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[2]_i_3 
       (.I0(rhs_V_reg_5422[1]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[2]),
        .O(\flag_d_min8_3_2_reg_6025[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[3]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[3]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .O(\flag_d_min8_3_2_reg_6025_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[3]_i_3 
       (.I0(rhs_V_reg_5422[2]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[3]),
        .O(\flag_d_min8_3_2_reg_6025[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[4]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[4]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_min8_3_2_reg_6025_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[4]_i_3 
       (.I0(rhs_V_reg_5422[3]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[4]),
        .O(\flag_d_min8_3_2_reg_6025[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[5]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[5]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .O(\flag_d_min8_3_2_reg_6025_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[5]_i_3 
       (.I0(rhs_V_reg_5422[4]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[5]),
        .O(\flag_d_min8_3_2_reg_6025[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[6]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[6]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_min8_3_2_reg_6025_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[6]_i_3 
       (.I0(rhs_V_reg_5422[5]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[6]),
        .O(\flag_d_min8_3_2_reg_6025[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_100 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_101 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_103 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_104 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_105 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_106 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_107 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_108 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_109 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_110 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_112 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_112_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_113 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_114 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_115 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_117 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_118 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_119 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_120 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_121 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_122 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_123 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_124 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_142 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_142_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_143 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_144 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_145 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_145_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_147 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_147_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_148 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_148_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_149 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_150 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_151 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_151_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_152 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_153 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_154 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_155 
       (.I0(\flag_d_min8_3_2_reg_6025[7]_i_5_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_195_n_0 ),
        .I2(\flag_d_min8_3_2_reg_6025[6]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_156 
       (.I0(\flag_d_min8_3_2_reg_6025[5]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_196_n_0 ),
        .I2(\flag_d_min8_3_2_reg_6025[4]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_157 
       (.I0(\flag_d_min8_3_2_reg_6025[3]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_197_n_0 ),
        .I2(\flag_d_min8_3_2_reg_6025[2]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_158 
       (.I0(\flag_d_min8_3_2_reg_6025[1]_i_3_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_198_n_0 ),
        .I2(\flag_d_min8_3_2_reg_6025[0]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_159 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .I3(\flag_d_min8_3_2_reg_6025[7]_i_5_n_0 ),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_199_n_0 ),
        .I5(\flag_d_min8_3_2_reg_6025[6]_i_3_n_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_160 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .I3(\flag_d_min8_3_2_reg_6025[5]_i_3_n_0 ),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_200_n_0 ),
        .I5(\flag_d_min8_3_2_reg_6025[4]_i_3_n_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_161 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .I3(\flag_d_min8_3_2_reg_6025[3]_i_3_n_0 ),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_201_n_0 ),
        .I5(\flag_d_min8_3_2_reg_6025[2]_i_3_n_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_162 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .I3(\flag_d_min8_3_2_reg_6025[1]_i_3_n_0 ),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_202_n_0 ),
        .I5(\flag_d_min8_3_2_reg_6025[0]_i_3_n_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_162_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_163 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_164 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_164_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_165 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_165_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_166 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_166_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_167 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_168 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_168_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_169 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_170 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_179 
       (.I0(rhs_V_reg_5422[6]),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_203_n_0 ),
        .I2(rhs_V_reg_5422[5]),
        .I3(Q[6]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_180 
       (.I0(rhs_V_reg_5422[4]),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_204_n_0 ),
        .I2(rhs_V_reg_5422[3]),
        .I3(Q[4]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_181 
       (.I0(rhs_V_reg_5422[2]),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_205_n_0 ),
        .I2(rhs_V_reg_5422[1]),
        .I3(Q[2]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_181_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_182 
       (.I0(rhs_V_reg_5422[0]),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_206_n_0 ),
        .I2(b0_reg_5463),
        .I3(Q[0]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_183 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[7]),
        .I3(rhs_V_reg_5422[6]),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_207_n_0 ),
        .I5(rhs_V_reg_5422[5]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_184 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[5]),
        .I3(rhs_V_reg_5422[4]),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_208_n_0 ),
        .I5(rhs_V_reg_5422[3]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_185 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[3]),
        .I3(rhs_V_reg_5422[2]),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_209_n_0 ),
        .I5(rhs_V_reg_5422[1]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_3_2_reg_6025[7]_i_186 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[1]),
        .I3(rhs_V_reg_5422[0]),
        .I4(\flag_d_min8_3_2_reg_6025[7]_i_210_n_0 ),
        .I5(b0_reg_5463),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_186_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_187 
       (.I0(Q[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_187_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_188 
       (.I0(Q[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_188_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_189 
       (.I0(Q[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_190 
       (.I0(Q[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_190_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_191 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_192 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_192_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_193 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_194 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_194_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_195 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_195_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_196 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_196_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_197 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_197_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_198 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_198_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_199 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_199_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[7]_i_2 
       (.I0(\flag_d_min8_3_2_reg_6025[7]_i_5_n_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .O(\flag_d_min8_3_2_reg_6025_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_200 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_200_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_201 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_201_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_202 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_202_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_203 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[7]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_203_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_204 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[5]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_204_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_205 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[3]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_205_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_206 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[1]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_206_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_207 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[6]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_207_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_208 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[4]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_208_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_209 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[2]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_209_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_210 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[0]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_210_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_26 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_27 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_28 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_29 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_30 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_32 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_36 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_37 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_38 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_39 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[7]_i_5 
       (.I0(rhs_V_reg_5422[6]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I4(Q[7]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_55 
       (.I0(Q[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_56 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_57 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_58 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_59 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_62 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_63 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_64 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_65 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_66 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_67 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_68 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_70 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_71 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_72 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_73 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_75 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_76 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_77 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_78 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_79 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_80 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_81 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_82 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_98 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_98_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \flag_d_min8_3_2_reg_6025[7]_i_99 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_99_n_0 ));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_102 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_147_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_148_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_149_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_150_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_102_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_151_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_152_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_153_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_154_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_111 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_155_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_156_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_157_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_158_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_111_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_159_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_160_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_161_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_162_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_116 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_163_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_164_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_165_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_166_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_116_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_167_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_168_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_169_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_170_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_141 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_179_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_180_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_181_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_182_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_141_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_183_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_184_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_185_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_186_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_146 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_146_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_187_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_188_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_189_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_190_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_146_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_191_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_192_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_193_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_194_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_23 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_55_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_23_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_56_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_57_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_58_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_59_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_24 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_61_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_62_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_63_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_64_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_24_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_65_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_66_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_67_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_68_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_25 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_25_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_70_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_71_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_72_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_73_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_31 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_75_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_76_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_77_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_78_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_31_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_79_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_80_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_81_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_82_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_54 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_54_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_98_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_99_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_100_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_101_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_6 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_25_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_26_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_27_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_28_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_29_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_30_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_60 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_102_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_103_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_104_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_105_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_106_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_60_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_107_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_108_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_109_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_110_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_69 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_111_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_69_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_112_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_113_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_114_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_115_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_7 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_31_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_32_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_33_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_34_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_35_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_36_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_37_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_38_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_39_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_74 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_116_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_74_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_117_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_118_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_119_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_120_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_74_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_121_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_122_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_123_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_124_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_97 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_141_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_97_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_142_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_143_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_144_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_145_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_33
   (\flag_d_max8_3_2_reg_6041_reg[7] ,
    \flag_d_max8_3_2_reg_6041_reg[6] ,
    \flag_d_max8_3_2_reg_6041_reg[5] ,
    \flag_d_max8_3_2_reg_6041_reg[4] ,
    \flag_d_max8_3_2_reg_6041_reg[3] ,
    \flag_d_max8_3_2_reg_6041_reg[2] ,
    \flag_d_max8_3_2_reg_6041_reg[1] ,
    \flag_d_max8_3_2_reg_6041_reg[0] ,
    b0_1_flag_d_max8_1_1_fu_3839_p1,
    ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586,
    Q,
    b0_reg_5463,
    p_33_in,
    D,
    ap_clk);
  output \flag_d_max8_3_2_reg_6041_reg[7] ;
  output \flag_d_max8_3_2_reg_6041_reg[6] ;
  output \flag_d_max8_3_2_reg_6041_reg[5] ;
  output \flag_d_max8_3_2_reg_6041_reg[4] ;
  output \flag_d_max8_3_2_reg_6041_reg[3] ;
  output \flag_d_max8_3_2_reg_6041_reg[2] ;
  output \flag_d_max8_3_2_reg_6041_reg[1] ;
  output \flag_d_max8_3_2_reg_6041_reg[0] ;
  output [0:0]b0_1_flag_d_max8_1_1_fu_3839_p1;
  input [8:0]ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586;
  input [8:0]Q;
  input [8:0]b0_reg_5463;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [8:8]b0_1_cast_i_i_fu_3803_p1;
  wire [0:0]b0_1_flag_d_max8_1_1_fu_3839_p1;
  wire [8:0]b0_reg_5463;
  wire \flag_d_max8_3_2_reg_6041[0]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[1]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[2]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[3]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[4]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[5]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[6]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[7]_i_3_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_100_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_120_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_121_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_122_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_123_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_124_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_125_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_126_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_127_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_129_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_130_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_131_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_132_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_133_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_134_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_135_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_136_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_138_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_139_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_140_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_141_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_142_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_143_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_144_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_145_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_147_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_148_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_149_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_150_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_151_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_152_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_153_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_154_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_172_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_173_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_174_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_175_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_176_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_177_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_178_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_179_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_181_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_182_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_183_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_184_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_185_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_186_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_187_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_188_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_189_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_190_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_191_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_192_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_193_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_194_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_195_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_196_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_197_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_198_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_199_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_200_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_201_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_202_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_203_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_204_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_213_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_214_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_215_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_216_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_217_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_218_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_219_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_220_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_221_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_222_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_223_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_224_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_225_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_226_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_227_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_228_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_229_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_230_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_231_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_232_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_233_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_234_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_235_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_236_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_237_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_238_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_239_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_240_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_241_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_242_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_243_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_244_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_30_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_31_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_32_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_33_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_34_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_35_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_36_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_37_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_39_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_40_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_41_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_42_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_43_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_44_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_45_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_46_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_66_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_67_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_68_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_69_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_70_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_71_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_72_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_73_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_75_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_76_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_77_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_78_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_79_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_80_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_81_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_82_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_84_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_85_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_86_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_87_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_88_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_89_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_90_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_91_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_93_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_94_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_95_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_96_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_97_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_98_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_99_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[0] ;
  wire \flag_d_max8_3_2_reg_6041_reg[1] ;
  wire \flag_d_max8_3_2_reg_6041_reg[2] ;
  wire \flag_d_max8_3_2_reg_6041_reg[3] ;
  wire \flag_d_max8_3_2_reg_6041_reg[4] ;
  wire \flag_d_max8_3_2_reg_6041_reg[5] ;
  wire \flag_d_max8_3_2_reg_6041_reg[6] ;
  wire \flag_d_max8_3_2_reg_6041_reg[7] ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_119_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_128_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_137_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_146_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_171_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_180_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_65_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_74_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_83_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_92_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[0]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[0]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_max8_3_2_reg_6041_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[0]_i_3 
       (.I0(b0_reg_5463[0]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[0]),
        .O(\flag_d_max8_3_2_reg_6041[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[1]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[1]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .O(\flag_d_max8_3_2_reg_6041_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[1]_i_3 
       (.I0(b0_reg_5463[1]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[1]),
        .O(\flag_d_max8_3_2_reg_6041[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[2]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[2]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_max8_3_2_reg_6041_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[2]_i_3 
       (.I0(b0_reg_5463[2]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[2]),
        .O(\flag_d_max8_3_2_reg_6041[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[3]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[3]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .O(\flag_d_max8_3_2_reg_6041_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[3]_i_3 
       (.I0(b0_reg_5463[3]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[3]),
        .O(\flag_d_max8_3_2_reg_6041[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[4]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[4]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_max8_3_2_reg_6041_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[4]_i_3 
       (.I0(b0_reg_5463[4]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[4]),
        .O(\flag_d_max8_3_2_reg_6041[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[5]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[5]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .O(\flag_d_max8_3_2_reg_6041_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[5]_i_3 
       (.I0(b0_reg_5463[5]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[5]),
        .O(\flag_d_max8_3_2_reg_6041[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[6]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[6]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_max8_3_2_reg_6041_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[6]_i_3 
       (.I0(b0_reg_5463[6]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[6]),
        .O(\flag_d_max8_3_2_reg_6041[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[7]_i_2 
       (.I0(\flag_d_max8_3_2_reg_6041[7]_i_3_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .O(\flag_d_max8_3_2_reg_6041_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[7]_i_3 
       (.I0(b0_reg_5463[7]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[7]),
        .O(\flag_d_max8_3_2_reg_6041[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_100 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_120 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_120_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_121 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_122 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_123 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_124 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_125 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_126 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_127 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_129 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_129_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_130 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_130_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_131 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_131_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_132 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_133 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_133_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_134 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_134_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_135 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_136 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_138 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_139 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_140 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_141 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_142 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_142_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_143 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_143_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_144 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_144_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_145 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_145_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_147 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_147_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_148 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_148_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_149 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_150 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_151 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_151_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_152 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_153 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_154 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_154_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_172 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_172_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_173 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_174 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_175 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_176 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_176_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_177 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_177_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_178 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_178_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_179 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_179_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_181 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_182 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_182_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_183 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_183_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_184 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_184_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_185 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_185_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_186 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_186_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_187 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_187_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_188 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_188_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_189 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_229_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\flag_d_max8_3_2_reg_6041[6]_i_3_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_189_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_190 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_230_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041[5]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\flag_d_max8_3_2_reg_6041[4]_i_3_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_190_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_191 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_231_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041[3]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\flag_d_max8_3_2_reg_6041[2]_i_3_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_191_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_192 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_232_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041[1]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\flag_d_max8_3_2_reg_6041[0]_i_3_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_192_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_3_2_reg_6041[8]_i_193 
       (.I0(\flag_d_max8_3_2_reg_6041[7]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .I4(\flag_d_max8_3_2_reg_6041[6]_i_3_n_0 ),
        .I5(\flag_d_max8_3_2_reg_6041[8]_i_233_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_193_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_3_2_reg_6041[8]_i_194 
       (.I0(\flag_d_max8_3_2_reg_6041[5]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .I4(\flag_d_max8_3_2_reg_6041[4]_i_3_n_0 ),
        .I5(\flag_d_max8_3_2_reg_6041[8]_i_234_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_194_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_3_2_reg_6041[8]_i_195 
       (.I0(\flag_d_max8_3_2_reg_6041[3]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .I4(\flag_d_max8_3_2_reg_6041[2]_i_3_n_0 ),
        .I5(\flag_d_max8_3_2_reg_6041[8]_i_235_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_3_2_reg_6041[8]_i_196 
       (.I0(\flag_d_max8_3_2_reg_6041[1]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .I4(\flag_d_max8_3_2_reg_6041[0]_i_3_n_0 ),
        .I5(\flag_d_max8_3_2_reg_6041[8]_i_236_n_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_196_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_197 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_197_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_198 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_198_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_199 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_199_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_200 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_200_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_201 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_201_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_202 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_202_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_203 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_203_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_204 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_204_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_213 
       (.I0(b0_reg_5463[7]),
        .I1(\flag_d_max8_3_2_reg_6041[8]_i_237_n_0 ),
        .I2(Q[6]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(b0_reg_5463[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_213_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_214 
       (.I0(b0_reg_5463[5]),
        .I1(\flag_d_max8_3_2_reg_6041[8]_i_238_n_0 ),
        .I2(Q[4]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(b0_reg_5463[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_215 
       (.I0(b0_reg_5463[3]),
        .I1(\flag_d_max8_3_2_reg_6041[8]_i_239_n_0 ),
        .I2(Q[2]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(b0_reg_5463[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \flag_d_max8_3_2_reg_6041[8]_i_216 
       (.I0(b0_reg_5463[1]),
        .I1(\flag_d_max8_3_2_reg_6041[8]_i_240_n_0 ),
        .I2(Q[0]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(b0_reg_5463[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_217 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[7]),
        .I3(b0_reg_5463[7]),
        .I4(\flag_d_max8_3_2_reg_6041[8]_i_241_n_0 ),
        .I5(b0_reg_5463[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_217_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_218 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[5]),
        .I3(b0_reg_5463[5]),
        .I4(\flag_d_max8_3_2_reg_6041[8]_i_242_n_0 ),
        .I5(b0_reg_5463[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_219 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[3]),
        .I3(b0_reg_5463[3]),
        .I4(\flag_d_max8_3_2_reg_6041[8]_i_243_n_0 ),
        .I5(b0_reg_5463[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_220 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[1]),
        .I3(b0_reg_5463[1]),
        .I4(\flag_d_max8_3_2_reg_6041[8]_i_244_n_0 ),
        .I5(b0_reg_5463[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_221 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_222 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_223 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_224 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_225 
       (.I0(Q[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_226 
       (.I0(Q[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_227 
       (.I0(Q[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_228 
       (.I0(Q[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_228_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_229 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[7]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_229_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_230 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[5]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_230_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_231 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[3]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_231_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_232 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[1]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_232_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_233 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_233_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_234 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_234_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_235 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_235_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_236 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_236_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_237 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[7]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_237_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_238 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[5]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_238_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_239 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[3]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_239_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_240 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[1]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_240_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_241 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_241_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_242 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_242_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_243 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_243_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_244 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_244_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[8]_i_3 
       (.I0(b0_1_cast_i_i_fu_3803_p1),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(b0_1_flag_d_max8_1_1_fu_3839_p1));
  LUT4 #(
    .INIT(16'h02A2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_30 
       (.I0(b0_1_cast_i_i_fu_3803_p1),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_34 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_35 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_36 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_37 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_39 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_40 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_41 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_42 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_43 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_44 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_45 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_46 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[8]_i_6 
       (.I0(b0_reg_5463[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I4(Q[8]),
        .O(b0_1_cast_i_i_fu_3803_p1));
  LUT4 #(
    .INIT(16'h02A2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_66 
       (.I0(b0_reg_5463[8]),
        .I1(Q[8]),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_67 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_68 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_69 
       (.I0(Q[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_70 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_71 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_72 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_73 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ),
        .I2(Q[8]),
        .I3(b0_reg_5463[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_75 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_76 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_77 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_78 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_79 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_80 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_81 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_82 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_86 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_88 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_89 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_90 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_91 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I3(b0_1_cast_i_i_fu_3803_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_93 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_94 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_95 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_96 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_97 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_98 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_99 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_99_n_0 ));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_119 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_172_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_173_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_174_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_175_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_119_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_176_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_177_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_178_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_179_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_128 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_181_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_182_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_183_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_184_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_128_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_185_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_186_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_187_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_188_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_137 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_189_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_190_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_191_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_192_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_137_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_193_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_194_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_195_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_196_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_146 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_197_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_198_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_199_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_200_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_146_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_201_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_202_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_203_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_204_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_171 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_171_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_213_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_214_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_215_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_216_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_171_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_217_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_218_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_219_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_220_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_180 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_180_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_221_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_222_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_223_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_224_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_180_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_225_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_226_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_227_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_228_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_27 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_66_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_67_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_68_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_69_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_27_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_70_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_71_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_72_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_73_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_28 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_75_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_76_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_77_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_78_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_28_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_79_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_80_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_81_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_82_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_29 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_84_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_85_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_86_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_87_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_29_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_88_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_89_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_90_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_91_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_38 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_93_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_94_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_95_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_96_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_38_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_97_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_98_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_99_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_100_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_65 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_119_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_120_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_121_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_122_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_123_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_65_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_124_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_125_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_126_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_127_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_7 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_29_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_30_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_31_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_32_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_33_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_34_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_35_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_36_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_37_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_74 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_128_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_74_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_129_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_130_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_131_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_132_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_74_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_133_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_134_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_135_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_136_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_8 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_38_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_39_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_40_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_41_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_42_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_8_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_43_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_44_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_45_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_46_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_83 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_137_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_138_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_139_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_140_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_141_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_83_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_142_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_143_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_144_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_145_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_92 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_146_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_147_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_148_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_149_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_150_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_92_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_151_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_152_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_153_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_154_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_34
   (D,
    \flag_d_min8_3_3_reg_6031_reg[31] ,
    \tmp_30_reg_6036_reg[7] ,
    \flag_d_min8_3_3_reg_6031_reg[6] ,
    \flag_d_min8_3_3_reg_6031_reg[5] ,
    \flag_d_min8_3_3_reg_6031_reg[4] ,
    \flag_d_min8_3_3_reg_6031_reg[3] ,
    \flag_d_min8_3_3_reg_6031_reg[2] ,
    \flag_d_min8_3_3_reg_6031_reg[1] ,
    \flag_d_min8_3_3_reg_6031_reg[0] ,
    Q,
    ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595,
    \ap_return_reg[7]_0 ,
    \ap_return_reg[6]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[0]_0 ,
    p_33_in,
    \ap_return_reg[31]_0 ,
    ap_clk);
  output [7:0]D;
  output \flag_d_min8_3_3_reg_6031_reg[31] ;
  output \tmp_30_reg_6036_reg[7] ;
  output \flag_d_min8_3_3_reg_6031_reg[6] ;
  output \flag_d_min8_3_3_reg_6031_reg[5] ;
  output \flag_d_min8_3_3_reg_6031_reg[4] ;
  output \flag_d_min8_3_3_reg_6031_reg[3] ;
  output \flag_d_min8_3_3_reg_6031_reg[2] ;
  output \flag_d_min8_3_3_reg_6031_reg[1] ;
  output \flag_d_min8_3_3_reg_6031_reg[0] ;
  input [8:0]Q;
  input [8:0]ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595;
  input \ap_return_reg[7]_0 ;
  input \ap_return_reg[6]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[0]_0 ;
  input p_33_in;
  input [8:0]\ap_return_reg[31]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_10_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_11_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_125_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_126_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_127_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_128_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_129_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_12_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_130_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_131_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_132_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_133_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_134_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_135_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_136_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_137_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_138_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_139_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_13_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_140_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_15_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_16_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_171_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_172_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_173_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_174_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_175_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_176_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_177_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_178_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_17_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_18_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_19_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_20_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_21_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_22_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_41_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_42_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_43_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_44_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_46_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_47_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_48_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_49_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_50_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_51_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_52_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_53_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_84_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_85_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_86_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_87_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_89_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_90_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_91_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_92_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_93_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_94_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_95_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_96_n_0 ;
  wire \flag_d_min8_3_2_reg_6025[7]_i_9_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_3 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_0 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_1 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_2 ;
  wire \flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_3 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_10_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_11_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_13_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_14_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_15_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_16_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_17_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_18_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_19_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_20_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_22_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_23_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_24_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_25_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_26_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_27_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_28_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_29_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_30_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_31_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_32_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_33_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_34_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_35_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_36_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_37_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_4_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_5_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_6_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_7_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_8_n_0 ;
  wire \flag_d_min8_3_3_reg_6031[31]_i_9_n_0 ;
  wire \flag_d_min8_3_3_reg_6031_reg[0] ;
  wire \flag_d_min8_3_3_reg_6031_reg[1] ;
  wire \flag_d_min8_3_3_reg_6031_reg[2] ;
  wire \flag_d_min8_3_3_reg_6031_reg[31] ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_0 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_1 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_2 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_3 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_0 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_1 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_2 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_3 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_1 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_2 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_3 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_0 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_1 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_2 ;
  wire \flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_3 ;
  wire \flag_d_min8_3_3_reg_6031_reg[3] ;
  wire \flag_d_min8_3_3_reg_6031_reg[4] ;
  wire \flag_d_min8_3_3_reg_6031_reg[5] ;
  wire \flag_d_min8_3_3_reg_6031_reg[6] ;
  wire p_33_in;
  wire \tmp_30_reg_6036_reg[7] ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_83_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_88_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_3_2_reg_6025[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_125 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_171_n_0 ),
        .I2(\ap_return_reg[6]_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_126 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_172_n_0 ),
        .I2(\ap_return_reg[4]_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_127 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_173_n_0 ),
        .I2(\ap_return_reg[2]_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_128 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\flag_d_min8_3_2_reg_6025[7]_i_174_n_0 ),
        .I2(\ap_return_reg[0]_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .I4(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_128_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_3_2_reg_6025[7]_i_129 
       (.I0(\flag_d_min8_3_2_reg_6025[7]_i_175_n_0 ),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .I4(\ap_return_reg[6]_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_3_2_reg_6025[7]_i_130 
       (.I0(\flag_d_min8_3_2_reg_6025[7]_i_176_n_0 ),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .I4(\ap_return_reg[4]_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_130_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_3_2_reg_6025[7]_i_131 
       (.I0(\flag_d_min8_3_2_reg_6025[7]_i_177_n_0 ),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .I4(\ap_return_reg[2]_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_131_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_3_2_reg_6025[7]_i_132 
       (.I0(\flag_d_min8_3_2_reg_6025[7]_i_178_n_0 ),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .I4(\ap_return_reg[0]_0 ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_132_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_133 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_134 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_135 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_136 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_137 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_138 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_139 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_2_reg_6025[7]_i_140 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_140_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_16 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_171 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_171_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_172 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_172_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_173 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_173_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_174 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_174_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_3_2_reg_6025[7]_i_175 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_175_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_3_2_reg_6025[7]_i_176 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_176_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_3_2_reg_6025[7]_i_177 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_177_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_3_2_reg_6025[7]_i_178 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .I2(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_178_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_18 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_20 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_21 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_22 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_41 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_42 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_43 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_44 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_46 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_47 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_48 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_53 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_86 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_3_2_reg_6025[7]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_89 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_2_reg_6025[7]_i_9 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_90 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_91 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_2_reg_6025[7]_i_92 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_93 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_94 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_95 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_2_reg_6025[7]_i_96 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_2_reg_6025[7]_i_96_n_0 ));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_14 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_46_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_47_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_48_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_49_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_14_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_50_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_51_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_52_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_53_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_3 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_9_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_10_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_11_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_12_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_13_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_4 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_14_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_15_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_16_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_17_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_18_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_19_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_20_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_21_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_22_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_40 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_40_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_84_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_85_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_86_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_87_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_45 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_89_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_90_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_91_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_92_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_45_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_93_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_94_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_95_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_96_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_8 
       (.CI(\flag_d_min8_3_2_reg_6025_reg[7]_i_40_n_0 ),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_41_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_42_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_43_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_44_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_83 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_125_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_126_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_127_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_128_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_83_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_129_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_130_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_131_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_132_n_0 }));
  CARRY4 \flag_d_min8_3_2_reg_6025_reg[7]_i_88 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_0 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_1 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_2 ,\flag_d_min8_3_2_reg_6025_reg[7]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_2_reg_6025[7]_i_133_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_134_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_135_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_136_n_0 }),
        .O(\NLW_flag_d_min8_3_2_reg_6025_reg[7]_i_88_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_2_reg_6025[7]_i_137_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_138_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_139_n_0 ,\flag_d_min8_3_2_reg_6025[7]_i_140_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[0]_i_1 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[0]),
        .O(\flag_d_min8_3_3_reg_6031_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[1]_i_1 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[1]),
        .O(\flag_d_min8_3_3_reg_6031_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[2]_i_1 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[2]),
        .O(\flag_d_min8_3_3_reg_6031_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[31]_i_1 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[8]),
        .O(\flag_d_min8_3_3_reg_6031_reg[31] ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_10 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_11 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_13 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_14 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_15 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_16 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_17 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_18 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_19 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_20 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_22 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_23 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_24 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_25 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_26 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_27 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_28 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_29 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_30 
       (.I0(Q[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_31 
       (.I0(Q[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_32 
       (.I0(Q[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_33 
       (.I0(Q[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_3_reg_6031[31]_i_34 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_3_reg_6031[31]_i_35 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_3_reg_6031[31]_i_36 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_3_3_reg_6031[31]_i_37 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_4 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_5 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_6 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_3_3_reg_6031[31]_i_7 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_8 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_3_3_reg_6031[31]_i_9 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_3_3_reg_6031[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[3]_i_1 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[3]),
        .O(\flag_d_min8_3_3_reg_6031_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[4]_i_1 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[4]),
        .O(\flag_d_min8_3_3_reg_6031_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[5]_i_1 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\flag_d_min8_3_3_reg_6031_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_3_3_reg_6031[6]_i_1 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\flag_d_min8_3_3_reg_6031_reg[6] ));
  CARRY4 \flag_d_min8_3_3_reg_6031_reg[31]_i_12 
       (.CI(\flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_0 ),
        .CO({\flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_0 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_1 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_2 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_3_reg_6031[31]_i_22_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_23_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_24_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_25_n_0 }),
        .O(\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_3_reg_6031[31]_i_26_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_27_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_28_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_29_n_0 }));
  CARRY4 \flag_d_min8_3_3_reg_6031_reg[31]_i_2 
       (.CI(\flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_0 ),
        .CO({\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_1 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_2 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_3_reg_6031[31]_i_4_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_5_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_6_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_7_n_0 }),
        .O(\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_3_reg_6031[31]_i_8_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_9_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_10_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_11_n_0 }));
  CARRY4 \flag_d_min8_3_3_reg_6031_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_0 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_1 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_2 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_3_reg_6031[31]_i_30_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_31_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_32_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_33_n_0 }),
        .O(\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_3_reg_6031[31]_i_34_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_35_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_36_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_37_n_0 }));
  CARRY4 \flag_d_min8_3_3_reg_6031_reg[31]_i_3 
       (.CI(\flag_d_min8_3_3_reg_6031_reg[31]_i_12_n_0 ),
        .CO({\flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_0 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_1 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_2 ,\flag_d_min8_3_3_reg_6031_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_3_3_reg_6031[31]_i_13_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_14_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_15_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_16_n_0 }),
        .O(\NLW_flag_d_min8_3_3_reg_6031_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_3_3_reg_6031[31]_i_17_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_18_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_19_n_0 ,\flag_d_min8_3_3_reg_6031[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_30_reg_6036[7]_i_1 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_3_3_reg_6031_reg[31]_i_2_n_0 ),
        .I2(Q[7]),
        .O(\tmp_30_reg_6036_reg[7] ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_35
   (D,
    \tmp_46_reg_6052_reg[8] ,
    \flag_d_max8_3_3_reg_6047_reg[7] ,
    \flag_d_max8_3_3_reg_6047_reg[6] ,
    \flag_d_max8_3_3_reg_6047_reg[5] ,
    \flag_d_max8_3_3_reg_6047_reg[4] ,
    \flag_d_max8_3_3_reg_6047_reg[3] ,
    \flag_d_max8_3_3_reg_6047_reg[2] ,
    \flag_d_max8_3_3_reg_6047_reg[1] ,
    \flag_d_max8_3_3_reg_6047_reg[0] ,
    Q,
    ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595,
    \ap_return_reg[7]_0 ,
    \ap_return_reg[6]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[0]_0 ,
    b0_1_flag_d_max8_1_1_fu_3839_p1,
    p_33_in,
    \ap_return_reg[31]_0 ,
    ap_clk);
  output [8:0]D;
  output \tmp_46_reg_6052_reg[8] ;
  output \flag_d_max8_3_3_reg_6047_reg[7] ;
  output \flag_d_max8_3_3_reg_6047_reg[6] ;
  output \flag_d_max8_3_3_reg_6047_reg[5] ;
  output \flag_d_max8_3_3_reg_6047_reg[4] ;
  output \flag_d_max8_3_3_reg_6047_reg[3] ;
  output \flag_d_max8_3_3_reg_6047_reg[2] ;
  output \flag_d_max8_3_3_reg_6047_reg[1] ;
  output \flag_d_max8_3_3_reg_6047_reg[0] ;
  input [8:0]Q;
  input [8:0]ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595;
  input \ap_return_reg[7]_0 ;
  input \ap_return_reg[6]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[0]_0 ;
  input [0:0]b0_1_flag_d_max8_1_1_fu_3839_p1;
  input p_33_in;
  input [8:0]\ap_return_reg[31]_0 ;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [0:0]b0_1_flag_d_max8_1_1_fu_3839_p1;
  wire \flag_d_max8_3_2_reg_6041[8]_i_102_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_103_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_104_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_105_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_106_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_107_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_108_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_109_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_10_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_111_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_112_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_113_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_114_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_115_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_116_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_117_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_118_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_11_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_12_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_13_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_14_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_155_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_156_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_157_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_158_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_159_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_15_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_160_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_161_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_162_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_163_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_164_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_165_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_166_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_167_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_168_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_169_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_16_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_170_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_17_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_19_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_205_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_206_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_207_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_208_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_209_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_20_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_210_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_211_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_212_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_21_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_22_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_23_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_24_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_25_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_26_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_48_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_49_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_50_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_51_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_52_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_53_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_54_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_55_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_57_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_58_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_59_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_60_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_61_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_62_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_63_n_0 ;
  wire \flag_d_max8_3_2_reg_6041[8]_i_64_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_3 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_0 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_1 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_2 ;
  wire \flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_3 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_10_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_11_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_13_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_14_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_15_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_16_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_17_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_18_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_19_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_20_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_22_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_23_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_24_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_25_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_26_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_27_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_28_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_29_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_30_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_31_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_32_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_33_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_34_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_35_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_36_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_37_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_4_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_5_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_6_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_7_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_8_n_0 ;
  wire \flag_d_max8_3_3_reg_6047[0]_i_9_n_0 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0] ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_0 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_1 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_2 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_3 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_0 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_1 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_2 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_3 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_1 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_2 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_3 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_0 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_1 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_2 ;
  wire \flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_3 ;
  wire \flag_d_max8_3_3_reg_6047_reg[1] ;
  wire \flag_d_max8_3_3_reg_6047_reg[2] ;
  wire \flag_d_max8_3_3_reg_6047_reg[3] ;
  wire \flag_d_max8_3_3_reg_6047_reg[4] ;
  wire \flag_d_max8_3_3_reg_6047_reg[5] ;
  wire \flag_d_max8_3_3_reg_6047_reg[6] ;
  wire \flag_d_max8_3_3_reg_6047_reg[7] ;
  wire p_33_in;
  wire \tmp_46_reg_6052_reg[8] ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_101_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_110_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_47_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_return_reg[31]_0 [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h02A2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_10 
       (.I0(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I2(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_105 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_106 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_107 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_108 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_109 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_111 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_112 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_113 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_114 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_115 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_116 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_117 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_118 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_14 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_155 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_205_n_0 ),
        .I1(\ap_return_reg[7]_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\ap_return_reg[6]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_156 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_206_n_0 ),
        .I1(\ap_return_reg[5]_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\ap_return_reg[4]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_157 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_207_n_0 ),
        .I1(\ap_return_reg[3]_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\ap_return_reg[2]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_158 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_208_n_0 ),
        .I1(\ap_return_reg[1]_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\ap_return_reg[0]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_158_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_3_2_reg_6041[8]_i_159 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_209_n_0 ),
        .I1(\ap_return_reg[6]_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_16 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_3_2_reg_6041[8]_i_160 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_210_n_0 ),
        .I1(\ap_return_reg[4]_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_160_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_3_2_reg_6041[8]_i_161 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_211_n_0 ),
        .I1(\ap_return_reg[2]_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_161_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_3_2_reg_6041[8]_i_162 
       (.I0(\flag_d_max8_3_2_reg_6041[8]_i_212_n_0 ),
        .I1(\ap_return_reg[0]_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_162_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_163 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_164 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_164_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_165 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_165_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_166 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_166_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_167 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_168 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_168_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_169 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_17 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_2_reg_6041[8]_i_170 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_170_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_3_2_reg_6041[8]_i_2 
       (.I0(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_20 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_205 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_205_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_206 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_206_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_207 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_207_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_2_reg_6041[8]_i_208 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_208_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_209 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[7]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\ap_return_reg[7]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_209_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_21 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_210 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[5]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\ap_return_reg[5]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_210_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_211 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[3]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\ap_return_reg[3]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_211_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_212 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[1]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\ap_return_reg[1]_0 ),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_212_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_22 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_23 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_24 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_25 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_26 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_48 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_52 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_53 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_54 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_3_2_reg_6041[8]_i_55 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .I3(b0_1_flag_d_max8_1_1_fu_3839_p1),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_57 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_58 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_59 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_2_reg_6041[8]_i_60 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_62 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_63 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_2_reg_6041[8]_i_64 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595[8]),
        .O(\flag_d_max8_3_2_reg_6041[8]_i_64_n_0 ));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_101 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_155_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_156_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_157_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_158_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_101_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_159_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_160_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_161_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_162_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_110 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_163_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_164_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_165_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_166_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_110_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_167_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_168_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_169_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_170_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_18 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_57_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_58_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_59_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_60_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_18_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_61_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_62_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_63_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_64_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_4 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_10_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_11_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_12_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_13_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_14_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_15_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_16_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_17_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_47 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_101_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_102_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_103_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_104_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_105_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_47_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_106_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_107_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_108_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_109_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_5 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_18_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_19_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_20_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_21_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_22_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_23_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_24_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_25_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_26_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_56 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_110_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_111_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_112_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_113_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_114_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_56_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_115_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_116_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_117_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_118_n_0 }));
  CARRY4 \flag_d_max8_3_2_reg_6041_reg[8]_i_9 
       (.CI(\flag_d_max8_3_2_reg_6041_reg[8]_i_47_n_0 ),
        .CO({\flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_0 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_1 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_2 ,\flag_d_max8_3_2_reg_6041_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_2_reg_6041[8]_i_48_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_49_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_50_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_51_n_0 }),
        .O(\NLW_flag_d_max8_3_2_reg_6041_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_2_reg_6041[8]_i_52_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_53_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_54_n_0 ,\flag_d_max8_3_2_reg_6041[8]_i_55_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[0]_i_1 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[0]),
        .O(\flag_d_max8_3_3_reg_6047_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_10 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_11 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_13 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_14 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_16 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_17 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_18 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_19 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_20 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_22 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_23 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_24 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_25 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_26 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_27 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_28 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_29 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_3_reg_6047[0]_i_30 
       (.I0(Q[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_3_reg_6047[0]_i_31 
       (.I0(Q[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_3_reg_6047[0]_i_32 
       (.I0(Q[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_d_max8_3_3_reg_6047[0]_i_33 
       (.I0(Q[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_3_reg_6047[0]_i_34 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_3_reg_6047[0]_i_35 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_3_reg_6047[0]_i_36 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_3_3_reg_6047[0]_i_37 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_4 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_5 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_6 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_3_3_reg_6047[0]_i_7 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(Q[8]),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_8 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_3_3_reg_6047[0]_i_9 
       (.I0(Q[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_3_3_reg_6047[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[1]_i_1 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[1]),
        .O(\flag_d_max8_3_3_reg_6047_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[2]_i_1 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[2]),
        .O(\flag_d_max8_3_3_reg_6047_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[3]_i_1 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[3]),
        .O(\flag_d_max8_3_3_reg_6047_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[4]_i_1 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[4]),
        .O(\flag_d_max8_3_3_reg_6047_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[5]_i_1 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\flag_d_max8_3_3_reg_6047_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[6]_i_1 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\flag_d_max8_3_3_reg_6047_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_3_3_reg_6047[7]_i_1 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[7]),
        .O(\flag_d_max8_3_3_reg_6047_reg[7] ));
  CARRY4 \flag_d_max8_3_3_reg_6047_reg[0]_i_12 
       (.CI(\flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_0 ),
        .CO({\flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_0 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_1 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_2 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_3_reg_6047[0]_i_22_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_23_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_24_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_25_n_0 }),
        .O(\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_3_reg_6047[0]_i_26_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_27_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_28_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_29_n_0 }));
  CARRY4 \flag_d_max8_3_3_reg_6047_reg[0]_i_2 
       (.CI(\flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_0 ),
        .CO({\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_1 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_2 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_3_reg_6047[0]_i_4_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_5_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_6_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_7_n_0 }),
        .O(\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_3_reg_6047[0]_i_8_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_9_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_10_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_11_n_0 }));
  CARRY4 \flag_d_max8_3_3_reg_6047_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_0 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_1 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_2 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_3_reg_6047[0]_i_30_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_31_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_32_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_33_n_0 }),
        .O(\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_3_reg_6047[0]_i_34_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_35_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_36_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_37_n_0 }));
  CARRY4 \flag_d_max8_3_3_reg_6047_reg[0]_i_3 
       (.CI(\flag_d_max8_3_3_reg_6047_reg[0]_i_12_n_0 ),
        .CO({\flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_0 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_1 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_2 ,\flag_d_max8_3_3_reg_6047_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_3_3_reg_6047[0]_i_13_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_14_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_15_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_16_n_0 }),
        .O(\NLW_flag_d_max8_3_3_reg_6047_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_3_3_reg_6047[0]_i_17_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_18_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_19_n_0 ,\flag_d_max8_3_3_reg_6047[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_46_reg_6052[8]_i_1 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_3_3_reg_6047_reg[0]_i_2_n_0 ),
        .I2(Q[8]),
        .O(\tmp_46_reg_6052_reg[8] ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_36
   (\flag_d_min8_7_2_reg_6057_reg[1] ,
    \flag_d_min8_7_2_reg_6057_reg[0] ,
    \flag_d_min8_7_2_reg_6057_reg[3] ,
    \flag_d_min8_7_2_reg_6057_reg[2] ,
    \flag_d_min8_7_2_reg_6057_reg[5] ,
    \flag_d_min8_7_2_reg_6057_reg[4] ,
    \flag_d_min8_7_2_reg_6057_reg[7] ,
    \flag_d_min8_7_2_reg_6057_reg[6] ,
    ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682,
    ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644,
    Q,
    CO,
    flag_d_min8_3_3_reg_6031,
    \flag_d_min8_3_2_reg_6025_reg[1] ,
    \flag_d_min8_3_2_reg_6025_reg[3] ,
    \flag_d_min8_3_2_reg_6025_reg[5] ,
    tmp_30_reg_6036,
    \flag_d_min8_3_2_reg_6025_reg[7] ,
    p_33_in,
    D,
    ap_clk);
  output \flag_d_min8_7_2_reg_6057_reg[1] ;
  output \flag_d_min8_7_2_reg_6057_reg[0] ;
  output \flag_d_min8_7_2_reg_6057_reg[3] ;
  output \flag_d_min8_7_2_reg_6057_reg[2] ;
  output \flag_d_min8_7_2_reg_6057_reg[5] ;
  output \flag_d_min8_7_2_reg_6057_reg[4] ;
  output \flag_d_min8_7_2_reg_6057_reg[7] ;
  output \flag_d_min8_7_2_reg_6057_reg[6] ;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644;
  input [7:0]Q;
  input [0:0]CO;
  input [6:0]flag_d_min8_3_3_reg_6031;
  input \flag_d_min8_3_2_reg_6025_reg[1] ;
  input \flag_d_min8_3_2_reg_6025_reg[3] ;
  input \flag_d_min8_3_2_reg_6025_reg[5] ;
  input [0:0]tmp_30_reg_6036;
  input \flag_d_min8_3_2_reg_6025_reg[7] ;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire \flag_d_min8_3_2_reg_6025_reg[1] ;
  wire \flag_d_min8_3_2_reg_6025_reg[3] ;
  wire \flag_d_min8_3_2_reg_6025_reg[5] ;
  wire \flag_d_min8_3_2_reg_6025_reg[7] ;
  wire [6:0]flag_d_min8_3_3_reg_6031;
  wire \flag_d_min8_7_2_reg_6057[0]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[0]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[1]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[1]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[2]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[2]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[3]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[3]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[4]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[4]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[5]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[5]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[6]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[6]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_101_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_102_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_103_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_104_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_106_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_107_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_108_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_109_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_110_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_111_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_112_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_113_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_115_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_116_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_117_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_118_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_120_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_121_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_122_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_123_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_124_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_125_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_126_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_127_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_150_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_151_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_152_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_153_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_155_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_156_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_157_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_158_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_159_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_160_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_161_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_162_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_163_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_164_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_165_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_166_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_167_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_168_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_169_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_170_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_171_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_172_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_173_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_174_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_175_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_176_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_177_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_178_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_195_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_196_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_197_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_198_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_199_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_200_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_201_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_202_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_204_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_205_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_206_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_207_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_208_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_209_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_210_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_211_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_212_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_213_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_214_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_215_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_216_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_217_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_218_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_219_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_224_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_225_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_226_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_227_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_228_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_229_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_230_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_231_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_232_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_233_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_234_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_235_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_25_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_27_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_28_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_29_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_30_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_31_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_33_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_34_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_35_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_36_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_37_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_38_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_39_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_40_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_5_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_61_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_62_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_63_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_64_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_65_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_68_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_69_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_70_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_71_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_73_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_74_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_75_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_76_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_77_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_78_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_79_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_80_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[0] ;
  wire \flag_d_min8_7_2_reg_6057_reg[1] ;
  wire \flag_d_min8_7_2_reg_6057_reg[2] ;
  wire \flag_d_min8_7_2_reg_6057_reg[3] ;
  wire \flag_d_min8_7_2_reg_6057_reg[4] ;
  wire \flag_d_min8_7_2_reg_6057_reg[5] ;
  wire \flag_d_min8_7_2_reg_6057_reg[6] ;
  wire \flag_d_min8_7_2_reg_6057_reg[7] ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_3 ;
  wire p_33_in;
  wire [0:0]tmp_30_reg_6036;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_100_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_105_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_114_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_119_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_149_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_154_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_203_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_67_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_72_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[0]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[0]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .O(\flag_d_min8_7_2_reg_6057_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[0]_i_3 
       (.I0(Q[0]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[0]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[0]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[0]_i_4 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .O(\flag_d_min8_7_2_reg_6057[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[1]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[1]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .O(\flag_d_min8_7_2_reg_6057_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[1]_i_3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[1]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[1]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[1]_i_4 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .O(\flag_d_min8_7_2_reg_6057[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[2]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[2]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .O(\flag_d_min8_7_2_reg_6057_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[2]_i_3 
       (.I0(Q[2]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[2]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[2]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[2]_i_4 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .O(\flag_d_min8_7_2_reg_6057[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[3]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[3]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .O(\flag_d_min8_7_2_reg_6057_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[3]_i_3 
       (.I0(Q[3]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[3]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[3]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[3]_i_4 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .O(\flag_d_min8_7_2_reg_6057[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[4]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[4]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .O(\flag_d_min8_7_2_reg_6057_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[4]_i_3 
       (.I0(Q[4]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[4]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[4]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[4]_i_4 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .O(\flag_d_min8_7_2_reg_6057[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[5]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[5]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .O(\flag_d_min8_7_2_reg_6057_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[5]_i_3 
       (.I0(Q[5]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[5]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[5]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[5]_i_4 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .O(\flag_d_min8_7_2_reg_6057[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[6]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[6]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .O(\flag_d_min8_7_2_reg_6057_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[6]_i_3 
       (.I0(Q[6]),
        .I1(CO),
        .I2(flag_d_min8_3_3_reg_6031[6]),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[6]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[6]_i_4 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .O(\flag_d_min8_7_2_reg_6057[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_101 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_106 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_107 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_108 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_109 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_110 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_111 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_112 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_113 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_115 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_116 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_117 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_117_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_118 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_120 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_121 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_122 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_123 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_124 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_125 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_125_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_126 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_127 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_127_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_150 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_150_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_151 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_152 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_153 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_155 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_155_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_156 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_157 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_157_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_158 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_158_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_159 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_159_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_160 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_160_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_161 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_161_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_162 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_163 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_5_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_212_n_0 ),
        .I2(\flag_d_min8_7_2_reg_6057[6]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_164 
       (.I0(\flag_d_min8_7_2_reg_6057[5]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_213_n_0 ),
        .I2(\flag_d_min8_7_2_reg_6057[4]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_165 
       (.I0(\flag_d_min8_7_2_reg_6057[3]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_214_n_0 ),
        .I2(\flag_d_min8_7_2_reg_6057[2]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_166 
       (.I0(\flag_d_min8_7_2_reg_6057[1]_i_3_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_215_n_0 ),
        .I2(\flag_d_min8_7_2_reg_6057[0]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_166_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_7_2_reg_6057[7]_i_167 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_216_n_0 ),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .I4(\flag_d_min8_7_2_reg_6057[6]_i_3_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_167_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_7_2_reg_6057[7]_i_168 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_217_n_0 ),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .I4(\flag_d_min8_7_2_reg_6057[4]_i_3_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_168_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_7_2_reg_6057[7]_i_169 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_218_n_0 ),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .I4(\flag_d_min8_7_2_reg_6057[2]_i_3_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \flag_d_min8_7_2_reg_6057[7]_i_170 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_219_n_0 ),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .I4(\flag_d_min8_7_2_reg_6057[0]_i_3_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_171 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_171_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_172 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_172_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_173 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_174 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_175 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_176 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_176_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_177 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_177_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_178 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_195 
       (.I0(\flag_d_min8_3_2_reg_6025_reg[7] ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_25_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[6]),
        .I3(CO),
        .I4(Q[6]),
        .I5(\flag_d_min8_7_2_reg_6057[6]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_196 
       (.I0(\flag_d_min8_3_2_reg_6025_reg[5] ),
        .I1(\flag_d_min8_7_2_reg_6057[5]_i_4_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[4]),
        .I3(CO),
        .I4(Q[4]),
        .I5(\flag_d_min8_7_2_reg_6057[4]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_197 
       (.I0(\flag_d_min8_3_2_reg_6025_reg[3] ),
        .I1(\flag_d_min8_7_2_reg_6057[3]_i_4_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[2]),
        .I3(CO),
        .I4(Q[2]),
        .I5(\flag_d_min8_7_2_reg_6057[2]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_198 
       (.I0(\flag_d_min8_3_2_reg_6025_reg[1] ),
        .I1(\flag_d_min8_7_2_reg_6057[1]_i_4_n_0 ),
        .I2(flag_d_min8_3_3_reg_6031[0]),
        .I3(CO),
        .I4(Q[0]),
        .I5(\flag_d_min8_7_2_reg_6057[0]_i_4_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_198_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_min8_7_2_reg_6057[7]_i_199 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_224_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[6]_i_4_n_0 ),
        .I2(Q[6]),
        .I3(CO),
        .I4(flag_d_min8_3_3_reg_6031[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_199_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[7]_i_2 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_5_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .O(\flag_d_min8_7_2_reg_6057_reg[7] ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_min8_7_2_reg_6057[7]_i_200 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_225_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[4]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(CO),
        .I4(flag_d_min8_3_3_reg_6031[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_200_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_min8_7_2_reg_6057[7]_i_201 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_226_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[2]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(CO),
        .I4(flag_d_min8_3_3_reg_6031[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_201_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_min8_7_2_reg_6057[7]_i_202 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_227_n_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[0]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(CO),
        .I4(flag_d_min8_3_3_reg_6031[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_202_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_204 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_205 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_205_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_206 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_206_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_207 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_207_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_208 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_208_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_209 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_209_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_210 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_210_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_211 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_211_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_212 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_212_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_213 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_213_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_214 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_214_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_215 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_215_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_7_2_reg_6057[7]_i_216 
       (.I0(\flag_d_min8_7_2_reg_6057[7]_i_5_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_216_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_7_2_reg_6057[7]_i_217 
       (.I0(\flag_d_min8_7_2_reg_6057[5]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_217_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_7_2_reg_6057[7]_i_218 
       (.I0(\flag_d_min8_7_2_reg_6057[3]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_218_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \flag_d_min8_7_2_reg_6057[7]_i_219 
       (.I0(\flag_d_min8_7_2_reg_6057[1]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .I2(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_224 
       (.I0(tmp_30_reg_6036),
        .I1(CO),
        .I2(Q[7]),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[7] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_225 
       (.I0(flag_d_min8_3_3_reg_6031[5]),
        .I1(CO),
        .I2(Q[5]),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[5] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_225_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_226 
       (.I0(flag_d_min8_3_3_reg_6031[3]),
        .I1(CO),
        .I2(Q[3]),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[3] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_227 
       (.I0(flag_d_min8_3_3_reg_6031[1]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[1] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_228 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_229 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_230 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_231 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_232 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_233 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_234 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_235 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_235_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_25 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_27 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_28 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_29 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_30 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_33 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_36 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_37 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_38 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_39 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_40 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_min8_7_2_reg_6057[7]_i_5 
       (.I0(Q[7]),
        .I1(CO),
        .I2(tmp_30_reg_6036),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[7]_i_25_n_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_62 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_63 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_64 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_65 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_68 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_69 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_70 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_71 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_73 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_74 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_75 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_76 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_77 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_78 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_79 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_80 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_80_n_0 ));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_100 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_100_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_150_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_151_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_152_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_153_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_105 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_155_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_156_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_157_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_158_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_105_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_159_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_160_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_161_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_162_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_114 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_163_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_164_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_165_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_166_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_114_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_167_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_168_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_169_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_170_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_119 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_171_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_172_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_173_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_174_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_119_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_175_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_176_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_177_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_178_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_149 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_149_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_195_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_196_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_197_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_198_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_149_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_199_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_200_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_201_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_202_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_154 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_154_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_204_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_205_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_206_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_207_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_154_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_208_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_209_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_210_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_211_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_203 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_203_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_228_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_229_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_230_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_231_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_203_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_232_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_233_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_234_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_235_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_24 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_61_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_24_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_62_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_63_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_64_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_65_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_26 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_26_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_68_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_69_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_70_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_71_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_32 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_73_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_74_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_75_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_76_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_32_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_77_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_78_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_79_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_80_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_6 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_26_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_27_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_28_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_29_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_30_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_31_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_60 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_100_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_60_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_101_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_102_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_103_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_104_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_66 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_105_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_106_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_107_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_108_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_109_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_66_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_110_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_111_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_112_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_113_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_67 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_114_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_67_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_115_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_116_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_117_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_118_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_7 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_32_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_33_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_34_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_35_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_36_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_37_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_38_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_39_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_40_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_72 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_119_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_120_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_121_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_122_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_123_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_72_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_124_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_125_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_126_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_127_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_37
   (\flag_d_max8_7_2_reg_6073_reg[1] ,
    \flag_d_max8_7_2_reg_6073_reg[0] ,
    \flag_d_max8_7_2_reg_6073_reg[3] ,
    \flag_d_max8_7_2_reg_6073_reg[2] ,
    \flag_d_max8_7_2_reg_6073_reg[5] ,
    \flag_d_max8_7_2_reg_6073_reg[4] ,
    \flag_d_max8_7_2_reg_6073_reg[7] ,
    \flag_d_max8_7_2_reg_6073_reg[6] ,
    b0_1_2_flag_d_max8_5_1_fu_4151_p1,
    ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682,
    ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644,
    Q,
    CO,
    flag_d_max8_3_3_reg_6047,
    \flag_d_max8_3_2_reg_6041_reg[1] ,
    \flag_d_max8_3_2_reg_6041_reg[0] ,
    \flag_d_max8_3_2_reg_6041_reg[3] ,
    \flag_d_max8_3_2_reg_6041_reg[2] ,
    \flag_d_max8_3_2_reg_6041_reg[5] ,
    \flag_d_max8_3_2_reg_6041_reg[4] ,
    \flag_d_max8_3_2_reg_6041_reg[7] ,
    \flag_d_max8_3_2_reg_6041_reg[6] ,
    tmp_46_reg_6052,
    p_33_in,
    D,
    ap_clk);
  output \flag_d_max8_7_2_reg_6073_reg[1] ;
  output \flag_d_max8_7_2_reg_6073_reg[0] ;
  output \flag_d_max8_7_2_reg_6073_reg[3] ;
  output \flag_d_max8_7_2_reg_6073_reg[2] ;
  output \flag_d_max8_7_2_reg_6073_reg[5] ;
  output \flag_d_max8_7_2_reg_6073_reg[4] ;
  output \flag_d_max8_7_2_reg_6073_reg[7] ;
  output \flag_d_max8_7_2_reg_6073_reg[6] ;
  output [0:0]b0_1_2_flag_d_max8_5_1_fu_4151_p1;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644;
  input [8:0]Q;
  input [0:0]CO;
  input [7:0]flag_d_max8_3_3_reg_6047;
  input \flag_d_max8_3_2_reg_6041_reg[1] ;
  input \flag_d_max8_3_2_reg_6041_reg[0] ;
  input \flag_d_max8_3_2_reg_6041_reg[3] ;
  input \flag_d_max8_3_2_reg_6041_reg[2] ;
  input \flag_d_max8_3_2_reg_6041_reg[5] ;
  input \flag_d_max8_3_2_reg_6041_reg[4] ;
  input \flag_d_max8_3_2_reg_6041_reg[7] ;
  input \flag_d_max8_3_2_reg_6041_reg[6] ;
  input [0:0]tmp_46_reg_6052;
  input p_33_in;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [8:8]b0_1_2_cast_i_i_fu_4115_p1;
  wire [0:0]b0_1_2_flag_d_max8_5_1_fu_4151_p1;
  wire \flag_d_max8_3_2_reg_6041_reg[0] ;
  wire \flag_d_max8_3_2_reg_6041_reg[1] ;
  wire \flag_d_max8_3_2_reg_6041_reg[2] ;
  wire \flag_d_max8_3_2_reg_6041_reg[3] ;
  wire \flag_d_max8_3_2_reg_6041_reg[4] ;
  wire \flag_d_max8_3_2_reg_6041_reg[5] ;
  wire \flag_d_max8_3_2_reg_6041_reg[6] ;
  wire \flag_d_max8_3_2_reg_6041_reg[7] ;
  wire [7:0]flag_d_max8_3_3_reg_6047;
  wire \flag_d_max8_7_2_reg_6073[0]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[0]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[1]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[1]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[2]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[2]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[3]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[3]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[4]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[4]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[5]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[5]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[6]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[6]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[7]_i_3_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[7]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_100_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_129_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_130_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_131_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_132_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_134_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_135_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_136_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_137_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_138_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_139_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_140_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_141_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_143_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_144_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_145_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_146_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_147_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_148_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_149_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_150_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_152_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_153_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_154_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_155_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_156_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_157_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_158_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_159_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_186_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_187_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_188_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_189_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_191_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_192_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_193_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_194_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_195_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_196_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_197_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_198_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_199_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_200_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_201_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_202_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_203_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_204_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_205_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_206_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_207_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_208_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_209_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_210_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_211_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_212_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_213_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_214_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_231_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_232_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_233_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_234_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_235_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_236_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_237_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_238_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_240_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_241_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_242_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_243_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_244_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_245_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_246_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_247_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_248_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_249_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_250_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_251_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_252_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_253_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_254_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_255_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_264_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_265_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_266_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_267_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_268_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_269_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_270_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_271_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_272_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_273_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_274_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_275_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_29_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_31_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_32_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_33_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_34_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_35_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_36_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_37_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_38_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_40_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_41_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_42_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_43_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_44_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_45_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_46_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_47_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_76_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_78_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_79_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_80_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_81_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_84_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_85_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_86_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_87_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_88_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_89_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_90_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_91_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_93_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_94_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_95_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_96_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_97_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_98_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_99_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[0] ;
  wire \flag_d_max8_7_2_reg_6073_reg[1] ;
  wire \flag_d_max8_7_2_reg_6073_reg[2] ;
  wire \flag_d_max8_7_2_reg_6073_reg[3] ;
  wire \flag_d_max8_7_2_reg_6073_reg[4] ;
  wire \flag_d_max8_7_2_reg_6073_reg[5] ;
  wire \flag_d_max8_7_2_reg_6073_reg[6] ;
  wire \flag_d_max8_7_2_reg_6073_reg[7] ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_3 ;
  wire p_33_in;
  wire [0:0]tmp_46_reg_6052;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_128_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_133_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_142_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_151_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_185_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_190_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_239_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_75_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_82_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_83_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_92_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(D[7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[0]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[0]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .O(\flag_d_max8_7_2_reg_6073_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[0]_i_3 
       (.I0(Q[0]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[0]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[0]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[0]_i_4 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .O(\flag_d_max8_7_2_reg_6073[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[1]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[1]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .O(\flag_d_max8_7_2_reg_6073_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[1]_i_3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[1]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[1]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[1]_i_4 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .O(\flag_d_max8_7_2_reg_6073[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[2]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[2]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .O(\flag_d_max8_7_2_reg_6073_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[2]_i_3 
       (.I0(Q[2]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[2]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[2]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[2]_i_4 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .O(\flag_d_max8_7_2_reg_6073[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[3]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[3]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .O(\flag_d_max8_7_2_reg_6073_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[3]_i_3 
       (.I0(Q[3]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[3]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[3]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[3]_i_4 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .O(\flag_d_max8_7_2_reg_6073[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[4]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[4]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .O(\flag_d_max8_7_2_reg_6073_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[4]_i_3 
       (.I0(Q[4]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[4]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[4]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[4]_i_4 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .O(\flag_d_max8_7_2_reg_6073[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[5]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[5]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .O(\flag_d_max8_7_2_reg_6073_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[5]_i_3 
       (.I0(Q[5]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[5]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[5]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[5]_i_4 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .O(\flag_d_max8_7_2_reg_6073[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[6]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[6]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .O(\flag_d_max8_7_2_reg_6073_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[6]_i_3 
       (.I0(Q[6]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[6]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[6]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[6]_i_4 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .O(\flag_d_max8_7_2_reg_6073[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[7]_i_2 
       (.I0(\flag_d_max8_7_2_reg_6073[7]_i_3_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .O(\flag_d_max8_7_2_reg_6073_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[7]_i_3 
       (.I0(Q[7]),
        .I1(CO),
        .I2(flag_d_max8_3_3_reg_6047[7]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[7]_i_4_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[7]_i_4 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .O(\flag_d_max8_7_2_reg_6073[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_100 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_129 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_130 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_131 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_132 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_134 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_134_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_135 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_136 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_136_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_137 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_137_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_138 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_138_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_139 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_139_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_140 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_140_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_141 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_143 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_144 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_145 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_145_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_146 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_146_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_147 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_147_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_148 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_149 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_150 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_152 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_153 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_154 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_154_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_155 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_155_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_156 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_157 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_157_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_158 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_158_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_159 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_186 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_187 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_188 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_189 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_189_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_191 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_191_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_192 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_193 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_193_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_194 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_194_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_195 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_195_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_196 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_196_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_197 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_197_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_198 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_199 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_248_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\flag_d_max8_7_2_reg_6073[6]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_200 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_249_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[5]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\flag_d_max8_7_2_reg_6073[4]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_201 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_250_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[3]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\flag_d_max8_7_2_reg_6073[2]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_201_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_202 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_251_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[1]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\flag_d_max8_7_2_reg_6073[0]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_202_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_203 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_252_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[6]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_203_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_204 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_253_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[4]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_204_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_205 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_254_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[2]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_205_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_206 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_255_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073[0]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_206_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_207 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_207_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_208 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_208_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_209 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_209_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_210 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_210_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_211 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_212 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_213 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_214 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_231 
       (.I0(\flag_d_max8_7_2_reg_6073[7]_i_4_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\flag_d_max8_3_2_reg_6041_reg[6] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_231_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_232 
       (.I0(\flag_d_max8_7_2_reg_6073[5]_i_4_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\flag_d_max8_3_2_reg_6041_reg[4] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_232_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_233 
       (.I0(\flag_d_max8_7_2_reg_6073[3]_i_4_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\flag_d_max8_3_2_reg_6041_reg[2] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_233_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_234 
       (.I0(\flag_d_max8_7_2_reg_6073[1]_i_4_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\flag_d_max8_3_2_reg_6041_reg[0] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_234_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_235 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_264_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[6] ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_235_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_236 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_265_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[4] ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_236_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_237 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_266_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[2] ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_237_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \flag_d_max8_7_2_reg_6073[8]_i_238 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_267_n_0 ),
        .I1(\flag_d_max8_3_2_reg_6041_reg[0] ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_238_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_240 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_240_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_241 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_241_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_242 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_242_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_243 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_243_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_244 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_244_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_245 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_245_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_246 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_246_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_247 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_247_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_248 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_248_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_249 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_249_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_250 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_250_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_251 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_251_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_252 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[7]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_max8_7_2_reg_6073[7]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_252_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_253 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[5]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_max8_7_2_reg_6073[5]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_253_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_254 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[3]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_max8_7_2_reg_6073[3]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_254_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_255 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[1]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_max8_7_2_reg_6073[1]_i_3_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_255_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_264 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(flag_d_max8_3_3_reg_6047[7]),
        .I4(CO),
        .I5(Q[7]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_264_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_265 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(flag_d_max8_3_3_reg_6047[5]),
        .I4(CO),
        .I5(Q[5]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_265_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_266 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(flag_d_max8_3_3_reg_6047[3]),
        .I4(CO),
        .I5(Q[3]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_266_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_267 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(flag_d_max8_3_3_reg_6047[1]),
        .I4(CO),
        .I5(Q[1]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_267_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_268 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_268_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_269 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_269_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_270 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_270_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_271 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_271_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_272 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_272_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_273 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_273_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_274 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_274_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_275 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_275_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_29 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[8]_i_3 
       (.I0(b0_1_2_cast_i_i_fu_4115_p1),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(b0_1_2_flag_d_max8_5_1_fu_4151_p1));
  LUT4 #(
    .INIT(16'h02A2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_31 
       (.I0(b0_1_2_cast_i_i_fu_4115_p1),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I2(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_35 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_36 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_37 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_38 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_40 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_41 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_42 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_43 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_44 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_45 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_46 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_47 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \flag_d_max8_7_2_reg_6073[8]_i_6 
       (.I0(Q[8]),
        .I1(CO),
        .I2(tmp_46_reg_6052),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ),
        .I4(\flag_d_max8_7_2_reg_6073[8]_i_29_n_0 ),
        .O(b0_1_2_cast_i_i_fu_4115_p1));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_76 
       (.I0(tmp_46_reg_6052),
        .I1(CO),
        .I2(Q[8]),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I4(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_77 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(tmp_46_reg_6052),
        .I4(CO),
        .I5(Q[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_78 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_79 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_80 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \flag_d_max8_7_2_reg_6073[8]_i_81 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_46_reg_6052),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_86 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_88 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_89 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_90 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_91 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .I3(b0_1_2_cast_i_i_fu_4115_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_93 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_94 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_95 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_96 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_97 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_98 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_99 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_99_n_0 ));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_128 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_128_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_186_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_187_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_188_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_189_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_133 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_191_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_192_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_193_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_194_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_133_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_195_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_196_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_197_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_198_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_142 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_199_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_200_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_201_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_202_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_142_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_203_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_204_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_205_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_206_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_151 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_207_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_208_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_209_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_210_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_151_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_211_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_212_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_213_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_214_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_185 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_185_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_231_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_232_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_233_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_234_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_185_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_235_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_236_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_237_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_238_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_190 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_190_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_240_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_241_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_242_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_243_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_190_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_244_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_245_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_246_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_247_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_239 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_239_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_268_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_269_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_270_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_271_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_239_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_272_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_273_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_274_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_275_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_28 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_76_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_28_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_78_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_79_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_80_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_81_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_30 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_84_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_85_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_86_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_87_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_30_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_88_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_89_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_90_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_91_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_39 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_93_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_94_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_95_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_96_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_39_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_97_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_98_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_99_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_100_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_7 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_30_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_31_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_32_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_33_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_34_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_35_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_36_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_37_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_38_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_75 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_128_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_77_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_75_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_129_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_130_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_131_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_132_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_8 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_39_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_40_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_41_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_42_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_43_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_8_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_44_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_45_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_46_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_47_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_82 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_133_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_134_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_135_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_136_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_137_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_82_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_138_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_139_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_140_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_141_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_83 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_142_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_143_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_144_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_145_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_146_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_83_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_147_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_148_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_149_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_150_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_92 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_151_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_152_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_153_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_154_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_155_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_92_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_156_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_157_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_158_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_159_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_38
   (D,
    \flag_d_min8_7_3_reg_6063_reg[31] ,
    \tmp_34_reg_6068_reg[7] ,
    \flag_d_min8_7_3_reg_6063_reg[6] ,
    \flag_d_min8_7_3_reg_6063_reg[5] ,
    \flag_d_min8_7_3_reg_6063_reg[4] ,
    \flag_d_min8_7_3_reg_6063_reg[3] ,
    \flag_d_min8_7_3_reg_6063_reg[2] ,
    \flag_d_min8_7_3_reg_6063_reg[1] ,
    \flag_d_min8_7_3_reg_6063_reg[0] ,
    ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722,
    ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[0]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[7]_0 ,
    \ap_return_reg[6]_0 ,
    p_33_in,
    \flag_d_min4_7_reg_5973_reg[31] ,
    ap_clk);
  output [7:0]D;
  output \flag_d_min8_7_3_reg_6063_reg[31] ;
  output \tmp_34_reg_6068_reg[7] ;
  output \flag_d_min8_7_3_reg_6063_reg[6] ;
  output \flag_d_min8_7_3_reg_6063_reg[5] ;
  output \flag_d_min8_7_3_reg_6063_reg[4] ;
  output \flag_d_min8_7_3_reg_6063_reg[3] ;
  output \flag_d_min8_7_3_reg_6063_reg[2] ;
  output \flag_d_min8_7_3_reg_6063_reg[1] ;
  output \flag_d_min8_7_3_reg_6063_reg[0] ;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[0]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[7]_0 ;
  input \ap_return_reg[6]_0 ;
  input p_33_in;
  input [8:0]\flag_d_min4_7_reg_5973_reg[31] ;
  input ap_clk;

  wire [7:0]D;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [8:0]\flag_d_min4_7_reg_5973_reg[31] ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_10_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_11_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_128_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_129_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_12_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_130_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_131_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_132_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_133_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_134_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_135_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_136_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_137_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_138_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_139_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_13_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_140_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_141_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_142_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_143_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_15_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_16_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_179_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_17_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_180_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_181_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_182_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_183_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_184_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_185_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_186_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_18_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_19_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_20_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_21_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_22_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_42_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_43_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_44_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_45_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_47_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_48_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_49_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_50_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_51_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_52_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_53_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_54_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_82_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_83_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_84_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_85_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_87_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_88_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_89_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_90_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_91_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_92_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_93_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_94_n_0 ;
  wire \flag_d_min8_7_2_reg_6057[7]_i_9_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_3 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_0 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_1 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_2 ;
  wire \flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_3 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_10_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_11_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_13_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_14_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_15_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_16_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_17_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_18_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_19_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_20_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_22_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_23_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_24_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_25_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_26_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_27_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_28_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_29_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_30_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_31_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_32_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_33_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_34_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_35_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_36_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_37_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_4_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_5_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_6_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_7_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_8_n_0 ;
  wire \flag_d_min8_7_3_reg_6063[31]_i_9_n_0 ;
  wire \flag_d_min8_7_3_reg_6063_reg[0] ;
  wire \flag_d_min8_7_3_reg_6063_reg[1] ;
  wire \flag_d_min8_7_3_reg_6063_reg[2] ;
  wire \flag_d_min8_7_3_reg_6063_reg[31] ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_0 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_1 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_2 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_3 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_0 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_1 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_2 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_3 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_1 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_2 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_3 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_0 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_1 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_2 ;
  wire \flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_3 ;
  wire \flag_d_min8_7_3_reg_6063_reg[3] ;
  wire \flag_d_min8_7_3_reg_6063_reg[4] ;
  wire \flag_d_min8_7_3_reg_6063_reg[5] ;
  wire \flag_d_min8_7_3_reg_6063_reg[6] ;
  wire p_33_in;
  wire \tmp_34_reg_6068_reg[7] ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_81_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_86_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_min4_7_reg_5973_reg[31] [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_min8_7_2_reg_6057[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_128 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_179_n_0 ),
        .I2(\ap_return_reg[6]_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_129 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_180_n_0 ),
        .I2(\ap_return_reg[4]_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_130 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_181_n_0 ),
        .I2(\ap_return_reg[2]_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_131 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\flag_d_min8_7_2_reg_6057[7]_i_182_n_0 ),
        .I2(\ap_return_reg[0]_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .I4(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_7_2_reg_6057[7]_i_132 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .I3(\ap_return_reg[7]_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[7]_i_183_n_0 ),
        .I5(\ap_return_reg[6]_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_7_2_reg_6057[7]_i_133 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .I3(\ap_return_reg[5]_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[7]_i_184_n_0 ),
        .I5(\ap_return_reg[4]_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_7_2_reg_6057[7]_i_134 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .I3(\ap_return_reg[3]_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[7]_i_185_n_0 ),
        .I5(\ap_return_reg[2]_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \flag_d_min8_7_2_reg_6057[7]_i_135 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .I3(\ap_return_reg[1]_0 ),
        .I4(\flag_d_min8_7_2_reg_6057[7]_i_186_n_0 ),
        .I5(\ap_return_reg[0]_0 ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_136 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_137 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_138 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_139 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_140 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_141 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_142 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_142_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_2_reg_6057[7]_i_143 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_143_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_16 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_179 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_179_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_18 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_180 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_180_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_181 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_181_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_182 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_182_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_183 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_183_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_184 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_184_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_185 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_185_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_186 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_186_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_20 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_21 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_22 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_42 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_43 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_44 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_45 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_47 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_48 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_53 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_54 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_82 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_83 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \flag_d_min8_7_2_reg_6057[7]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_88 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_89 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_2_reg_6057[7]_i_9 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_2_reg_6057[7]_i_90 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_91 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_92 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_93 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_2_reg_6057[7]_i_94 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_2_reg_6057[7]_i_94_n_0 ));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_14 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_47_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_48_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_49_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_50_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_14_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_51_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_52_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_53_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_54_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_3 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_9_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_10_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_11_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_12_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_13_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_4 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_14_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_15_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_16_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_17_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_18_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_19_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_20_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_21_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_22_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_41 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_41_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_82_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_83_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_84_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_85_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_46 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_87_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_88_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_89_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_90_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_46_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_91_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_92_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_93_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_94_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_8 
       (.CI(\flag_d_min8_7_2_reg_6057_reg[7]_i_41_n_0 ),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_42_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_43_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_44_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_45_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_81 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_128_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_129_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_130_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_131_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_81_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_132_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_133_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_134_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_135_n_0 }));
  CARRY4 \flag_d_min8_7_2_reg_6057_reg[7]_i_86 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_0 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_1 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_2 ,\flag_d_min8_7_2_reg_6057_reg[7]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_2_reg_6057[7]_i_136_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_137_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_138_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_139_n_0 }),
        .O(\NLW_flag_d_min8_7_2_reg_6057_reg[7]_i_86_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_2_reg_6057[7]_i_140_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_141_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_142_n_0 ,\flag_d_min8_7_2_reg_6057[7]_i_143_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[0]_i_1 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .O(\flag_d_min8_7_3_reg_6063_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[1]_i_1 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .O(\flag_d_min8_7_3_reg_6063_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[2]_i_1 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .O(\flag_d_min8_7_3_reg_6063_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[31]_i_1 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_min8_7_3_reg_6063_reg[31] ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_14 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_15 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_16 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_18 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_20 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_22 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_23 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_24 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_25 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_26 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_27 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_28 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_29 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_30 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_3_reg_6063[31]_i_34 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_3_reg_6063[31]_i_35 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_3_reg_6063[31]_i_36 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_min8_7_3_reg_6063[31]_i_37 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_4 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_min8_7_3_reg_6063[31]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_min8_7_3_reg_6063[31]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_min8_7_3_reg_6063[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[3]_i_1 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .O(\flag_d_min8_7_3_reg_6063_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[4]_i_1 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .O(\flag_d_min8_7_3_reg_6063_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[5]_i_1 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .O(\flag_d_min8_7_3_reg_6063_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_min8_7_3_reg_6063[6]_i_1 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .O(\flag_d_min8_7_3_reg_6063_reg[6] ));
  CARRY4 \flag_d_min8_7_3_reg_6063_reg[31]_i_12 
       (.CI(\flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_0 ),
        .CO({\flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_0 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_1 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_2 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_3_reg_6063[31]_i_22_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_23_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_24_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_25_n_0 }),
        .O(\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_3_reg_6063[31]_i_26_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_27_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_28_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_29_n_0 }));
  CARRY4 \flag_d_min8_7_3_reg_6063_reg[31]_i_2 
       (.CI(\flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_0 ),
        .CO({\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_1 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_2 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_3_reg_6063[31]_i_4_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_5_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_6_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_7_n_0 }),
        .O(\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_3_reg_6063[31]_i_8_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_9_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_10_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_11_n_0 }));
  CARRY4 \flag_d_min8_7_3_reg_6063_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_0 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_1 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_2 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_3_reg_6063[31]_i_30_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_31_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_32_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_33_n_0 }),
        .O(\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_3_reg_6063[31]_i_34_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_35_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_36_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_37_n_0 }));
  CARRY4 \flag_d_min8_7_3_reg_6063_reg[31]_i_3 
       (.CI(\flag_d_min8_7_3_reg_6063_reg[31]_i_12_n_0 ),
        .CO({\flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_0 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_1 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_2 ,\flag_d_min8_7_3_reg_6063_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_min8_7_3_reg_6063[31]_i_13_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_14_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_15_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_16_n_0 }),
        .O(\NLW_flag_d_min8_7_3_reg_6063_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_d_min8_7_3_reg_6063[31]_i_17_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_18_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_19_n_0 ,\flag_d_min8_7_3_reg_6063[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_34_reg_6068[7]_i_1 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_min8_7_3_reg_6063_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .O(\tmp_34_reg_6068_reg[7] ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_39
   (D,
    \tmp_50_reg_6084_reg[8] ,
    \flag_d_max8_7_3_reg_6079_reg[7] ,
    \flag_d_max8_7_3_reg_6079_reg[6] ,
    \flag_d_max8_7_3_reg_6079_reg[5] ,
    \flag_d_max8_7_3_reg_6079_reg[4] ,
    \flag_d_max8_7_3_reg_6079_reg[3] ,
    \flag_d_max8_7_3_reg_6079_reg[2] ,
    \flag_d_max8_7_3_reg_6079_reg[1] ,
    \flag_d_max8_7_3_reg_6079_reg[0] ,
    ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722,
    ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[0]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[7]_0 ,
    \ap_return_reg[6]_0 ,
    b0_1_2_flag_d_max8_5_1_fu_4151_p1,
    p_33_in,
    \flag_d_max4_7_reg_5979_reg[31] ,
    ap_clk);
  output [8:0]D;
  output \tmp_50_reg_6084_reg[8] ;
  output \flag_d_max8_7_3_reg_6079_reg[7] ;
  output \flag_d_max8_7_3_reg_6079_reg[6] ;
  output \flag_d_max8_7_3_reg_6079_reg[5] ;
  output \flag_d_max8_7_3_reg_6079_reg[4] ;
  output \flag_d_max8_7_3_reg_6079_reg[3] ;
  output \flag_d_max8_7_3_reg_6079_reg[2] ;
  output \flag_d_max8_7_3_reg_6079_reg[1] ;
  output \flag_d_max8_7_3_reg_6079_reg[0] ;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722;
  input [8:0]ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[0]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[7]_0 ;
  input \ap_return_reg[6]_0 ;
  input [0:0]b0_1_2_flag_d_max8_5_1_fu_4151_p1;
  input p_33_in;
  input [8:0]\flag_d_max4_7_reg_5979_reg[31] ;
  input ap_clk;

  wire [8:0]D;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722;
  wire [8:0]ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [0:0]b0_1_2_flag_d_max8_5_1_fu_4151_p1;
  wire [8:0]\flag_d_max4_7_reg_5979_reg[31] ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_102_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_103_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_104_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_105_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_106_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_107_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_108_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_109_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_10_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_111_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_112_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_113_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_114_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_115_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_116_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_117_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_118_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_11_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_12_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_13_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_14_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_15_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_160_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_161_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_162_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_163_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_164_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_165_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_166_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_167_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_168_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_169_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_16_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_170_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_171_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_172_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_173_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_174_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_175_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_17_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_19_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_20_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_215_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_216_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_217_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_218_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_219_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_21_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_220_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_221_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_222_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_22_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_23_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_24_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_25_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_26_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_49_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_50_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_51_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_52_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_53_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_54_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_55_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_56_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_58_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_59_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_60_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_61_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_62_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_63_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_64_n_0 ;
  wire \flag_d_max8_7_2_reg_6073[8]_i_65_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_0 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_1 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_2 ;
  wire \flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_3 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_10_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_11_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_13_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_14_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_15_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_16_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_17_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_18_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_19_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_20_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_22_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_23_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_24_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_25_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_26_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_27_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_28_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_29_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_30_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_31_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_32_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_33_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_34_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_35_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_36_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_37_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_4_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_5_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_6_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_7_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_8_n_0 ;
  wire \flag_d_max8_7_3_reg_6079[0]_i_9_n_0 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0] ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_0 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_1 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_2 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_3 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_0 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_1 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_2 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_3 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_1 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_2 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_3 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_0 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_1 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_2 ;
  wire \flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_3 ;
  wire \flag_d_max8_7_3_reg_6079_reg[1] ;
  wire \flag_d_max8_7_3_reg_6079_reg[2] ;
  wire \flag_d_max8_7_3_reg_6079_reg[3] ;
  wire \flag_d_max8_7_3_reg_6079_reg[4] ;
  wire \flag_d_max8_7_3_reg_6079_reg[5] ;
  wire \flag_d_max8_7_3_reg_6079_reg[6] ;
  wire \flag_d_max8_7_3_reg_6079_reg[7] ;
  wire p_33_in;
  wire \tmp_50_reg_6084_reg[8] ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_101_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_110_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\flag_d_max4_7_reg_5979_reg[31] [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h02A2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_10 
       (.I0(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I2(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_105 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_106 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_107 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_108 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_109 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_111 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_112 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_113 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_114 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_115 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_116 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_117 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_118 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_14 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_16 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_160 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_215_n_0 ),
        .I1(\ap_return_reg[7]_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\ap_return_reg[6]_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_161 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_216_n_0 ),
        .I1(\ap_return_reg[5]_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\ap_return_reg[4]_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_162 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_217_n_0 ),
        .I1(\ap_return_reg[3]_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\ap_return_reg[2]_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_163 
       (.I0(\flag_d_max8_7_2_reg_6073[8]_i_218_n_0 ),
        .I1(\ap_return_reg[1]_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\ap_return_reg[0]_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_7_2_reg_6073[8]_i_164 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .I4(\ap_return_reg[6]_0 ),
        .I5(\flag_d_max8_7_2_reg_6073[8]_i_219_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_7_2_reg_6073[8]_i_165 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .I4(\ap_return_reg[4]_0 ),
        .I5(\flag_d_max8_7_2_reg_6073[8]_i_220_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_7_2_reg_6073[8]_i_166 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .I4(\ap_return_reg[2]_0 ),
        .I5(\flag_d_max8_7_2_reg_6073[8]_i_221_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \flag_d_max8_7_2_reg_6073[8]_i_167 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .I4(\ap_return_reg[0]_0 ),
        .I5(\flag_d_max8_7_2_reg_6073[8]_i_222_n_0 ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_168 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_168_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_169 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_17 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_170 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_171 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_171_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_172 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_172_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_173 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_174 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_2_reg_6073[8]_i_175 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_175_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \flag_d_max8_7_2_reg_6073[8]_i_2 
       (.I0(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_20 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_21 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_215 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[7]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_215_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_216 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[5]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_216_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_217 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[3]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_217_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_218 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[1]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_218_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_219 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[6]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_219_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_22 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_220 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[4]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_220_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_221 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[2]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_221_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_2_reg_6073[8]_i_222 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[0]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_222_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_23 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_24 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_25 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_26 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_53 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_54 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_55 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \flag_d_max8_7_2_reg_6073[8]_i_56 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .I3(b0_1_2_flag_d_max8_5_1_fu_4151_p1),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_58 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_59 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_60 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_2_reg_6073[8]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_62 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_63 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_64 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_2_reg_6073[8]_i_65 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693[8]),
        .O(\flag_d_max8_7_2_reg_6073[8]_i_65_n_0 ));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_101 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_160_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_161_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_162_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_163_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_101_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_164_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_165_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_166_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_167_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_110 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_168_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_169_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_170_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_171_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_110_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_172_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_173_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_174_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_175_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_18 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_58_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_59_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_60_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_61_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_18_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_62_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_63_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_64_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_65_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_4 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_10_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_11_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_12_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_13_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_14_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_15_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_16_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_17_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_48 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_101_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_102_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_103_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_104_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_105_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_48_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_106_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_107_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_108_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_109_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_5 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_18_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_19_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_20_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_21_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_22_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_23_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_24_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_25_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_26_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_57 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_110_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_111_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_112_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_113_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_114_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_57_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_115_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_116_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_117_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_118_n_0 }));
  CARRY4 \flag_d_max8_7_2_reg_6073_reg[8]_i_9 
       (.CI(\flag_d_max8_7_2_reg_6073_reg[8]_i_48_n_0 ),
        .CO({\flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_0 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_1 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_2 ,\flag_d_max8_7_2_reg_6073_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_2_reg_6073[8]_i_49_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_50_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_51_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_52_n_0 }),
        .O(\NLW_flag_d_max8_7_2_reg_6073_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_2_reg_6073[8]_i_53_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_54_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_55_n_0 ,\flag_d_max8_7_2_reg_6073[8]_i_56_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[0]_i_1 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .O(\flag_d_max8_7_3_reg_6079_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_10 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_11 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_13 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_14 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_16 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_17 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_18 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_19 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_20 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_22 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_23 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_24 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_25 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_26 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_27 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_28 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_29 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_30 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_31 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_32 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_33 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_3_reg_6079[0]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_3_reg_6079[0]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_3_reg_6079[0]_i_36 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_d_max8_7_3_reg_6079[0]_i_37 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_5 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_6 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \flag_d_max8_7_3_reg_6079[0]_i_7 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_8 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \flag_d_max8_7_3_reg_6079[0]_i_9 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\flag_d_max8_7_3_reg_6079[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[1]_i_1 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[1]),
        .O(\flag_d_max8_7_3_reg_6079_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[2]_i_1 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[2]),
        .O(\flag_d_max8_7_3_reg_6079_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[3]_i_1 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[3]),
        .O(\flag_d_max8_7_3_reg_6079_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[4]_i_1 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[4]),
        .O(\flag_d_max8_7_3_reg_6079_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[5]_i_1 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[5]),
        .O(\flag_d_max8_7_3_reg_6079_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[6]_i_1 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[6]),
        .O(\flag_d_max8_7_3_reg_6079_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \flag_d_max8_7_3_reg_6079[7]_i_1 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[7]),
        .O(\flag_d_max8_7_3_reg_6079_reg[7] ));
  CARRY4 \flag_d_max8_7_3_reg_6079_reg[0]_i_12 
       (.CI(\flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_0 ),
        .CO({\flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_0 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_1 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_2 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_3_reg_6079[0]_i_22_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_23_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_24_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_25_n_0 }),
        .O(\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_3_reg_6079[0]_i_26_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_27_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_28_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_29_n_0 }));
  CARRY4 \flag_d_max8_7_3_reg_6079_reg[0]_i_2 
       (.CI(\flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_0 ),
        .CO({\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_1 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_2 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_3_reg_6079[0]_i_4_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_5_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_6_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_7_n_0 }),
        .O(\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_3_reg_6079[0]_i_8_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_9_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_10_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_11_n_0 }));
  CARRY4 \flag_d_max8_7_3_reg_6079_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_0 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_1 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_2 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_3_reg_6079[0]_i_30_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_31_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_32_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_33_n_0 }),
        .O(\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_3_reg_6079[0]_i_34_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_35_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_36_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_37_n_0 }));
  CARRY4 \flag_d_max8_7_3_reg_6079_reg[0]_i_3 
       (.CI(\flag_d_max8_7_3_reg_6079_reg[0]_i_12_n_0 ),
        .CO({\flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_0 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_1 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_2 ,\flag_d_max8_7_3_reg_6079_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_d_max8_7_3_reg_6079[0]_i_13_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_14_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_15_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_16_n_0 }),
        .O(\NLW_flag_d_max8_7_3_reg_6079_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_d_max8_7_3_reg_6079[0]_i_17_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_18_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_19_n_0 ,\flag_d_max8_7_3_reg_6079[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_50_reg_6084[8]_i_1 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\flag_d_max8_7_3_reg_6079_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722[8]),
        .O(\tmp_50_reg_6084_reg[8] ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_4
   (CO,
    \ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] ,
    \ap_return_reg[6]_0 ,
    DI,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\ap_return_reg[31] ;
  output [0:0]\ap_return_reg[31]_0 ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] ;
  input [0:0]\ap_return_reg[6]_0 ;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] ;
  wire \ap_return[31]_i_10__14_n_0 ;
  wire \ap_return[31]_i_11__14_n_0 ;
  wire \ap_return[31]_i_13__14_n_0 ;
  wire \ap_return[31]_i_14__14_n_0 ;
  wire \ap_return[31]_i_15__14_n_0 ;
  wire \ap_return[31]_i_16__14_n_0 ;
  wire \ap_return[31]_i_17__14_n_0 ;
  wire \ap_return[31]_i_18__14_n_0 ;
  wire \ap_return[31]_i_19__14_n_0 ;
  wire \ap_return[31]_i_20__14_n_0 ;
  wire \ap_return[31]_i_22__14_n_0 ;
  wire \ap_return[31]_i_23__14_n_0 ;
  wire \ap_return[31]_i_24__14_n_0 ;
  wire \ap_return[31]_i_25__14_n_0 ;
  wire \ap_return[31]_i_26__14_n_0 ;
  wire \ap_return[31]_i_27__14_n_0 ;
  wire \ap_return[31]_i_28__14_n_0 ;
  wire \ap_return[31]_i_29__14_n_0 ;
  wire \ap_return[31]_i_30__11_n_0 ;
  wire \ap_return[31]_i_31__11_n_0 ;
  wire \ap_return[31]_i_32__11_n_0 ;
  wire \ap_return[31]_i_33__11_n_0 ;
  wire \ap_return[31]_i_34__11_n_0 ;
  wire \ap_return[31]_i_35__11_n_0 ;
  wire \ap_return[31]_i_36__11_n_0 ;
  wire \ap_return[31]_i_37__11_n_0 ;
  wire \ap_return[31]_i_5__14_n_0 ;
  wire \ap_return[31]_i_6__14_n_0 ;
  wire \ap_return[31]_i_7__14_n_0 ;
  wire \ap_return[31]_i_8__14_n_0 ;
  wire \ap_return[31]_i_9__14_n_0 ;
  wire \ap_return[8]_i_10__0_n_0 ;
  wire \ap_return[8]_i_11__0_n_0 ;
  wire \ap_return[8]_i_12__0_n_0 ;
  wire \ap_return[8]_i_13__0_n_0 ;
  wire \ap_return[8]_i_4__0_n_0 ;
  wire \ap_return[8]_i_5__0_n_0 ;
  wire \ap_return[8]_i_6__0_n_0 ;
  wire \ap_return[8]_i_7__0_n_0 ;
  wire \ap_return[8]_i_8__0_n_0 ;
  wire \ap_return[8]_i_9__0_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__14_n_0 ;
  wire \ap_return_reg[31]_i_12__14_n_1 ;
  wire \ap_return_reg[31]_i_12__14_n_2 ;
  wire \ap_return_reg[31]_i_12__14_n_3 ;
  wire \ap_return_reg[31]_i_21__11_n_1 ;
  wire \ap_return_reg[31]_i_21__11_n_2 ;
  wire \ap_return_reg[31]_i_21__11_n_3 ;
  wire \ap_return_reg[31]_i_2__14_n_0 ;
  wire \ap_return_reg[31]_i_2__14_n_1 ;
  wire \ap_return_reg[31]_i_2__14_n_2 ;
  wire \ap_return_reg[31]_i_2__14_n_3 ;
  wire \ap_return_reg[31]_i_3__14_n_0 ;
  wire \ap_return_reg[31]_i_3__14_n_1 ;
  wire \ap_return_reg[31]_i_3__14_n_2 ;
  wire \ap_return_reg[31]_i_3__14_n_3 ;
  wire [0:0]\ap_return_reg[6]_0 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__0_n_3 ;
  wire \ap_return_reg[8]_i_3__0_n_0 ;
  wire \ap_return_reg[8]_i_3__0_n_1 ;
  wire \ap_return_reg[8]_i_3__0_n_2 ;
  wire \ap_return_reg[8]_i_3__0_n_3 ;
  wire [8:0]grp_reg_int_s_fu_2847_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__14_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__30 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__30 
       (.I0(\ap_return_reg[31] [1]),
        .I1(\ap_return_reg[8]_0 [1]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__30 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__14_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__11 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[8]_1 [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__11 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[8]_1 [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__11 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[8]_1 [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__11 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[8]_1 [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__11 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\ap_return_reg[8]_1 [7]),
        .O(\ap_return[31]_i_34__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__11 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\ap_return_reg[8]_1 [5]),
        .O(\ap_return[31]_i_35__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__11 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\ap_return_reg[8]_1 [3]),
        .O(\ap_return[31]_i_36__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__11 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\ap_return_reg[8]_1 [1]),
        .O(\ap_return[31]_i_37__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__11 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__14 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__30 
       (.I0(\ap_return_reg[31] [3]),
        .I1(\ap_return_reg[8]_0 [3]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__30 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__30 
       (.I0(\ap_return_reg[31] [5]),
        .I1(\ap_return_reg[8]_0 [5]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__30 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__30 
       (.I0(\ap_return_reg[31] [7]),
        .I1(\ap_return_reg[8]_0 [7]),
        .I2(\ap_return_reg[31]_i_2__14_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__0 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__0_n_3 ),
        .O(grp_reg_int_s_fu_2847_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__0 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [8]),
        .O(\ap_return[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [7]),
        .O(\ap_return[8]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [5]),
        .O(\ap_return[8]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [3]),
        .O(\ap_return[8]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__0 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_i_i_83_reg_5693_reg[8] [1]),
        .O(\ap_return[8]_i_9__0_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__14 
       (.CI(\ap_return_reg[6]_0 ),
        .CO({\ap_return_reg[31]_i_12__14_n_0 ,\ap_return_reg[31]_i_12__14_n_1 ,\ap_return_reg[31]_i_12__14_n_2 ,\ap_return_reg[31]_i_12__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__14_n_0 ,\ap_return[31]_i_23__14_n_0 ,\ap_return[31]_i_24__14_n_0 ,\ap_return[31]_i_25__14_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__14_n_0 ,\ap_return[31]_i_27__14_n_0 ,\ap_return[31]_i_28__14_n_0 ,\ap_return[31]_i_29__14_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__11 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__11_n_1 ,\ap_return_reg[31]_i_21__11_n_2 ,\ap_return_reg[31]_i_21__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__11_n_0 ,\ap_return[31]_i_31__11_n_0 ,\ap_return[31]_i_32__11_n_0 ,\ap_return[31]_i_33__11_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__11_n_0 ,\ap_return[31]_i_35__11_n_0 ,\ap_return[31]_i_36__11_n_0 ,\ap_return[31]_i_37__11_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__14 
       (.CI(\ap_return_reg[31]_i_3__14_n_0 ),
        .CO({\ap_return_reg[31]_i_2__14_n_0 ,\ap_return_reg[31]_i_2__14_n_1 ,\ap_return_reg[31]_i_2__14_n_2 ,\ap_return_reg[31]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__14_n_0 ,\ap_return[31]_i_6__14_n_0 ,\ap_return[31]_i_7__14_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__14_n_0 ,\ap_return[31]_i_9__14_n_0 ,\ap_return[31]_i_10__14_n_0 ,\ap_return[31]_i_11__14_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__14 
       (.CI(\ap_return_reg[31]_i_12__14_n_0 ),
        .CO({\ap_return_reg[31]_i_3__14_n_0 ,\ap_return_reg[31]_i_3__14_n_1 ,\ap_return_reg[31]_i_3__14_n_2 ,\ap_return_reg[31]_i_3__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__14_n_0 ,\ap_return[31]_i_14__14_n_0 ,\ap_return[31]_i_15__14_n_0 ,\ap_return[31]_i_16__14_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__14_n_0 ,\ap_return[31]_i_18__14_n_0 ,\ap_return[31]_i_19__14_n_0 ,\ap_return[31]_i_20__14_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2847_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__0 
       (.CI(\ap_return_reg[8]_i_3__0_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__0_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__0_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__0_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__0_n_0 ,\ap_return_reg[8]_i_3__0_n_1 ,\ap_return_reg[8]_i_3__0_n_2 ,\ap_return_reg[8]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__0_n_0 ,\ap_return[8]_i_7__0_n_0 ,\ap_return[8]_i_8__0_n_0 ,\ap_return[8]_i_9__0_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__0_n_0 ,\ap_return[8]_i_11__0_n_0 ,\ap_return[8]_i_12__0_n_0 ,\ap_return[8]_i_13__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_40
   (\a0_1_5_i_i_reg_6089_reg[1] ,
    \a0_1_5_i_i_reg_6089_reg[0] ,
    \a0_1_5_i_i_reg_6089_reg[3] ,
    \a0_1_5_i_i_reg_6089_reg[2] ,
    \a0_1_5_i_i_reg_6089_reg[5] ,
    \a0_1_5_i_i_reg_6089_reg[4] ,
    \a0_1_5_i_i_reg_6089_reg[7] ,
    \a0_1_5_i_i_reg_6089_reg[6] ,
    ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577,
    ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563,
    Q,
    CO,
    flag_d_min8_7_3_reg_6063,
    \flag_d_min8_7_2_reg_6057_reg[1] ,
    \flag_d_min8_7_2_reg_6057_reg[3] ,
    \flag_d_min8_7_2_reg_6057_reg[5] ,
    tmp_34_reg_6068,
    \flag_d_min8_7_2_reg_6057_reg[7] ,
    p_33_in,
    \tmp_93_9_i_i_reg_5985_reg[31] ,
    ap_clk);
  output \a0_1_5_i_i_reg_6089_reg[1] ;
  output \a0_1_5_i_i_reg_6089_reg[0] ;
  output \a0_1_5_i_i_reg_6089_reg[3] ;
  output \a0_1_5_i_i_reg_6089_reg[2] ;
  output \a0_1_5_i_i_reg_6089_reg[5] ;
  output \a0_1_5_i_i_reg_6089_reg[4] ;
  output \a0_1_5_i_i_reg_6089_reg[7] ;
  output \a0_1_5_i_i_reg_6089_reg[6] ;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563;
  input [7:0]Q;
  input [0:0]CO;
  input [6:0]flag_d_min8_7_3_reg_6063;
  input \flag_d_min8_7_2_reg_6057_reg[1] ;
  input \flag_d_min8_7_2_reg_6057_reg[3] ;
  input \flag_d_min8_7_2_reg_6057_reg[5] ;
  input [0:0]tmp_34_reg_6068;
  input \flag_d_min8_7_2_reg_6057_reg[7] ;
  input p_33_in;
  input [8:0]\tmp_93_9_i_i_reg_5985_reg[31] ;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire \a0_1_5_i_i_reg_6089[0]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[0]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[1]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[1]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[2]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[2]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[3]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[3]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[4]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[4]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[5]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[5]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[6]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089[6]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_101_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_102_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_103_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_104_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_106_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_107_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_108_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_109_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_110_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_111_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_112_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_113_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_115_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_116_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_117_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_118_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_120_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_121_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_122_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_123_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_124_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_125_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_126_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_127_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_150_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_151_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_152_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_153_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_155_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_156_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_157_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_158_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_159_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_160_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_161_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_162_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_163_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_164_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_165_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_166_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_167_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_168_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_169_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_170_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_171_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_172_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_173_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_174_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_175_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_176_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_177_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_178_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_195_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_196_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_197_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_198_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_199_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_200_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_201_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_202_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_204_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_205_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_206_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_207_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_208_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_209_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_210_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_211_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_212_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_213_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_214_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_215_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_216_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_217_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_218_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_219_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_224_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_225_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_226_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_227_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_228_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_229_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_230_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_231_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_232_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_233_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_234_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_235_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_25_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_27_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_28_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_29_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_30_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_31_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_33_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_34_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_35_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_36_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_37_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_38_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_39_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_40_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_5_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_61_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_62_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_63_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_64_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_65_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_68_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_69_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_70_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_71_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_73_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_74_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_75_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_76_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_77_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_78_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_79_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_80_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[0] ;
  wire \a0_1_5_i_i_reg_6089_reg[1] ;
  wire \a0_1_5_i_i_reg_6089_reg[2] ;
  wire \a0_1_5_i_i_reg_6089_reg[3] ;
  wire \a0_1_5_i_i_reg_6089_reg[4] ;
  wire \a0_1_5_i_i_reg_6089_reg[5] ;
  wire \a0_1_5_i_i_reg_6089_reg[6] ;
  wire \a0_1_5_i_i_reg_6089_reg[7] ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_100_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_100_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_100_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_100_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_105_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_105_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_105_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_105_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_114_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_114_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_114_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_114_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_119_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_119_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_119_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_119_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_149_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_149_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_149_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_149_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_154_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_154_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_154_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_154_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_203_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_203_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_203_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_203_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_24_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_24_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_24_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_26_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_26_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_26_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_26_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_32_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_32_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_32_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_32_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_60_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_60_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_60_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_60_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_66_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_66_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_66_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_67_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_67_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_67_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_67_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_6_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_6_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_6_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_72_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_72_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_72_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_72_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_7_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_7_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_7_n_3 ;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire \flag_d_min8_7_2_reg_6057_reg[1] ;
  wire \flag_d_min8_7_2_reg_6057_reg[3] ;
  wire \flag_d_min8_7_2_reg_6057_reg[5] ;
  wire \flag_d_min8_7_2_reg_6057_reg[7] ;
  wire [6:0]flag_d_min8_7_3_reg_6063;
  wire p_33_in;
  wire [0:0]tmp_34_reg_6068;
  wire [8:0]\tmp_93_9_i_i_reg_5985_reg[31] ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_100_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_105_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_114_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_119_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_149_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_154_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_203_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_67_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_72_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[0]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[0]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .O(\a0_1_5_i_i_reg_6089_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[0]_i_3 
       (.I0(Q[0]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[0]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[0]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[0]_i_4 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .O(\a0_1_5_i_i_reg_6089[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[1]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[1]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .O(\a0_1_5_i_i_reg_6089_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[1]_i_3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[1]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[1]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[1]_i_4 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .O(\a0_1_5_i_i_reg_6089[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[2]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[2]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .O(\a0_1_5_i_i_reg_6089_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[2]_i_3 
       (.I0(Q[2]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[2]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[2]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[2]_i_4 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .O(\a0_1_5_i_i_reg_6089[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[3]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[3]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .O(\a0_1_5_i_i_reg_6089_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[3]_i_3 
       (.I0(Q[3]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[3]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[3]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[3]_i_4 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .O(\a0_1_5_i_i_reg_6089[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[4]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[4]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .O(\a0_1_5_i_i_reg_6089_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[4]_i_3 
       (.I0(Q[4]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[4]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[4]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[4]_i_4 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .O(\a0_1_5_i_i_reg_6089[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[5]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[5]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .O(\a0_1_5_i_i_reg_6089_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[5]_i_3 
       (.I0(Q[5]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[5]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[5]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[5]_i_4 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .O(\a0_1_5_i_i_reg_6089[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[6]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[6]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .O(\a0_1_5_i_i_reg_6089_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[6]_i_3 
       (.I0(Q[6]),
        .I1(CO),
        .I2(flag_d_min8_7_3_reg_6063[6]),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[6]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[6]_i_4 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .O(\a0_1_5_i_i_reg_6089[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_101 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_106 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_107 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_108 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_109 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_110 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_111 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_112 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_113 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_115 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_116 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_117 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_117_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_118 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_120 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_121 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_122 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_123 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_124 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_125 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_125_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_126 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_127 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_127_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_150 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_150_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_151 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_152 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_153 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_155 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_155_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_156 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_157 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_157_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_158 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_158_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_159 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_159_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_160 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_160_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_161 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_161_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_162 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_163 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_5_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_212_n_0 ),
        .I2(\a0_1_5_i_i_reg_6089[6]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_164 
       (.I0(\a0_1_5_i_i_reg_6089[5]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_213_n_0 ),
        .I2(\a0_1_5_i_i_reg_6089[4]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_165 
       (.I0(\a0_1_5_i_i_reg_6089[3]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_214_n_0 ),
        .I2(\a0_1_5_i_i_reg_6089[2]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_166 
       (.I0(\a0_1_5_i_i_reg_6089[1]_i_3_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_215_n_0 ),
        .I2(\a0_1_5_i_i_reg_6089[0]_i_3_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_166_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \a0_1_5_i_i_reg_6089[7]_i_167 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_216_n_0 ),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .I4(\a0_1_5_i_i_reg_6089[6]_i_3_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_167_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \a0_1_5_i_i_reg_6089[7]_i_168 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_217_n_0 ),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .I4(\a0_1_5_i_i_reg_6089[4]_i_3_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_168_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \a0_1_5_i_i_reg_6089[7]_i_169 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_218_n_0 ),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .I4(\a0_1_5_i_i_reg_6089[2]_i_3_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \a0_1_5_i_i_reg_6089[7]_i_170 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_219_n_0 ),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .I4(\a0_1_5_i_i_reg_6089[0]_i_3_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_171 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_171_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_172 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_172_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_173 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_174 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_175 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_176 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_176_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_177 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_177_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_178 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_195 
       (.I0(\flag_d_min8_7_2_reg_6057_reg[7] ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_25_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[6]),
        .I3(CO),
        .I4(Q[6]),
        .I5(\a0_1_5_i_i_reg_6089[6]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_196 
       (.I0(\flag_d_min8_7_2_reg_6057_reg[5] ),
        .I1(\a0_1_5_i_i_reg_6089[5]_i_4_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[4]),
        .I3(CO),
        .I4(Q[4]),
        .I5(\a0_1_5_i_i_reg_6089[4]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_197 
       (.I0(\flag_d_min8_7_2_reg_6057_reg[3] ),
        .I1(\a0_1_5_i_i_reg_6089[3]_i_4_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[2]),
        .I3(CO),
        .I4(Q[2]),
        .I5(\a0_1_5_i_i_reg_6089[2]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_198 
       (.I0(\flag_d_min8_7_2_reg_6057_reg[1] ),
        .I1(\a0_1_5_i_i_reg_6089[1]_i_4_n_0 ),
        .I2(flag_d_min8_7_3_reg_6063[0]),
        .I3(CO),
        .I4(Q[0]),
        .I5(\a0_1_5_i_i_reg_6089[0]_i_4_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_198_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \a0_1_5_i_i_reg_6089[7]_i_199 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_224_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[6]_i_4_n_0 ),
        .I2(Q[6]),
        .I3(CO),
        .I4(flag_d_min8_7_3_reg_6063[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_199_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[7]_i_2 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_5_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .O(\a0_1_5_i_i_reg_6089_reg[7] ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \a0_1_5_i_i_reg_6089[7]_i_200 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_225_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[4]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(CO),
        .I4(flag_d_min8_7_3_reg_6063[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_200_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \a0_1_5_i_i_reg_6089[7]_i_201 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_226_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[2]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(CO),
        .I4(flag_d_min8_7_3_reg_6063[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_201_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \a0_1_5_i_i_reg_6089[7]_i_202 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_227_n_0 ),
        .I1(\a0_1_5_i_i_reg_6089[0]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(CO),
        .I4(flag_d_min8_7_3_reg_6063[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_202_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_204 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_205 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_205_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_206 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_206_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_207 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_207_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_208 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_208_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_209 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_209_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_210 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_210_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_211 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_211_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_212 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_212_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_213 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_213_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_214 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_214_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_215 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_215_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \a0_1_5_i_i_reg_6089[7]_i_216 
       (.I0(\a0_1_5_i_i_reg_6089[7]_i_5_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_216_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \a0_1_5_i_i_reg_6089[7]_i_217 
       (.I0(\a0_1_5_i_i_reg_6089[5]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_217_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \a0_1_5_i_i_reg_6089[7]_i_218 
       (.I0(\a0_1_5_i_i_reg_6089[3]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_218_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \a0_1_5_i_i_reg_6089[7]_i_219 
       (.I0(\a0_1_5_i_i_reg_6089[1]_i_3_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .I2(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \a0_1_5_i_i_reg_6089[7]_i_224 
       (.I0(tmp_34_reg_6068),
        .I1(CO),
        .I2(Q[7]),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[7] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \a0_1_5_i_i_reg_6089[7]_i_225 
       (.I0(flag_d_min8_7_3_reg_6063[5]),
        .I1(CO),
        .I2(Q[5]),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[5] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_225_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \a0_1_5_i_i_reg_6089[7]_i_226 
       (.I0(flag_d_min8_7_3_reg_6063[3]),
        .I1(CO),
        .I2(Q[3]),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[3] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \a0_1_5_i_i_reg_6089[7]_i_227 
       (.I0(flag_d_min8_7_3_reg_6063[1]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I5(\ap_return_reg_n_0_[1] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_228 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_229 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_230 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_231 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_232 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_233 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_234 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_235 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_235_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_25 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_27 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_28 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_29 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_30 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_33 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_36 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_37 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_38 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_39 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_40 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a0_1_5_i_i_reg_6089[7]_i_5 
       (.I0(Q[7]),
        .I1(CO),
        .I2(tmp_34_reg_6068),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ),
        .I4(\a0_1_5_i_i_reg_6089[7]_i_25_n_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_62 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_63 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_64 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_65 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_68 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_69 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_70 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_71 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_73 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_74 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_75 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_76 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_77 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_78 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_79 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_80 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_80_n_0 ));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_100 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_149_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_100_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_100_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_100_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_100_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_100_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_150_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_151_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_152_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_153_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_105 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_154_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_105_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_105_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_105_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_105_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_155_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_156_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_157_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_158_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_105_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_159_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_160_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_161_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_162_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_114 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_114_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_114_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_114_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_163_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_164_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_165_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_166_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_114_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_167_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_168_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_169_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_170_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_119 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_119_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_119_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_119_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_171_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_172_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_173_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_174_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_119_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_175_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_176_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_177_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_178_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_149 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_149_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_149_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_149_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_149_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_195_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_196_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_197_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_198_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_149_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_199_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_200_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_201_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_202_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_154 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_203_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_154_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_154_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_154_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_154_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_204_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_205_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_206_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_207_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_154_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_208_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_209_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_210_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_211_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_203 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_203_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_203_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_203_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_203_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_228_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_229_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_230_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_231_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_203_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_232_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_233_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_234_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_235_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_24 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_60_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_61_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_24_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_62_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_63_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_64_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_65_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_26 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_67_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_26_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_26_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_26_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_26_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_68_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_69_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_70_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_71_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_32 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_72_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_32_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_32_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_32_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_73_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_74_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_75_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_76_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_32_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_77_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_78_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_79_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_80_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_6 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_26_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_27_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_28_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_29_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_30_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_31_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_60 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_100_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_60_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_60_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_60_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_60_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_101_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_102_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_103_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_104_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_66 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_105_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_106_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_107_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_108_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_109_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_66_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_110_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_111_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_112_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_113_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_67 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_114_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_67_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_67_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_67_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_67_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_115_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_116_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_117_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_118_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_7 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_32_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_33_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_34_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_35_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_36_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_37_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_38_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_39_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_40_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_72 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_119_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_72_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_72_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_72_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_120_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_121_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_122_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_123_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_72_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_124_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_125_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_126_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_127_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_93_9_i_i_reg_5985_reg[31] [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_41
   (\b0_1_5_i_i_reg_6105_reg[1] ,
    \b0_1_5_i_i_reg_6105_reg[0] ,
    \b0_1_5_i_i_reg_6105_reg[3] ,
    \b0_1_5_i_i_reg_6105_reg[2] ,
    \b0_1_5_i_i_reg_6105_reg[5] ,
    \b0_1_5_i_i_reg_6105_reg[4] ,
    \b0_1_5_i_i_reg_6105_reg[7] ,
    \b0_1_5_i_i_reg_6105_reg[6] ,
    b0_1_4_flag_d_max8_9_1_fu_4463_p1,
    ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577,
    ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563,
    Q,
    CO,
    flag_d_max8_7_3_reg_6079,
    \flag_d_max8_7_2_reg_6073_reg[1] ,
    \flag_d_max8_7_2_reg_6073_reg[0] ,
    \flag_d_max8_7_2_reg_6073_reg[3] ,
    \flag_d_max8_7_2_reg_6073_reg[2] ,
    \flag_d_max8_7_2_reg_6073_reg[5] ,
    \flag_d_max8_7_2_reg_6073_reg[4] ,
    \flag_d_max8_7_2_reg_6073_reg[7] ,
    \flag_d_max8_7_2_reg_6073_reg[6] ,
    tmp_50_reg_6084,
    p_33_in,
    \tmp_108_9_i_i_reg_5990_reg[31] ,
    ap_clk);
  output \b0_1_5_i_i_reg_6105_reg[1] ;
  output \b0_1_5_i_i_reg_6105_reg[0] ;
  output \b0_1_5_i_i_reg_6105_reg[3] ;
  output \b0_1_5_i_i_reg_6105_reg[2] ;
  output \b0_1_5_i_i_reg_6105_reg[5] ;
  output \b0_1_5_i_i_reg_6105_reg[4] ;
  output \b0_1_5_i_i_reg_6105_reg[7] ;
  output \b0_1_5_i_i_reg_6105_reg[6] ;
  output [0:0]b0_1_4_flag_d_max8_9_1_fu_4463_p1;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563;
  input [8:0]Q;
  input [0:0]CO;
  input [7:0]flag_d_max8_7_3_reg_6079;
  input \flag_d_max8_7_2_reg_6073_reg[1] ;
  input \flag_d_max8_7_2_reg_6073_reg[0] ;
  input \flag_d_max8_7_2_reg_6073_reg[3] ;
  input \flag_d_max8_7_2_reg_6073_reg[2] ;
  input \flag_d_max8_7_2_reg_6073_reg[5] ;
  input \flag_d_max8_7_2_reg_6073_reg[4] ;
  input \flag_d_max8_7_2_reg_6073_reg[7] ;
  input \flag_d_max8_7_2_reg_6073_reg[6] ;
  input [0:0]tmp_50_reg_6084;
  input p_33_in;
  input [8:0]\tmp_108_9_i_i_reg_5990_reg[31] ;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [8:8]b0_1_4_cast_i_i_fu_4427_p1;
  wire [0:0]b0_1_4_flag_d_max8_9_1_fu_4463_p1;
  wire \b0_1_5_i_i_reg_6105[0]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[0]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[1]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[1]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[2]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[2]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[3]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[3]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[4]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[4]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[5]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[5]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[6]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[6]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[7]_i_3_n_0 ;
  wire \b0_1_5_i_i_reg_6105[7]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_100_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_129_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_130_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_131_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_132_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_134_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_135_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_136_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_137_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_138_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_139_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_140_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_141_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_143_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_144_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_145_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_146_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_147_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_148_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_149_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_150_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_152_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_153_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_154_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_155_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_156_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_157_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_158_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_159_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_186_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_187_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_188_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_189_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_191_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_192_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_193_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_194_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_195_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_196_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_197_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_198_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_199_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_200_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_201_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_202_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_203_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_204_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_205_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_206_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_207_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_208_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_209_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_210_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_211_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_212_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_213_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_214_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_231_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_232_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_233_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_234_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_235_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_236_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_237_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_238_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_240_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_241_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_242_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_243_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_244_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_245_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_246_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_247_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_248_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_249_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_250_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_251_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_252_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_253_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_254_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_255_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_264_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_265_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_266_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_267_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_268_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_269_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_270_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_271_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_272_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_273_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_274_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_275_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_29_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_31_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_32_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_33_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_34_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_35_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_36_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_37_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_38_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_40_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_41_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_42_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_43_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_44_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_45_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_46_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_47_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_76_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_77_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_78_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_79_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_80_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_81_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_84_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_85_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_86_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_87_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_88_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_89_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_90_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_91_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_93_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_94_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_95_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_96_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_97_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_98_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_99_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[0] ;
  wire \b0_1_5_i_i_reg_6105_reg[1] ;
  wire \b0_1_5_i_i_reg_6105_reg[2] ;
  wire \b0_1_5_i_i_reg_6105_reg[3] ;
  wire \b0_1_5_i_i_reg_6105_reg[4] ;
  wire \b0_1_5_i_i_reg_6105_reg[5] ;
  wire \b0_1_5_i_i_reg_6105_reg[6] ;
  wire \b0_1_5_i_i_reg_6105_reg[7] ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_128_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_128_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_128_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_128_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_133_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_133_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_133_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_133_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_142_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_142_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_142_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_142_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_151_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_151_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_151_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_151_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_185_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_185_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_185_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_185_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_190_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_190_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_190_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_190_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_239_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_239_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_239_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_239_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_28_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_28_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_28_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_30_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_30_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_30_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_30_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_39_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_39_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_39_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_39_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_75_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_75_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_75_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_75_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_7_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_7_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_7_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_82_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_82_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_82_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_83_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_83_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_83_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_83_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_8_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_8_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_8_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_92_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_92_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_92_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_92_n_3 ;
  wire \flag_d_max8_7_2_reg_6073_reg[0] ;
  wire \flag_d_max8_7_2_reg_6073_reg[1] ;
  wire \flag_d_max8_7_2_reg_6073_reg[2] ;
  wire \flag_d_max8_7_2_reg_6073_reg[3] ;
  wire \flag_d_max8_7_2_reg_6073_reg[4] ;
  wire \flag_d_max8_7_2_reg_6073_reg[5] ;
  wire \flag_d_max8_7_2_reg_6073_reg[6] ;
  wire \flag_d_max8_7_2_reg_6073_reg[7] ;
  wire [7:0]flag_d_max8_7_3_reg_6079;
  wire p_33_in;
  wire [8:0]\tmp_108_9_i_i_reg_5990_reg[31] ;
  wire [0:0]tmp_50_reg_6084;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_128_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_133_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_142_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_151_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_185_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_190_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_239_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_75_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_82_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_83_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_92_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\tmp_108_9_i_i_reg_5990_reg[31] [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[0]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[0]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .O(\b0_1_5_i_i_reg_6105_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[0]_i_3 
       (.I0(Q[0]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[0]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[0]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[0]_i_4 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .O(\b0_1_5_i_i_reg_6105[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[1]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[1]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .O(\b0_1_5_i_i_reg_6105_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[1]_i_3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[1]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[1]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[1]_i_4 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .O(\b0_1_5_i_i_reg_6105[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[2]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[2]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .O(\b0_1_5_i_i_reg_6105_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[2]_i_3 
       (.I0(Q[2]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[2]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[2]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[2]_i_4 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .O(\b0_1_5_i_i_reg_6105[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[3]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[3]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .O(\b0_1_5_i_i_reg_6105_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[3]_i_3 
       (.I0(Q[3]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[3]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[3]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[3]_i_4 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .O(\b0_1_5_i_i_reg_6105[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[4]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[4]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .O(\b0_1_5_i_i_reg_6105_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[4]_i_3 
       (.I0(Q[4]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[4]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[4]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[4]_i_4 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .O(\b0_1_5_i_i_reg_6105[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[5]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[5]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .O(\b0_1_5_i_i_reg_6105_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[5]_i_3 
       (.I0(Q[5]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[5]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[5]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[5]_i_4 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .O(\b0_1_5_i_i_reg_6105[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[6]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[6]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .O(\b0_1_5_i_i_reg_6105_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[6]_i_3 
       (.I0(Q[6]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[6]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[6]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[6]_i_4 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .O(\b0_1_5_i_i_reg_6105[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[7]_i_2 
       (.I0(\b0_1_5_i_i_reg_6105[7]_i_3_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .O(\b0_1_5_i_i_reg_6105_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[7]_i_3 
       (.I0(Q[7]),
        .I1(CO),
        .I2(flag_d_max8_7_3_reg_6079[7]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[7]_i_4_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[7]_i_4 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .O(\b0_1_5_i_i_reg_6105[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_100 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_129 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_130 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_131 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_132 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_134 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_134_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_135 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_136 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_136_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_137 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_137_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_138 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_138_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_139 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_139_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_140 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_140_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_141 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_143 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_144 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_145 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_145_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_146 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_146_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_147 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_147_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_148 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_149 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_150 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_152 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_153 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_154 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_154_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_155 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_155_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_156 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_157 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_157_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_158 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_158_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_159 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_186 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_187 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_188 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_189 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_189_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_191 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_191_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_192 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_193 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_193_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_194 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_194_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_195 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_195_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_196 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_196_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_197 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_197_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_198 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_199 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_248_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\b0_1_5_i_i_reg_6105[6]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_200 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_249_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[5]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\b0_1_5_i_i_reg_6105[4]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_201 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_250_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[3]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\b0_1_5_i_i_reg_6105[2]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_201_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_202 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_251_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[1]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\b0_1_5_i_i_reg_6105[0]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_202_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_203 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_252_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[6]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_203_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_204 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_253_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[4]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_204_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_205 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_254_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[2]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_205_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_206 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_255_n_0 ),
        .I1(\b0_1_5_i_i_reg_6105[0]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_206_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_207 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_207_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_208 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_208_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_209 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_209_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_210 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_210_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_211 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_212 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_213 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_214 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_231 
       (.I0(\b0_1_5_i_i_reg_6105[7]_i_4_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\flag_d_max8_7_2_reg_6073_reg[6] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_231_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_232 
       (.I0(\b0_1_5_i_i_reg_6105[5]_i_4_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\flag_d_max8_7_2_reg_6073_reg[4] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_232_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_233 
       (.I0(\b0_1_5_i_i_reg_6105[3]_i_4_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\flag_d_max8_7_2_reg_6073_reg[2] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_233_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_234 
       (.I0(\b0_1_5_i_i_reg_6105[1]_i_4_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\flag_d_max8_7_2_reg_6073_reg[0] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_234_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_235 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_264_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[6] ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_235_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_236 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_265_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[4] ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_236_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_237 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_266_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[2] ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_237_n_0 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \b0_1_5_i_i_reg_6105[8]_i_238 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_267_n_0 ),
        .I1(\flag_d_max8_7_2_reg_6073_reg[0] ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_238_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_240 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_240_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_241 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_241_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_242 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_242_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_243 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_243_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_244 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_244_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_245 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_245_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_246 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_246_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_247 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_247_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_248 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_248_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_249 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_249_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_250 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_250_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_251 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_251_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_252 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[7]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\b0_1_5_i_i_reg_6105[7]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_252_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_253 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[5]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\b0_1_5_i_i_reg_6105[5]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_253_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_254 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[3]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\b0_1_5_i_i_reg_6105[3]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_254_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_255 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[1]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\b0_1_5_i_i_reg_6105[1]_i_3_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_255_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_264 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(flag_d_max8_7_3_reg_6079[7]),
        .I4(CO),
        .I5(Q[7]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_264_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_265 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(flag_d_max8_7_3_reg_6079[5]),
        .I4(CO),
        .I5(Q[5]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_265_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_266 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(flag_d_max8_7_3_reg_6079[3]),
        .I4(CO),
        .I5(Q[3]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_266_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \b0_1_5_i_i_reg_6105[8]_i_267 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(flag_d_max8_7_3_reg_6079[1]),
        .I4(CO),
        .I5(Q[1]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_267_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_268 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_268_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_269 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_269_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_270 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_270_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_271 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_271_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_272 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_272_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_273 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_273_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_274 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_274_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_275 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_275_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_29 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[8]_i_3 
       (.I0(b0_1_4_cast_i_i_fu_4427_p1),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(b0_1_4_flag_d_max8_9_1_fu_4463_p1));
  LUT4 #(
    .INIT(16'h02A2)) 
    \b0_1_5_i_i_reg_6105[8]_i_31 
       (.I0(b0_1_4_cast_i_i_fu_4427_p1),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I2(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_35 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_36 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_37 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_38 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_40 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_41 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_42 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_43 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_44 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_45 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_46 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_47 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \b0_1_5_i_i_reg_6105[8]_i_6 
       (.I0(Q[8]),
        .I1(CO),
        .I2(tmp_50_reg_6084),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ),
        .I4(\b0_1_5_i_i_reg_6105[8]_i_29_n_0 ),
        .O(b0_1_4_cast_i_i_fu_4427_p1));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_76 
       (.I0(tmp_50_reg_6084),
        .I1(CO),
        .I2(Q[8]),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I4(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_77 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(tmp_50_reg_6084),
        .I4(CO),
        .I5(Q[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_78 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_79 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_80 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hB847B8B8B8474747)) 
    \b0_1_5_i_i_reg_6105[8]_i_81 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563[8]),
        .I3(Q[8]),
        .I4(CO),
        .I5(tmp_50_reg_6084),
        .O(\b0_1_5_i_i_reg_6105[8]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_86 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_88 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_89 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_90 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_91 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .I3(b0_1_4_cast_i_i_fu_4427_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_93 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_94 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_95 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_96 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_97 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_98 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_99 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_99_n_0 ));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_128 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_185_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_128_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_128_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_128_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_128_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_128_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_186_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_187_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_188_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_189_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_133 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_190_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_133_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_133_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_133_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_133_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_191_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_192_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_193_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_194_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_133_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_195_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_196_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_197_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_198_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_142 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_142_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_142_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_142_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_142_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_199_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_200_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_201_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_202_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_142_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_203_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_204_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_205_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_206_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_151 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_151_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_151_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_151_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_151_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_207_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_208_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_209_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_210_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_151_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_211_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_212_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_213_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_214_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_185 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_185_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_185_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_185_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_185_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_231_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_232_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_233_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_234_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_185_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_235_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_236_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_237_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_238_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_190 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_239_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_190_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_190_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_190_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_190_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_240_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_241_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_242_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_243_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_190_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_244_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_245_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_246_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_247_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_239 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_239_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_239_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_239_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_239_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_268_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_269_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_270_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_271_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_239_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_272_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_273_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_274_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_275_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_28 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_75_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_76_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_28_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_78_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_79_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_80_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_81_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_30 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_83_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_30_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_30_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_30_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_84_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_85_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_86_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_87_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_30_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_88_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_89_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_90_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_91_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_39 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_92_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_39_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_39_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_39_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_93_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_94_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_95_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_96_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_39_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_97_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_98_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_99_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_100_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_7 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_30_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_31_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_32_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_33_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_34_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_35_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_36_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_37_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_38_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_75 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_128_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_75_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_75_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_75_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_77_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_75_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_129_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_130_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_131_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_132_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_8 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_39_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_40_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_41_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_42_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_43_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_8_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_44_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_45_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_46_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_47_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_82 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_133_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_134_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_135_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_136_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_137_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_82_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_138_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_139_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_140_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_141_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_83 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_142_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_83_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_83_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_83_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_143_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_144_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_145_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_146_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_83_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_147_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_148_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_149_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_150_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_92 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_151_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_92_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_92_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_92_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_152_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_153_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_154_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_155_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_92_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_156_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_157_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_158_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_159_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_42
   (D,
    \tmp_115_5_i_i_reg_6095_reg[31] ,
    \tmp_38_reg_6100_reg[7] ,
    \tmp_115_5_i_i_reg_6095_reg[6] ,
    \tmp_115_5_i_i_reg_6095_reg[5] ,
    \tmp_115_5_i_i_reg_6095_reg[4] ,
    \tmp_115_5_i_i_reg_6095_reg[3] ,
    \tmp_115_5_i_i_reg_6095_reg[2] ,
    \tmp_115_5_i_i_reg_6095_reg[1] ,
    \tmp_115_5_i_i_reg_6095_reg[0] ,
    ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619,
    ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[0]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[7]_0 ,
    \ap_return_reg[6]_0 ,
    p_33_in,
    Q,
    ap_clk);
  output [7:0]D;
  output \tmp_115_5_i_i_reg_6095_reg[31] ;
  output \tmp_38_reg_6100_reg[7] ;
  output \tmp_115_5_i_i_reg_6095_reg[6] ;
  output \tmp_115_5_i_i_reg_6095_reg[5] ;
  output \tmp_115_5_i_i_reg_6095_reg[4] ;
  output \tmp_115_5_i_i_reg_6095_reg[3] ;
  output \tmp_115_5_i_i_reg_6095_reg[2] ;
  output \tmp_115_5_i_i_reg_6095_reg[1] ;
  output \tmp_115_5_i_i_reg_6095_reg[0] ;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[0]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[7]_0 ;
  input \ap_return_reg[6]_0 ;
  input p_33_in;
  input [8:0]Q;
  input ap_clk;

  wire [7:0]D;
  wire [8:0]Q;
  wire \a0_1_5_i_i_reg_6089[7]_i_10_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_11_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_128_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_129_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_12_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_130_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_131_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_132_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_133_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_134_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_135_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_136_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_137_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_138_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_139_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_13_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_140_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_141_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_142_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_143_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_15_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_16_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_179_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_17_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_180_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_181_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_182_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_183_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_184_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_185_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_186_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_18_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_19_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_20_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_21_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_22_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_42_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_43_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_44_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_45_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_47_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_48_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_49_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_50_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_51_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_52_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_53_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_54_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_82_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_83_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_84_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_85_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_87_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_88_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_89_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_90_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_91_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_92_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_93_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_94_n_0 ;
  wire \a0_1_5_i_i_reg_6089[7]_i_9_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_14_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_14_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_14_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_14_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_3_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_3_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_3_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_41_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_41_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_41_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_41_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_46_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_46_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_46_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_46_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_4_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_4_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_4_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_81_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_81_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_81_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_81_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_86_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_86_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_86_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_86_n_3 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_8_n_0 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_8_n_1 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_8_n_2 ;
  wire \a0_1_5_i_i_reg_6089_reg[7]_i_8_n_3 ;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire p_33_in;
  wire \tmp_115_5_i_i_reg_6095[31]_i_10_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_11_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_13_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_14_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_15_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_16_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_17_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_18_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_19_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_20_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_22_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_23_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_24_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_25_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_26_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_27_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_28_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_29_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_30_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_31_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_32_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_33_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_34_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_35_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_36_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_37_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_4_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_5_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_6_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_7_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_8_n_0 ;
  wire \tmp_115_5_i_i_reg_6095[31]_i_9_n_0 ;
  wire \tmp_115_5_i_i_reg_6095_reg[0] ;
  wire \tmp_115_5_i_i_reg_6095_reg[1] ;
  wire \tmp_115_5_i_i_reg_6095_reg[2] ;
  wire \tmp_115_5_i_i_reg_6095_reg[31] ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_0 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_1 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_2 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_3 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_0 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_1 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_2 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_3 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_1 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_2 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_3 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_0 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_1 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_2 ;
  wire \tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_3 ;
  wire \tmp_115_5_i_i_reg_6095_reg[3] ;
  wire \tmp_115_5_i_i_reg_6095_reg[4] ;
  wire \tmp_115_5_i_i_reg_6095_reg[5] ;
  wire \tmp_115_5_i_i_reg_6095_reg[6] ;
  wire \tmp_38_reg_6100_reg[7] ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_81_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_86_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \a0_1_5_i_i_reg_6089[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_128 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_179_n_0 ),
        .I2(\ap_return_reg[6]_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[6] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_129 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_180_n_0 ),
        .I2(\ap_return_reg[4]_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[4] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_130 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_181_n_0 ),
        .I2(\ap_return_reg[2]_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[2] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_131 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\a0_1_5_i_i_reg_6089[7]_i_182_n_0 ),
        .I2(\ap_return_reg[0]_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .I4(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I5(\ap_return_reg_n_0_[0] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \a0_1_5_i_i_reg_6089[7]_i_132 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .I3(\ap_return_reg[7]_0 ),
        .I4(\a0_1_5_i_i_reg_6089[7]_i_183_n_0 ),
        .I5(\ap_return_reg[6]_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \a0_1_5_i_i_reg_6089[7]_i_133 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .I3(\ap_return_reg[5]_0 ),
        .I4(\a0_1_5_i_i_reg_6089[7]_i_184_n_0 ),
        .I5(\ap_return_reg[4]_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \a0_1_5_i_i_reg_6089[7]_i_134 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .I3(\ap_return_reg[3]_0 ),
        .I4(\a0_1_5_i_i_reg_6089[7]_i_185_n_0 ),
        .I5(\ap_return_reg[2]_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \a0_1_5_i_i_reg_6089[7]_i_135 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .I3(\ap_return_reg[1]_0 ),
        .I4(\a0_1_5_i_i_reg_6089[7]_i_186_n_0 ),
        .I5(\ap_return_reg[0]_0 ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_136 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_137 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_138 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \a0_1_5_i_i_reg_6089[7]_i_139 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_140 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_141 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_142 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_142_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_6089[7]_i_143 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_143_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_16 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_179 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_179_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_18 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_180 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_180_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_181 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_181_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_182 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_182_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_183 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_183_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_184 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_184_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_185 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_185_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_186 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_186_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_20 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_21 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_22 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_42 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_43 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_44 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_45 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_47 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_48 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_53 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_54 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_82 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_83 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \a0_1_5_i_i_reg_6089[7]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_88 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_89 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a0_1_5_i_i_reg_6089[7]_i_9 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\a0_1_5_i_i_reg_6089[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a0_1_5_i_i_reg_6089[7]_i_90 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_91 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_92 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_93 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_6089[7]_i_94 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_5_i_i_reg_6089[7]_i_94_n_0 ));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_14 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_46_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_14_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_14_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_14_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_47_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_48_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_49_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_50_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_14_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_51_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_52_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_53_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_54_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_3 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_8_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_9_n_0 ,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_10_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_11_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_12_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_13_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_4 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_14_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_15_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_16_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_17_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_18_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_19_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_20_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_21_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_22_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_41 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_81_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_41_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_41_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_41_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_41_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_82_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_83_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_84_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_85_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_46 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_86_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_46_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_46_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_46_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_87_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_88_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_89_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_90_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_46_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_91_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_92_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_93_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_94_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_8 
       (.CI(\a0_1_5_i_i_reg_6089_reg[7]_i_41_n_0 ),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_8_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_8_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_8_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_42_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_43_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_44_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_45_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_81 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_81_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_81_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_81_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_128_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_129_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_130_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_131_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_81_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_132_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_133_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_134_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_135_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_6089_reg[7]_i_86 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_6089_reg[7]_i_86_n_0 ,\a0_1_5_i_i_reg_6089_reg[7]_i_86_n_1 ,\a0_1_5_i_i_reg_6089_reg[7]_i_86_n_2 ,\a0_1_5_i_i_reg_6089_reg[7]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_6089[7]_i_136_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_137_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_138_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_139_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_6089_reg[7]_i_86_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_6089[7]_i_140_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_141_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_142_n_0 ,\a0_1_5_i_i_reg_6089[7]_i_143_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[0]_i_1 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .O(\tmp_115_5_i_i_reg_6095_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[1]_i_1 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .O(\tmp_115_5_i_i_reg_6095_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[2]_i_1 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .O(\tmp_115_5_i_i_reg_6095_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[31]_i_1 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_115_5_i_i_reg_6095_reg[31] ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_10 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_14 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_15 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_16 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_18 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_20 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_22 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_23 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_24 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_25 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_26 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_27 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_28 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_29 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_30 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_5_i_i_reg_6095[31]_i_34 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_5_i_i_reg_6095[31]_i_35 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_5_i_i_reg_6095[31]_i_36 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_5_i_i_reg_6095[31]_i_37 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_4 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_5 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_5_i_i_reg_6095[31]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_5_i_i_reg_6095[31]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_115_5_i_i_reg_6095[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[3]_i_1 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .O(\tmp_115_5_i_i_reg_6095_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[4]_i_1 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .O(\tmp_115_5_i_i_reg_6095_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[5]_i_1 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .O(\tmp_115_5_i_i_reg_6095_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_115_5_i_i_reg_6095[6]_i_1 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .O(\tmp_115_5_i_i_reg_6095_reg[6] ));
  CARRY4 \tmp_115_5_i_i_reg_6095_reg[31]_i_12 
       (.CI(\tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_0 ),
        .CO({\tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_0 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_1 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_2 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_115_5_i_i_reg_6095[31]_i_22_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_23_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_24_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_25_n_0 }),
        .O(\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_115_5_i_i_reg_6095[31]_i_26_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_27_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_28_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_29_n_0 }));
  CARRY4 \tmp_115_5_i_i_reg_6095_reg[31]_i_2 
       (.CI(\tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_0 ),
        .CO({\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_1 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_2 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_115_5_i_i_reg_6095[31]_i_4_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_5_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_6_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_7_n_0 }),
        .O(\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_115_5_i_i_reg_6095[31]_i_8_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_9_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_10_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_11_n_0 }));
  CARRY4 \tmp_115_5_i_i_reg_6095_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_0 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_1 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_2 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_115_5_i_i_reg_6095[31]_i_30_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_31_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_32_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_33_n_0 }),
        .O(\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_115_5_i_i_reg_6095[31]_i_34_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_35_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_36_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_37_n_0 }));
  CARRY4 \tmp_115_5_i_i_reg_6095_reg[31]_i_3 
       (.CI(\tmp_115_5_i_i_reg_6095_reg[31]_i_12_n_0 ),
        .CO({\tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_0 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_1 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_2 ,\tmp_115_5_i_i_reg_6095_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_115_5_i_i_reg_6095[31]_i_13_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_14_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_15_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_16_n_0 }),
        .O(\NLW_tmp_115_5_i_i_reg_6095_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_115_5_i_i_reg_6095[31]_i_17_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_18_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_19_n_0 ,\tmp_115_5_i_i_reg_6095[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_38_reg_6100[7]_i_1 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\tmp_115_5_i_i_reg_6095_reg[31]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .O(\tmp_38_reg_6100_reg[7] ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_43
   (D,
    \tmp_54_reg_6116_reg[8] ,
    \tmp_122_5_i_i_reg_6111_reg[7] ,
    \tmp_122_5_i_i_reg_6111_reg[6] ,
    \tmp_122_5_i_i_reg_6111_reg[5] ,
    \tmp_122_5_i_i_reg_6111_reg[4] ,
    \tmp_122_5_i_i_reg_6111_reg[3] ,
    \tmp_122_5_i_i_reg_6111_reg[2] ,
    \tmp_122_5_i_i_reg_6111_reg[1] ,
    \tmp_122_5_i_i_reg_6111_reg[0] ,
    ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619,
    ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[0]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[7]_0 ,
    \ap_return_reg[6]_0 ,
    b0_1_4_flag_d_max8_9_1_fu_4463_p1,
    p_33_in,
    Q,
    ap_clk);
  output [8:0]D;
  output \tmp_54_reg_6116_reg[8] ;
  output \tmp_122_5_i_i_reg_6111_reg[7] ;
  output \tmp_122_5_i_i_reg_6111_reg[6] ;
  output \tmp_122_5_i_i_reg_6111_reg[5] ;
  output \tmp_122_5_i_i_reg_6111_reg[4] ;
  output \tmp_122_5_i_i_reg_6111_reg[3] ;
  output \tmp_122_5_i_i_reg_6111_reg[2] ;
  output \tmp_122_5_i_i_reg_6111_reg[1] ;
  output \tmp_122_5_i_i_reg_6111_reg[0] ;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619;
  input [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[0]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[7]_0 ;
  input \ap_return_reg[6]_0 ;
  input [0:0]b0_1_4_flag_d_max8_9_1_fu_4463_p1;
  input p_33_in;
  input [8:0]Q;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619;
  wire [8:0]ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [0:0]b0_1_4_flag_d_max8_9_1_fu_4463_p1;
  wire \b0_1_5_i_i_reg_6105[8]_i_102_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_103_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_104_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_105_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_106_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_107_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_108_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_109_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_10_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_111_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_112_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_113_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_114_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_115_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_116_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_117_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_118_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_11_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_12_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_13_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_14_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_15_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_160_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_161_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_162_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_163_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_164_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_165_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_166_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_167_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_168_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_169_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_16_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_170_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_171_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_172_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_173_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_174_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_175_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_17_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_19_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_20_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_215_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_216_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_217_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_218_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_219_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_21_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_220_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_221_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_222_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_22_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_23_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_24_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_25_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_26_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_49_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_50_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_51_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_52_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_53_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_54_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_55_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_56_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_58_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_59_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_60_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_61_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_62_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_63_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_64_n_0 ;
  wire \b0_1_5_i_i_reg_6105[8]_i_65_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_101_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_101_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_101_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_101_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_110_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_110_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_110_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_110_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_18_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_18_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_18_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_18_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_48_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_48_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_48_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_48_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_4_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_4_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_4_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_57_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_57_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_57_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_57_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_5_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_5_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_5_n_3 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_9_n_0 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_9_n_1 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_9_n_2 ;
  wire \b0_1_5_i_i_reg_6105_reg[8]_i_9_n_3 ;
  wire p_33_in;
  wire \tmp_122_5_i_i_reg_6111[0]_i_10_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_11_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_13_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_14_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_15_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_16_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_17_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_18_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_19_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_20_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_22_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_23_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_24_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_25_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_26_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_27_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_28_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_29_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_30_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_31_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_32_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_33_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_34_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_35_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_36_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_37_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_4_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_5_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_6_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_7_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_8_n_0 ;
  wire \tmp_122_5_i_i_reg_6111[0]_i_9_n_0 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0] ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_0 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_1 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_2 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_3 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_0 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_1 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_2 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_3 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_1 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_2 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_3 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_0 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_1 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_2 ;
  wire \tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_3 ;
  wire \tmp_122_5_i_i_reg_6111_reg[1] ;
  wire \tmp_122_5_i_i_reg_6111_reg[2] ;
  wire \tmp_122_5_i_i_reg_6111_reg[3] ;
  wire \tmp_122_5_i_i_reg_6111_reg[4] ;
  wire \tmp_122_5_i_i_reg_6111_reg[5] ;
  wire \tmp_122_5_i_i_reg_6111_reg[6] ;
  wire \tmp_122_5_i_i_reg_6111_reg[7] ;
  wire \tmp_54_reg_6116_reg[8] ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_101_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_110_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(Q[7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h02A2)) 
    \b0_1_5_i_i_reg_6105[8]_i_10 
       (.I0(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I2(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_105 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_106 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_107 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_108 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_109 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_111 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_112 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_113 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_114 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_115 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_116 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_117 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_118 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_14 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_16 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_160 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_215_n_0 ),
        .I1(\ap_return_reg[7]_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[6] ),
        .I5(\ap_return_reg[6]_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_161 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_216_n_0 ),
        .I1(\ap_return_reg[5]_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[4] ),
        .I5(\ap_return_reg[4]_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_162 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_217_n_0 ),
        .I1(\ap_return_reg[3]_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[2] ),
        .I5(\ap_return_reg[2]_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_163 
       (.I0(\b0_1_5_i_i_reg_6105[8]_i_218_n_0 ),
        .I1(\ap_return_reg[1]_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(\ap_return_reg_n_0_[0] ),
        .I5(\ap_return_reg[0]_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \b0_1_5_i_i_reg_6105[8]_i_164 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .I4(\ap_return_reg[6]_0 ),
        .I5(\b0_1_5_i_i_reg_6105[8]_i_219_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \b0_1_5_i_i_reg_6105[8]_i_165 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .I4(\ap_return_reg[4]_0 ),
        .I5(\b0_1_5_i_i_reg_6105[8]_i_220_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \b0_1_5_i_i_reg_6105[8]_i_166 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .I4(\ap_return_reg[2]_0 ),
        .I5(\b0_1_5_i_i_reg_6105[8]_i_221_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \b0_1_5_i_i_reg_6105[8]_i_167 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .I4(\ap_return_reg[0]_0 ),
        .I5(\b0_1_5_i_i_reg_6105[8]_i_222_n_0 ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_168 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_168_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_169 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_17 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_170 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \b0_1_5_i_i_reg_6105[8]_i_171 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_171_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_172 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_172_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_173 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_174 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_6105[8]_i_175 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_175_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_19 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_5_i_i_reg_6105[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \b0_1_5_i_i_reg_6105[8]_i_2 
       (.I0(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_20 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_21 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_215 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[7]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_215_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_216 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[5]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_216_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_217 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[3]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_217_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_218 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[1]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_218_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_219 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[6]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_219_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_22 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_220 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[4]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_220_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_221 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[2]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_221_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b0_1_5_i_i_reg_6105[8]_i_222 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[0]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_222_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_23 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_24 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_25 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_26 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \b0_1_5_i_i_reg_6105[8]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(\ap_return_reg_n_0_[31] ),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_53 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_54 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_55 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \b0_1_5_i_i_reg_6105[8]_i_56 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .I3(b0_1_4_flag_d_max8_9_1_fu_4463_p1),
        .O(\b0_1_5_i_i_reg_6105[8]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_58 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_59 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_60 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \b0_1_5_i_i_reg_6105[8]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_62 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_63 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_64 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_6105[8]_i_65 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604[8]),
        .O(\b0_1_5_i_i_reg_6105[8]_i_65_n_0 ));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_101 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_101_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_101_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_101_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_101_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_160_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_161_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_162_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_163_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_101_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_164_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_165_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_166_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_167_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_110 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_110_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_110_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_110_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_168_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_169_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_170_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_171_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_110_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_172_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_173_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_174_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_175_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_18 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_57_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_18_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_18_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_18_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_58_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_59_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_60_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_61_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_18_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_62_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_63_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_64_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_65_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_4 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_9_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_10_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_11_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_12_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_13_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_14_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_15_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_16_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_17_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_48 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_101_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_48_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_48_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_48_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_102_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_103_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_104_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_105_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_48_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_106_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_107_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_108_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_109_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_5 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_18_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_19_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_20_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_21_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_22_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_23_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_24_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_25_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_26_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_57 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_110_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_57_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_57_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_57_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_111_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_112_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_113_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_114_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_57_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_115_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_116_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_117_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_118_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_6105_reg[8]_i_9 
       (.CI(\b0_1_5_i_i_reg_6105_reg[8]_i_48_n_0 ),
        .CO({\b0_1_5_i_i_reg_6105_reg[8]_i_9_n_0 ,\b0_1_5_i_i_reg_6105_reg[8]_i_9_n_1 ,\b0_1_5_i_i_reg_6105_reg[8]_i_9_n_2 ,\b0_1_5_i_i_reg_6105_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_6105[8]_i_49_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_50_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_51_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_52_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_6105_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_6105[8]_i_53_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_54_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_55_n_0 ,\b0_1_5_i_i_reg_6105[8]_i_56_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[0]_i_1 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .O(\tmp_122_5_i_i_reg_6111_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_10 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_11 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_13 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_14 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_15 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_16 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_17 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_18 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_19 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_20 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_22 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_23 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_24 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_25 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_26 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_27 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_28 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_29 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_30 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_31 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_32 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_33 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_122_5_i_i_reg_6111[0]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_122_5_i_i_reg_6111[0]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_122_5_i_i_reg_6111[0]_i_36 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_122_5_i_i_reg_6111[0]_i_37 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_4 
       (.I0(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_5 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_6 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_122_5_i_i_reg_6111[0]_i_7 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_8 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_122_5_i_i_reg_6111[0]_i_9 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_122_5_i_i_reg_6111[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[1]_i_1 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[1]),
        .O(\tmp_122_5_i_i_reg_6111_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[2]_i_1 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[2]),
        .O(\tmp_122_5_i_i_reg_6111_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[3]_i_1 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[3]),
        .O(\tmp_122_5_i_i_reg_6111_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[4]_i_1 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[4]),
        .O(\tmp_122_5_i_i_reg_6111_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[5]_i_1 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[5]),
        .O(\tmp_122_5_i_i_reg_6111_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[6]_i_1 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[6]),
        .O(\tmp_122_5_i_i_reg_6111_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_122_5_i_i_reg_6111[7]_i_1 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[7]),
        .O(\tmp_122_5_i_i_reg_6111_reg[7] ));
  CARRY4 \tmp_122_5_i_i_reg_6111_reg[0]_i_12 
       (.CI(\tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_0 ),
        .CO({\tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_0 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_1 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_2 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_5_i_i_reg_6111[0]_i_22_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_23_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_24_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_25_n_0 }),
        .O(\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_122_5_i_i_reg_6111[0]_i_26_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_27_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_28_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_29_n_0 }));
  CARRY4 \tmp_122_5_i_i_reg_6111_reg[0]_i_2 
       (.CI(\tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_0 ),
        .CO({\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_1 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_2 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_5_i_i_reg_6111[0]_i_4_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_5_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_6_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_7_n_0 }),
        .O(\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_122_5_i_i_reg_6111[0]_i_8_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_9_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_10_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_11_n_0 }));
  CARRY4 \tmp_122_5_i_i_reg_6111_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_0 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_1 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_2 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_5_i_i_reg_6111[0]_i_30_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_31_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_32_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_33_n_0 }),
        .O(\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_122_5_i_i_reg_6111[0]_i_34_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_35_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_36_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_37_n_0 }));
  CARRY4 \tmp_122_5_i_i_reg_6111_reg[0]_i_3 
       (.CI(\tmp_122_5_i_i_reg_6111_reg[0]_i_12_n_0 ),
        .CO({\tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_0 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_1 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_2 ,\tmp_122_5_i_i_reg_6111_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_122_5_i_i_reg_6111[0]_i_13_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_14_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_15_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_16_n_0 }),
        .O(\NLW_tmp_122_5_i_i_reg_6111_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_122_5_i_i_reg_6111[0]_i_17_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_18_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_19_n_0 ,\tmp_122_5_i_i_reg_6111[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_54_reg_6116[8]_i_1 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(\tmp_122_5_i_i_reg_6111_reg[0]_i_2_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619[8]),
        .O(\tmp_54_reg_6116_reg[8] ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_44
   (\a0_1_7_i_i_reg_6133_reg[0] ,
    \a0_1_7_i_i_reg_6133_reg[1] ,
    \a0_1_7_i_i_reg_6133_reg[2] ,
    \a0_1_7_i_i_reg_6133_reg[3] ,
    \a0_1_7_i_i_reg_6133_reg[4] ,
    \a0_1_7_i_i_reg_6133_reg[5] ,
    \a0_1_7_i_i_reg_6133_reg[6] ,
    \a0_1_7_i_i_reg_6133_reg[7] ,
    ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673,
    ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653,
    \a0_1_5_i_i_reg_6089_reg[0] ,
    CO,
    tmp_115_5_i_i_reg_6095,
    Q,
    \a0_1_5_i_i_reg_6089_reg[1] ,
    \a0_1_5_i_i_reg_6089_reg[2] ,
    \a0_1_5_i_i_reg_6089_reg[3] ,
    \a0_1_5_i_i_reg_6089_reg[4] ,
    \a0_1_5_i_i_reg_6089_reg[5] ,
    \a0_1_5_i_i_reg_6089_reg[6] ,
    \a0_1_5_i_i_reg_6089_reg[7] ,
    tmp_38_reg_6100,
    p_33_in,
    \ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] ,
    ap_clk);
  output \a0_1_7_i_i_reg_6133_reg[0] ;
  output \a0_1_7_i_i_reg_6133_reg[1] ;
  output \a0_1_7_i_i_reg_6133_reg[2] ;
  output \a0_1_7_i_i_reg_6133_reg[3] ;
  output \a0_1_7_i_i_reg_6133_reg[4] ;
  output \a0_1_7_i_i_reg_6133_reg[5] ;
  output \a0_1_7_i_i_reg_6133_reg[6] ;
  output \a0_1_7_i_i_reg_6133_reg[7] ;
  input [8:0]ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673;
  input [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653;
  input \a0_1_5_i_i_reg_6089_reg[0] ;
  input [0:0]CO;
  input [6:0]tmp_115_5_i_i_reg_6095;
  input [7:0]Q;
  input \a0_1_5_i_i_reg_6089_reg[1] ;
  input \a0_1_5_i_i_reg_6089_reg[2] ;
  input \a0_1_5_i_i_reg_6089_reg[3] ;
  input \a0_1_5_i_i_reg_6089_reg[4] ;
  input \a0_1_5_i_i_reg_6089_reg[5] ;
  input \a0_1_5_i_i_reg_6089_reg[6] ;
  input \a0_1_5_i_i_reg_6089_reg[7] ;
  input [0:0]tmp_38_reg_6100;
  input p_33_in;
  input [8:0]\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] ;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire \a0_1_5_i_i_reg_6089_reg[0] ;
  wire \a0_1_5_i_i_reg_6089_reg[1] ;
  wire \a0_1_5_i_i_reg_6089_reg[2] ;
  wire \a0_1_5_i_i_reg_6089_reg[3] ;
  wire \a0_1_5_i_i_reg_6089_reg[4] ;
  wire \a0_1_5_i_i_reg_6089_reg[5] ;
  wire \a0_1_5_i_i_reg_6089_reg[6] ;
  wire \a0_1_5_i_i_reg_6089_reg[7] ;
  wire \a0_1_7_i_i_reg_6133[0]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[0]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[1]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[1]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[2]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[2]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[3]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[3]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[4]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[4]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[5]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[5]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[6]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133[6]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_100_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_101_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_102_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_103_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_104_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_105_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_107_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_108_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_109_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_110_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_112_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_113_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_114_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_115_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_116_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_117_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_118_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_119_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_121_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_122_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_123_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_124_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_147_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_148_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_149_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_150_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_151_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_152_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_153_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_154_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_156_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_157_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_158_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_159_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_160_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_161_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_162_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_163_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_164_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_165_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_166_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_167_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_168_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_169_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_170_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_171_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_172_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_173_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_174_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_175_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_189_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_190_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_191_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_192_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_193_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_194_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_195_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_196_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_197_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_198_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_199_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_200_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_201_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_202_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_203_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_204_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_205_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_206_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_207_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_208_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_209_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_210_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_211_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_212_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_213_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_214_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_215_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_216_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_217_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_218_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_219_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_220_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_226_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_228_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_230_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_232_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_23_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_26_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_27_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_28_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_29_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_30_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_31_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_32_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_33_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_35_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_36_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_37_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_38_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_5_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_60_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_61_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_62_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_63_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_65_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_66_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_67_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_68_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_69_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_70_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_71_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_72_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_74_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_75_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_76_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_77_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_98_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_99_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[0] ;
  wire \a0_1_7_i_i_reg_6133_reg[1] ;
  wire \a0_1_7_i_i_reg_6133_reg[2] ;
  wire \a0_1_7_i_i_reg_6133_reg[3] ;
  wire \a0_1_7_i_i_reg_6133_reg[4] ;
  wire \a0_1_7_i_i_reg_6133_reg[5] ;
  wire \a0_1_7_i_i_reg_6133_reg[6] ;
  wire \a0_1_7_i_i_reg_6133_reg[7] ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_106_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_106_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_106_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_106_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_111_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_111_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_111_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_111_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_120_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_120_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_120_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_120_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_146_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_146_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_146_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_146_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_155_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_155_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_155_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_155_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_188_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_188_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_188_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_188_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_24_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_24_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_24_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_25_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_25_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_25_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_25_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_34_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_34_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_34_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_34_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_58_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_58_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_58_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_59_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_59_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_59_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_59_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_64_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_64_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_64_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_64_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_6_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_6_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_6_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_73_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_73_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_73_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_73_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_7_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_7_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_7_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_97_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_97_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_97_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_97_n_3 ;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] ;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire p_33_in;
  wire [6:0]tmp_115_5_i_i_reg_6095;
  wire [0:0]tmp_38_reg_6100;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_106_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_111_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_120_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_146_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_155_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_188_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_58_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_59_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_73_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_97_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[0]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[0]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[0] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[0]_i_3 
       (.I0(Q[0]),
        .I1(tmp_115_5_i_i_reg_6095[0]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[0]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[0]_i_4 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[1]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[1]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[1] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[1]_i_3 
       (.I0(Q[1]),
        .I1(tmp_115_5_i_i_reg_6095[1]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[1]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[1]_i_4 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[2]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[2]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[2] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[2]_i_3 
       (.I0(Q[2]),
        .I1(tmp_115_5_i_i_reg_6095[2]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[2]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[2]_i_4 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[3]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[3]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[3] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[3]_i_3 
       (.I0(Q[3]),
        .I1(tmp_115_5_i_i_reg_6095[3]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[3]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[3]_i_4 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[4]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[4]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[4] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[4]_i_3 
       (.I0(Q[4]),
        .I1(tmp_115_5_i_i_reg_6095[4]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[4]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[4]_i_4 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[5]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[5]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[5] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[5]_i_3 
       (.I0(Q[5]),
        .I1(tmp_115_5_i_i_reg_6095[5]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[5]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[5]_i_4 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[6]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[6]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[6] ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[6]_i_3 
       (.I0(Q[6]),
        .I1(tmp_115_5_i_i_reg_6095[6]),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[6]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[6]_i_4 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_100 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_101 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_102 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_103 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_104 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_105 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_107 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_107_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_108 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_109 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_109_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_110 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_112 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_113 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_114 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_115 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_116 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_117 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_118 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_119 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_119_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_121 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_122 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_122_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_123 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_124 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_147 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_147_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_148 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_148_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_149 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_150 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_151 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_151_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_152 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_153 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_154 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_156 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_157 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_157_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_158 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_159 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_160 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_160_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_161 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_161_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_162 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_162_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_163 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_164 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_164_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_165 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_165_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_166 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_166_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_167 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_168 
       (.I0(\a0_1_7_i_i_reg_6133[6]_i_3_n_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I3(\ap_return_reg_n_0_[6] ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_205_n_0 ),
        .I5(\a0_1_7_i_i_reg_6133[7]_i_5_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_168_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_169 
       (.I0(\a0_1_7_i_i_reg_6133[4]_i_3_n_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I3(\ap_return_reg_n_0_[4] ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_206_n_0 ),
        .I5(\a0_1_7_i_i_reg_6133[5]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_169_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_170 
       (.I0(\a0_1_7_i_i_reg_6133[2]_i_3_n_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I3(\ap_return_reg_n_0_[2] ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_207_n_0 ),
        .I5(\a0_1_7_i_i_reg_6133[3]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_171 
       (.I0(\a0_1_7_i_i_reg_6133[0]_i_3_n_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I3(\ap_return_reg_n_0_[0] ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_208_n_0 ),
        .I5(\a0_1_7_i_i_reg_6133[1]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_171_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_172 
       (.I0(\a0_1_7_i_i_reg_6133[6]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_209_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_172_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_173 
       (.I0(\a0_1_7_i_i_reg_6133[4]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_210_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_173_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_174 
       (.I0(\a0_1_7_i_i_reg_6133[2]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_211_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_174_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_175 
       (.I0(\a0_1_7_i_i_reg_6133[0]_i_3_n_0 ),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_212_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_175_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_189 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_189_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_190 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_190_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_191 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_191_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_192 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_193 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_193_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_194 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_194_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_195 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_195_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_196 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_6133[7]_i_197 
       (.I0(CO),
        .I1(tmp_115_5_i_i_reg_6095[6]),
        .I2(Q[6]),
        .I3(\a0_1_7_i_i_reg_6133[6]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_23_n_0 ),
        .I5(\a0_1_5_i_i_reg_6089_reg[7] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_6133[7]_i_198 
       (.I0(CO),
        .I1(tmp_115_5_i_i_reg_6095[4]),
        .I2(Q[4]),
        .I3(\a0_1_7_i_i_reg_6133[4]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[5]_i_4_n_0 ),
        .I5(\a0_1_5_i_i_reg_6089_reg[5] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_6133[7]_i_199 
       (.I0(CO),
        .I1(tmp_115_5_i_i_reg_6095[2]),
        .I2(Q[2]),
        .I3(\a0_1_7_i_i_reg_6133[2]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[3]_i_4_n_0 ),
        .I5(\a0_1_5_i_i_reg_6089_reg[3] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_199_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[7]_i_2 
       (.I0(\a0_1_7_i_i_reg_6133[7]_i_5_n_0 ),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ),
        .O(\a0_1_7_i_i_reg_6133_reg[7] ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_6133[7]_i_200 
       (.I0(CO),
        .I1(tmp_115_5_i_i_reg_6095[0]),
        .I2(Q[0]),
        .I3(\a0_1_7_i_i_reg_6133[0]_i_4_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[1]_i_4_n_0 ),
        .I5(\a0_1_5_i_i_reg_6089_reg[1] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_200_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_201 
       (.I0(\a0_1_5_i_i_reg_6089_reg[6] ),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_226_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_201_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_202 
       (.I0(\a0_1_5_i_i_reg_6089_reg[4] ),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_228_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_202_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_203 
       (.I0(\a0_1_5_i_i_reg_6089_reg[2] ),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_230_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_203_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_6133[7]_i_204 
       (.I0(\a0_1_5_i_i_reg_6089_reg[0] ),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_232_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_204_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_205 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_205_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_206 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_206_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_207 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_207_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_208 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_208_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \a0_1_7_i_i_reg_6133[7]_i_209 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(\a0_1_7_i_i_reg_6133[7]_i_5_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_209_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \a0_1_7_i_i_reg_6133[7]_i_210 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(\a0_1_7_i_i_reg_6133[5]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_210_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \a0_1_7_i_i_reg_6133[7]_i_211 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(\a0_1_7_i_i_reg_6133[3]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_211_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \a0_1_7_i_i_reg_6133[7]_i_212 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(\a0_1_7_i_i_reg_6133[1]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_213 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_214 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_215 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_216 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_217 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_218 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_219 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_220 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_220_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_6133[7]_i_226 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(CO),
        .I4(tmp_38_reg_6100),
        .I5(Q[7]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_6133[7]_i_228 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(CO),
        .I4(tmp_115_5_i_i_reg_6095[5]),
        .I5(Q[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_228_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_23 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_6133[7]_i_230 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(CO),
        .I4(tmp_115_5_i_i_reg_6095[3]),
        .I5(Q[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_230_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_6133[7]_i_232 
       (.I0(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(CO),
        .I4(tmp_115_5_i_i_reg_6095[1]),
        .I5(Q[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_232_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_26 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_27 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_28 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_29 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_30 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_31 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_32 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_33 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_35 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_36 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_37 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_38 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_6133[7]_i_5 
       (.I0(Q[7]),
        .I1(tmp_38_reg_6100),
        .I2(CO),
        .I3(\a0_1_7_i_i_reg_6133[7]_i_23_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_60 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_61 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_62 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_63 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_65 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_66 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_67 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_68 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_69 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_70 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_71 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_72 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_74 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_75 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_76 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_77 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_98 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_99 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_99_n_0 ));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_106 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_155_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_106_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_106_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_106_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_106_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_106_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_156_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_157_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_158_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_159_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_111 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_111_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_111_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_111_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_111_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_160_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_161_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_162_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_163_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_111_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_164_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_165_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_166_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_167_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_120 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_120_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_120_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_120_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_120_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_168_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_169_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_170_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_171_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_120_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_172_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_173_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_174_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_175_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_146 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_188_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_146_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_146_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_146_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_146_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_189_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_190_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_191_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_192_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_146_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_193_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_194_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_195_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_196_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_155 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_155_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_155_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_155_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_155_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_197_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_198_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_199_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_200_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_155_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_201_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_202_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_203_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_204_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_188 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_188_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_188_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_188_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_188_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_213_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_214_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_215_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_216_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_188_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_217_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_218_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_219_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_220_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_24 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_59_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_24_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_60_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_61_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_62_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_63_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_25 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_64_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_25_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_25_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_25_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_65_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_66_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_67_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_68_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_25_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_69_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_70_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_71_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_72_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_34 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_73_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_34_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_34_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_34_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_34_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_74_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_75_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_76_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_77_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_58 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_97_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_98_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_99_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_100_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_101_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_58_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_102_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_103_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_104_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_105_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_59 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_106_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_59_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_59_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_59_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_59_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_107_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_108_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_109_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_110_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_6 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_25_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_26_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_27_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_28_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_29_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_30_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_31_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_32_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_33_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_64 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_111_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_64_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_64_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_64_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_112_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_113_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_114_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_115_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_64_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_116_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_117_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_118_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_119_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_7 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_34_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_35_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_36_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_37_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_38_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_73 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_120_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_73_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_73_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_73_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_73_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_121_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_122_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_123_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_124_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_97 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_146_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_97_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_97_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_97_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_147_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_148_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_149_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_150_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_97_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_151_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_152_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_153_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_154_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_2_i_i_reg_6005_reg[31] [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_45
   (b0_1_6_tmp_122_6_cas_fu_4734_p1__0,
    b0_1_6_tmp_122_6_cas_fu_4734_p1,
    ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673,
    ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653,
    Q,
    tmp_54_reg_6116,
    CO,
    tmp_122_5_i_i_reg_6111,
    b0_1_5_tmp_122_5_cas_fu_4662_p1,
    p_33_in,
    \ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] ,
    ap_clk);
  output [7:0]b0_1_6_tmp_122_6_cas_fu_4734_p1__0;
  output [0:0]b0_1_6_tmp_122_6_cas_fu_4734_p1;
  input [8:0]ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673;
  input [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653;
  input [8:0]Q;
  input [0:0]tmp_54_reg_6116;
  input [0:0]CO;
  input [7:0]tmp_122_5_i_i_reg_6111;
  input [7:0]b0_1_5_tmp_122_5_cas_fu_4662_p1;
  input p_33_in;
  input [8:0]\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] ;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] ;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653;
  wire \ap_return_reg_n_0_[0] ;
  wire \ap_return_reg_n_0_[1] ;
  wire \ap_return_reg_n_0_[2] ;
  wire \ap_return_reg_n_0_[31] ;
  wire \ap_return_reg_n_0_[3] ;
  wire \ap_return_reg_n_0_[4] ;
  wire \ap_return_reg_n_0_[5] ;
  wire \ap_return_reg_n_0_[6] ;
  wire \ap_return_reg_n_0_[7] ;
  wire [7:0]b0_1_5_tmp_122_5_cas_fu_4662_p1;
  wire [8:8]b0_1_6_cast_i_i_fu_4698_p1;
  wire [7:0]b0_1_6_cast_i_i_fu_4698_p1__0;
  wire [0:0]b0_1_6_tmp_122_6_cas_fu_4734_p1;
  wire [7:0]b0_1_6_tmp_122_6_cas_fu_4734_p1__0;
  wire \b0_1_7_i_i_reg_6139[0]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[1]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[2]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[3]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[4]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[5]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[6]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[7]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_100_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_129_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_130_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_131_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_132_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_133_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_134_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_135_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_136_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_138_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_139_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_140_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_141_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_143_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_144_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_145_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_146_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_147_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_148_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_149_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_150_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_152_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_153_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_154_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_155_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_156_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_157_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_158_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_159_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_186_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_187_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_188_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_189_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_190_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_191_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_192_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_193_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_195_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_196_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_197_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_198_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_199_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_200_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_201_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_202_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_203_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_204_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_205_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_206_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_207_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_208_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_209_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_210_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_211_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_212_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_213_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_214_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_228_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_229_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_230_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_231_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_232_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_233_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_234_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_235_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_236_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_237_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_238_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_239_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_240_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_241_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_242_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_243_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_244_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_245_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_246_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_247_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_248_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_249_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_250_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_251_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_252_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_253_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_254_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_255_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_256_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_257_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_258_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_259_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_268_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_269_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_270_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_271_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_28_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_31_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_32_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_33_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_34_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_35_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_36_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_37_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_38_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_40_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_41_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_42_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_43_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_44_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_45_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_46_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_47_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_77_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_78_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_79_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_80_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_81_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_82_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_84_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_85_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_86_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_87_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_88_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_89_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_90_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_91_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_93_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_94_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_95_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_96_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_97_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_98_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_99_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_128_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_128_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_128_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_128_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_137_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_137_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_137_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_137_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_142_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_142_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_142_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_142_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_151_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_151_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_151_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_151_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_185_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_185_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_185_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_185_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_194_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_194_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_194_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_194_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_227_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_227_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_227_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_227_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_29_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_29_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_29_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_30_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_30_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_30_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_30_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_39_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_39_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_39_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_39_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_75_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_75_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_75_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_76_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_76_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_76_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_76_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_7_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_7_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_7_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_83_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_83_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_83_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_83_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_8_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_8_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_8_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_92_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_92_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_92_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_92_n_3 ;
  wire p_33_in;
  wire [7:0]tmp_122_5_i_i_reg_6111;
  wire [0:0]tmp_54_reg_6116;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_128_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_137_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_142_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_151_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_185_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_194_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_227_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_75_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_83_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_92_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [0]),
        .Q(\ap_return_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [1]),
        .Q(\ap_return_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [2]),
        .Q(\ap_return_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [8]),
        .Q(\ap_return_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [3]),
        .Q(\ap_return_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [4]),
        .Q(\ap_return_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [5]),
        .Q(\ap_return_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [6]),
        .Q(\ap_return_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_2_i_i_reg_6010_reg[31] [7]),
        .Q(\ap_return_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[0]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[0]),
        .I1(\ap_return_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[0]_i_3 
       (.I0(Q[0]),
        .I1(tmp_122_5_i_i_reg_6111[0]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[0]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[0]_i_4 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[1]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[1]),
        .I1(\ap_return_reg_n_0_[1] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[1]_i_3 
       (.I0(Q[1]),
        .I1(tmp_122_5_i_i_reg_6111[1]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[1]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[1]_i_4 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[2]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[2]),
        .I1(\ap_return_reg_n_0_[2] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[2]_i_3 
       (.I0(Q[2]),
        .I1(tmp_122_5_i_i_reg_6111[2]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[2]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[2]_i_4 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[3]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[3]),
        .I1(\ap_return_reg_n_0_[3] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[3]_i_3 
       (.I0(Q[3]),
        .I1(tmp_122_5_i_i_reg_6111[3]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[3]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[3]_i_4 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[4]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[4]),
        .I1(\ap_return_reg_n_0_[4] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[4]_i_3 
       (.I0(Q[4]),
        .I1(tmp_122_5_i_i_reg_6111[4]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[4]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[4]_i_4 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[5]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[5]),
        .I1(\ap_return_reg_n_0_[5] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[5]_i_3 
       (.I0(Q[5]),
        .I1(tmp_122_5_i_i_reg_6111[5]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[5]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[5]_i_4 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[6]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[6]),
        .I1(\ap_return_reg_n_0_[6] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[6]_i_3 
       (.I0(Q[6]),
        .I1(tmp_122_5_i_i_reg_6111[6]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[6]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[6]_i_4 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[7]_i_2 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[7]),
        .I1(\ap_return_reg_n_0_[7] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[7]_i_3 
       (.I0(Q[7]),
        .I1(tmp_122_5_i_i_reg_6111[7]),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[7]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[7]_i_4 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_100 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_129 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_129_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_130 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_130_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_131 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_131_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_132 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_133 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_133_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_134 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_134_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_135 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_136 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_138 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_139 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_140 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_141 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_141_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_143 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_143_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_144 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_144_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_145 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_145_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_146 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_146_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_147 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_147_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_148 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_148_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_149 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_150 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_150_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_152 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_152_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_153 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_153_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_154 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_154_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_155 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_155_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_156 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_156_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_157 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_157_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_158 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_158_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_159 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_159_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_186 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_186_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_187 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_187_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_188 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_188_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_189 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_189_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_190 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_190_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_191 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_191_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_192 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_193 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_195 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_196 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_197 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_198 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_198_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_199 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_199_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_200 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_200_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_201 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_201_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_202 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_202_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_203 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_203_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_204 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_204_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_205 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_205_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_206 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_206_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_207 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[6]),
        .I4(b0_1_6_cast_i_i_fu_4698_p1__0[7]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_244_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_207_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_208 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[4]),
        .I4(b0_1_6_cast_i_i_fu_4698_p1__0[5]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_245_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_208_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_209 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[2]),
        .I4(b0_1_6_cast_i_i_fu_4698_p1__0[3]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_246_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_209_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_210 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[0]),
        .I4(b0_1_6_cast_i_i_fu_4698_p1__0[1]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_247_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_210_n_0 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \b0_1_7_i_i_reg_6139[8]_i_211 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[6]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[6]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_248_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_211_n_0 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \b0_1_7_i_i_reg_6139[8]_i_212 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[4]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[4]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_249_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_212_n_0 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \b0_1_7_i_i_reg_6139[8]_i_213 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[2]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[2]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_250_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_213_n_0 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \b0_1_7_i_i_reg_6139[8]_i_214 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[0]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1__0[0]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_251_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_214_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_228 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_228_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_229 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_229_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_230 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_230_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_231 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_231_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_232 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_232_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_233 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_233_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_234 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_234_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_235 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_235_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_236 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I2(\ap_return_reg_n_0_[6] ),
        .I3(b0_1_5_tmp_122_5_cas_fu_4662_p1[6]),
        .I4(b0_1_5_tmp_122_5_cas_fu_4662_p1[7]),
        .I5(\b0_1_7_i_i_reg_6139[7]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_236_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_237 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I2(\ap_return_reg_n_0_[4] ),
        .I3(b0_1_5_tmp_122_5_cas_fu_4662_p1[4]),
        .I4(b0_1_5_tmp_122_5_cas_fu_4662_p1[5]),
        .I5(\b0_1_7_i_i_reg_6139[5]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_237_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_238 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I2(\ap_return_reg_n_0_[2] ),
        .I3(b0_1_5_tmp_122_5_cas_fu_4662_p1[2]),
        .I4(b0_1_5_tmp_122_5_cas_fu_4662_p1[3]),
        .I5(\b0_1_7_i_i_reg_6139[3]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_238_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_239 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I2(\ap_return_reg_n_0_[0] ),
        .I3(b0_1_5_tmp_122_5_cas_fu_4662_p1[0]),
        .I4(b0_1_5_tmp_122_5_cas_fu_4662_p1[1]),
        .I5(\b0_1_7_i_i_reg_6139[1]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_239_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_6139[8]_i_240 
       (.I0(\b0_1_7_i_i_reg_6139[6]_i_4_n_0 ),
        .I1(Q[6]),
        .I2(tmp_122_5_i_i_reg_6111[6]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_268_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_240_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_6139[8]_i_241 
       (.I0(\b0_1_7_i_i_reg_6139[4]_i_4_n_0 ),
        .I1(Q[4]),
        .I2(tmp_122_5_i_i_reg_6111[4]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_269_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_241_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_6139[8]_i_242 
       (.I0(\b0_1_7_i_i_reg_6139[2]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(tmp_122_5_i_i_reg_6111[2]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_270_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_242_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_6139[8]_i_243 
       (.I0(\b0_1_7_i_i_reg_6139[0]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(tmp_122_5_i_i_reg_6111[0]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_271_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_243_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_244 
       (.I0(\ap_return_reg_n_0_[7] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_244_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_245 
       (.I0(\ap_return_reg_n_0_[5] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_245_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_246 
       (.I0(\ap_return_reg_n_0_[3] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_246_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_247 
       (.I0(\ap_return_reg_n_0_[1] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_247_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_248 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[7]),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[7]),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_248_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_249 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[5]),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[5]),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_249_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_250 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[3]),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[3]),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_250_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_251 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1__0[1]),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[1]),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_251_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_252 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .I3(\ap_return_reg_n_0_[7] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_252_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_253 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .I3(\ap_return_reg_n_0_[5] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_253_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_254 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .I3(\ap_return_reg_n_0_[3] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_254_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_255 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .I3(\ap_return_reg_n_0_[1] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_255_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_256 
       (.I0(\ap_return_reg_n_0_[6] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[6]),
        .I2(\ap_return_reg_n_0_[7] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_256_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_257 
       (.I0(\ap_return_reg_n_0_[4] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[4]),
        .I2(\ap_return_reg_n_0_[5] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_257_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_258 
       (.I0(\ap_return_reg_n_0_[2] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[2]),
        .I2(\ap_return_reg_n_0_[3] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_258_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_259 
       (.I0(\ap_return_reg_n_0_[0] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[0]),
        .I2(\ap_return_reg_n_0_[1] ),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_259_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_268 
       (.I0(CO),
        .I1(tmp_122_5_i_i_reg_6111[7]),
        .I2(Q[7]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[7]),
        .I5(\ap_return_reg_n_0_[7] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_268_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_269 
       (.I0(CO),
        .I1(tmp_122_5_i_i_reg_6111[5]),
        .I2(Q[5]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[5]),
        .I5(\ap_return_reg_n_0_[5] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_269_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_270 
       (.I0(CO),
        .I1(tmp_122_5_i_i_reg_6111[3]),
        .I2(Q[3]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[3]),
        .I5(\ap_return_reg_n_0_[3] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_270_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_271 
       (.I0(CO),
        .I1(tmp_122_5_i_i_reg_6111[1]),
        .I2(Q[1]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[1]),
        .I5(\ap_return_reg_n_0_[1] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_271_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_28 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[8]_i_3 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ),
        .O(b0_1_6_tmp_122_6_cas_fu_4734_p1));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_31 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_32 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_33 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_34 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_35 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_36 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_37 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_38 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h5300)) 
    \b0_1_7_i_i_reg_6139[8]_i_40 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I3(b0_1_6_cast_i_i_fu_4698_p1),
        .O(\b0_1_7_i_i_reg_6139[8]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_41 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_42 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_43 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h99A5)) 
    \b0_1_7_i_i_reg_6139[8]_i_44 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_45 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_46 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_47 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_6139[8]_i_6 
       (.I0(Q[8]),
        .I1(tmp_54_reg_6116),
        .I2(CO),
        .I3(\b0_1_7_i_i_reg_6139[8]_i_28_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ),
        .O(b0_1_6_cast_i_i_fu_4698_p1));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_7_i_i_reg_6139[8]_i_77 
       (.I0(\ap_return_reg_n_0_[31] ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I3(Q[8]),
        .I4(tmp_54_reg_6116),
        .I5(CO),
        .O(\b0_1_7_i_i_reg_6139[8]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_7_i_i_reg_6139[8]_i_78 
       (.I0(Q[8]),
        .I1(tmp_54_reg_6116),
        .I2(CO),
        .I3(\ap_return_reg_n_0_[31] ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_7_i_i_reg_6139[8]_i_79 
       (.I0(Q[8]),
        .I1(tmp_54_reg_6116),
        .I2(CO),
        .I3(\ap_return_reg_n_0_[31] ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_80 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_81 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_6139[8]_i_82 
       (.I0(CO),
        .I1(tmp_54_reg_6116),
        .I2(Q[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ),
        .I4(ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653[8]),
        .I5(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_84 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_85 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_86 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_87 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_88 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_89 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_90 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_91 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I1(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_93 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_94 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_95 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_96 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\ap_return_reg_n_0_[31] ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_97 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_98 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_99 
       (.I0(b0_1_6_cast_i_i_fu_4698_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673[8]),
        .I3(\ap_return_reg_n_0_[31] ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_99_n_0 ));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_128 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_185_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_128_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_128_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_128_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_128_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_186_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_187_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_188_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_189_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_128_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_190_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_191_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_192_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_193_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_137 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_194_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_137_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_137_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_137_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_137_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_195_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_196_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_197_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_198_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_142 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_142_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_142_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_142_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_142_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_199_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_200_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_201_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_202_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_142_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_203_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_204_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_205_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_206_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_151 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_151_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_151_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_151_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_151_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_207_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_208_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_209_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_210_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_151_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_211_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_212_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_213_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_214_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_185 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_227_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_185_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_185_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_185_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_185_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_228_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_229_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_230_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_231_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_185_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_232_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_233_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_234_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_235_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_194 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_194_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_194_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_194_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_194_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_236_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_237_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_238_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_239_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_194_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_240_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_241_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_242_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_243_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_227 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_227_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_227_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_227_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_227_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_252_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_253_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_254_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_255_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_227_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_256_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_257_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_258_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_259_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_29 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_76_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_77_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_29_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_79_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_80_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_81_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_82_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_30 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_83_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_30_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_30_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_30_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_84_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_85_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_86_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_87_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_30_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_88_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_89_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_90_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_91_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_39 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_92_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_39_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_39_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_39_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_93_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_94_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_95_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_96_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_39_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_97_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_98_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_99_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_100_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_7 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_30_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_31_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_32_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_33_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_34_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_35_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_36_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_37_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_38_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_75 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_128_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_129_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_130_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_131_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_132_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_75_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_133_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_134_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_135_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_136_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_76 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_137_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_76_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_76_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_76_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_78_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_138_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_139_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_140_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_141_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_8 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_39_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_40_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_41_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_42_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_43_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_8_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_44_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_45_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_46_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_47_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_83 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_142_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_83_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_83_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_83_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_143_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_144_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_145_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_146_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_83_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_147_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_148_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_149_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_150_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_92 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_151_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_92_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_92_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_92_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_152_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_153_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_154_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_155_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_92_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_156_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_157_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_158_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_159_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_46
   (Q,
    D,
    ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702,
    \ap_return_reg[0]_0 ,
    \ap_return_reg[1]_0 ,
    \ap_return_reg[2]_0 ,
    \ap_return_reg[3]_0 ,
    \ap_return_reg[4]_0 ,
    \ap_return_reg[5]_0 ,
    \ap_return_reg[6]_0 ,
    \ap_return_reg[7]_0 ,
    p_33_in,
    \ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] ,
    ap_clk);
  output [8:0]Q;
  output [7:0]D;
  input [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702;
  input \ap_return_reg[0]_0 ;
  input \ap_return_reg[1]_0 ;
  input \ap_return_reg[2]_0 ;
  input \ap_return_reg[3]_0 ;
  input \ap_return_reg[4]_0 ;
  input \ap_return_reg[5]_0 ;
  input \ap_return_reg[6]_0 ;
  input \ap_return_reg[7]_0 ;
  input p_33_in;
  input [8:0]\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] ;
  input ap_clk;

  wire [7:0]D;
  wire [8:0]Q;
  wire \a0_1_7_i_i_reg_6133[7]_i_10_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_11_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_125_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_126_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_127_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_128_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_129_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_12_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_130_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_131_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_132_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_133_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_134_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_135_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_136_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_137_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_138_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_139_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_13_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_140_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_14_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_15_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_16_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_176_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_177_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_178_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_179_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_18_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_19_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_20_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_21_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_40_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_41_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_42_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_43_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_44_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_45_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_46_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_47_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_49_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_50_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_51_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_52_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_79_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_80_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_81_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_82_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_83_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_84_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_85_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_86_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_88_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_89_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_90_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_91_n_0 ;
  wire \a0_1_7_i_i_reg_6133[7]_i_9_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_17_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_17_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_17_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_17_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_39_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_39_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_39_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_39_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_3_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_3_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_3_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_48_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_48_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_48_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_48_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_4_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_4_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_4_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_78_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_78_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_78_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_78_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_87_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_87_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_87_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_87_n_3 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_8_n_0 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_8_n_1 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_8_n_2 ;
  wire \a0_1_7_i_i_reg_6133_reg[7]_i_8_n_3 ;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] ;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702;
  wire \ap_return_reg[0]_0 ;
  wire \ap_return_reg[1]_0 ;
  wire \ap_return_reg[2]_0 ;
  wire \ap_return_reg[3]_0 ;
  wire \ap_return_reg[4]_0 ;
  wire \ap_return_reg[5]_0 ;
  wire \ap_return_reg[6]_0 ;
  wire \ap_return_reg[7]_0 ;
  wire p_33_in;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_78_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_87_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[0]_i_1 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(Q[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[1]_i_1 
       (.I0(\ap_return_reg[1]_0 ),
        .I1(Q[1]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[2]_i_1 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(Q[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[3]_i_1 
       (.I0(\ap_return_reg[3]_0 ),
        .I1(Q[3]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[4]_i_1 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(Q[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[5]_i_1 
       (.I0(\ap_return_reg[5]_0 ),
        .I1(Q[5]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[6]_i_1 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(Q[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_7_i_i_reg_6133[7]_i_1 
       (.I0(\ap_return_reg[7]_0 ),
        .I1(Q[7]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_10 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_11 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_12 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_125 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_126 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_127 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_6133[7]_i_128 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_128_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_129 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I1(Q[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .I3(Q[7]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_129_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_13 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_130 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I1(Q[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .I3(Q[5]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_130_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_131 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I1(Q[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .I3(Q[3]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_131_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_6133[7]_i_132 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I1(Q[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .I3(Q[1]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_133 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I3(Q[6]),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_176_n_0 ),
        .I5(\ap_return_reg[7]_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_134 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I3(Q[4]),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_177_n_0 ),
        .I5(\ap_return_reg[5]_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_135 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I3(Q[2]),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_178_n_0 ),
        .I5(\ap_return_reg[3]_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_7_i_i_reg_6133[7]_i_136 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I3(Q[0]),
        .I4(\a0_1_7_i_i_reg_6133[7]_i_179_n_0 ),
        .I5(\ap_return_reg[1]_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_7_i_i_reg_6133[7]_i_137 
       (.I0(\ap_return_reg[6]_0 ),
        .I1(Q[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\ap_return_reg[7]_0 ),
        .I5(\a0_1_7_i_i_reg_6133[7]_i_176_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_7_i_i_reg_6133[7]_i_138 
       (.I0(\ap_return_reg[4]_0 ),
        .I1(Q[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\ap_return_reg[5]_0 ),
        .I5(\a0_1_7_i_i_reg_6133[7]_i_177_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_7_i_i_reg_6133[7]_i_139 
       (.I0(\ap_return_reg[2]_0 ),
        .I1(Q[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\ap_return_reg[3]_0 ),
        .I5(\a0_1_7_i_i_reg_6133[7]_i_178_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_139_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_14 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_7_i_i_reg_6133[7]_i_140 
       (.I0(\ap_return_reg[0]_0 ),
        .I1(Q[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I3(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .I4(\ap_return_reg[1]_0 ),
        .I5(\a0_1_7_i_i_reg_6133[7]_i_179_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_140_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_15 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_16 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_176 
       (.I0(Q[7]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_176_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_177 
       (.I0(Q[5]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_177_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_178 
       (.I0(Q[3]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_178_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_6133[7]_i_179 
       (.I0(Q[1]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_179_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_18 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_19 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_20 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_21 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_40 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_41 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_42 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_43 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_44 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_45 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_46 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_47 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_49 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_50 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_51 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_52 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_79 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_80 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_81 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_82 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_83 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_84 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_85 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_6133[7]_i_86 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_88 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_89 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_6133[7]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\a0_1_7_i_i_reg_6133[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_90 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a0_1_7_i_i_reg_6133[7]_i_91 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ),
        .O(\a0_1_7_i_i_reg_6133[7]_i_91_n_0 ));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_17 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_48_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_17_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_17_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_17_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_17_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_49_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_50_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_51_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_52_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_3 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_8_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_9_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_10_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_11_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_12_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_13_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_14_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_15_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_16_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_39 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_78_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_39_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_39_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_39_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_79_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_80_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_81_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_82_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_39_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_83_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_84_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_85_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_86_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_4 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_17_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_18_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_19_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_20_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_21_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_48 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_87_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_48_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_48_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_48_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_48_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_88_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_89_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_90_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_91_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_78 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_78_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_78_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_78_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_125_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_126_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_127_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_128_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_78_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_129_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_130_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_131_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_132_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_8 
       (.CI(\a0_1_7_i_i_reg_6133_reg[7]_i_39_n_0 ),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_8_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_8_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_8_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_40_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_41_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_42_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_43_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_44_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_45_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_46_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_47_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_6133_reg[7]_i_87 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_6133_reg[7]_i_87_n_0 ,\a0_1_7_i_i_reg_6133_reg[7]_i_87_n_1 ,\a0_1_7_i_i_reg_6133_reg[7]_i_87_n_2 ,\a0_1_7_i_i_reg_6133_reg[7]_i_87_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_6133[7]_i_133_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_134_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_135_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_136_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_6133_reg[7]_i_87_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_6133[7]_i_137_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_138_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_139_n_0 ,\a0_1_7_i_i_reg_6133[7]_i_140_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_93_4_i_i_reg_6015_reg[31] [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_47
   (Q,
    D,
    ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702,
    b0_1_6_tmp_122_6_cas_fu_4734_p1,
    b0_1_6_tmp_122_6_cas_fu_4734_p1__0,
    p_33_in,
    \ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] ,
    ap_clk);
  output [8:0]Q;
  output [8:0]D;
  input [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702;
  input [0:0]b0_1_6_tmp_122_6_cas_fu_4734_p1;
  input [7:0]b0_1_6_tmp_122_6_cas_fu_4734_p1__0;
  input p_33_in;
  input [8:0]\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] ;
  input ap_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] ;
  wire [8:0]ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702;
  wire [0:0]b0_1_6_tmp_122_6_cas_fu_4734_p1;
  wire [7:0]b0_1_6_tmp_122_6_cas_fu_4734_p1__0;
  wire \b0_1_7_i_i_reg_6139[8]_i_102_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_103_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_104_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_105_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_106_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_107_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_108_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_109_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_10_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_111_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_112_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_113_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_114_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_115_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_116_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_117_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_118_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_11_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_12_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_13_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_14_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_15_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_160_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_161_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_162_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_163_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_164_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_165_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_166_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_167_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_168_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_169_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_16_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_170_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_171_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_172_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_173_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_174_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_175_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_17_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_19_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_20_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_215_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_216_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_217_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_218_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_21_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_22_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_23_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_24_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_25_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_26_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_49_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_50_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_51_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_52_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_53_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_54_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_55_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_56_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_58_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_59_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_60_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_61_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_62_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_63_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_64_n_0 ;
  wire \b0_1_7_i_i_reg_6139[8]_i_65_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_101_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_101_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_101_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_101_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_110_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_110_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_110_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_110_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_18_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_18_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_18_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_18_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_48_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_48_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_48_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_48_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_4_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_4_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_4_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_57_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_57_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_57_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_57_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_5_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_5_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_5_n_3 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_9_n_0 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_9_n_1 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_9_n_2 ;
  wire \b0_1_7_i_i_reg_6139_reg[8]_i_9_n_3 ;
  wire p_33_in;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_101_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_110_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_9_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(\ap_pipeline_reg_pp0_iter8_tmp_108_4_i_i_reg_6020_reg[31] [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[0]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[0]),
        .I1(Q[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[1]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[1]),
        .I1(Q[1]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[2]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[2]),
        .I1(Q[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[3]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[3]),
        .I1(Q[3]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[4]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[4]),
        .I1(Q[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[5]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[5]),
        .I1(Q[5]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[6]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[6]),
        .I1(Q[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[7]_i_1 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[7]),
        .I1(Q[7]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_10 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_102 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_103 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_104 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_105 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_106 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_107 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_108 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_109 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_111 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_112 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_113 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_114 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_114_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_115 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_116 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_117 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_118 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_13 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_14 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_15 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_16 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_160 
       (.I0(Q[6]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .I3(Q[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_160_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_161 
       (.I0(Q[4]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .I3(Q[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_161_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_162 
       (.I0(Q[2]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .I3(Q[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_162_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_6139[8]_i_163 
       (.I0(Q[0]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .I3(Q[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_164 
       (.I0(Q[6]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I2(Q[7]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_164_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_165 
       (.I0(Q[4]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I2(Q[5]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_165_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_166 
       (.I0(Q[2]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I2(Q[3]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_166_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_6139[8]_i_167 
       (.I0(Q[0]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I2(Q[1]),
        .I3(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_168 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I2(Q[6]),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[6]),
        .I4(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[7]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_215_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_168_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_169 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I2(Q[4]),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[4]),
        .I4(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[5]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_216_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_169_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_170 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I2(Q[2]),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[2]),
        .I4(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[3]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_217_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_6139[8]_i_171 
       (.I0(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I2(Q[0]),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[0]),
        .I4(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[1]),
        .I5(\b0_1_7_i_i_reg_6139[8]_i_218_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \b0_1_7_i_i_reg_6139[8]_i_172 
       (.I0(Q[6]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[6]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[6]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_215_n_0 ),
        .I5(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[7]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \b0_1_7_i_i_reg_6139[8]_i_173 
       (.I0(Q[4]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[4]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[4]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_216_n_0 ),
        .I5(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[5]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \b0_1_7_i_i_reg_6139[8]_i_174 
       (.I0(Q[2]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[2]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[2]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_217_n_0 ),
        .I5(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[3]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \b0_1_7_i_i_reg_6139[8]_i_175 
       (.I0(Q[0]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[0]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[0]),
        .I4(\b0_1_7_i_i_reg_6139[8]_i_218_n_0 ),
        .I5(b0_1_6_tmp_122_6_cas_fu_4734_p1__0[1]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'h5300)) 
    \b0_1_7_i_i_reg_6139[8]_i_19 
       (.I0(Q[8]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I3(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .O(\b0_1_7_i_i_reg_6139[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_7_i_i_reg_6139[8]_i_2 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I4(\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_20 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_21 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_215 
       (.I0(Q[7]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[7]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_215_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_216 
       (.I0(Q[5]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[5]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_216_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_217 
       (.I0(Q[3]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[3]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_217_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_6139[8]_i_218 
       (.I0(Q[1]),
        .I1(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[1]),
        .I2(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_22 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h99A5)) 
    \b0_1_7_i_i_reg_6139[8]_i_23 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_24 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_25 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_26 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_49 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_50 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_51 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_6139[8]_i_52 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_53 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_54 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_55 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_6139[8]_i_56 
       (.I0(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I1(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_58 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_59 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_60 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_7_i_i_reg_6139[8]_i_61 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(Q[8]),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .O(\b0_1_7_i_i_reg_6139[8]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_62 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_63 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_64 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_7_i_i_reg_6139[8]_i_65 
       (.I0(b0_1_6_tmp_122_6_cas_fu_4734_p1),
        .I1(\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ),
        .I2(ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702[8]),
        .I3(Q[8]),
        .O(\b0_1_7_i_i_reg_6139[8]_i_65_n_0 ));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_101 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_101_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_101_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_101_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_101_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_160_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_161_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_162_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_163_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_101_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_164_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_165_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_166_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_167_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_110 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_110_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_110_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_110_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_168_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_169_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_170_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_171_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_110_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_172_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_173_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_174_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_175_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_18 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_57_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_18_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_18_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_18_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_58_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_59_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_60_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_61_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_18_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_62_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_63_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_64_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_65_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_4 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_9_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_10_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_11_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_12_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_13_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_14_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_15_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_16_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_17_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_48 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_101_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_48_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_48_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_48_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_102_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_103_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_104_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_105_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_48_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_106_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_107_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_108_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_109_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_5 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_18_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_19_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_20_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_21_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_22_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_23_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_24_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_25_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_26_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_57 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_110_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_57_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_57_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_57_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_111_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_112_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_113_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_114_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_57_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_115_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_116_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_117_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_118_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_6139_reg[8]_i_9 
       (.CI(\b0_1_7_i_i_reg_6139_reg[8]_i_48_n_0 ),
        .CO({\b0_1_7_i_i_reg_6139_reg[8]_i_9_n_0 ,\b0_1_7_i_i_reg_6139_reg[8]_i_9_n_1 ,\b0_1_7_i_i_reg_6139_reg[8]_i_9_n_2 ,\b0_1_7_i_i_reg_6139_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_6139[8]_i_49_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_50_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_51_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_52_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_6139_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_6139[8]_i_53_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_54_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_55_n_0 ,\b0_1_7_i_i_reg_6139[8]_i_56_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_5
   (\ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    DI,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] ,
    CO,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    \ap_return_reg[8]_2 ,
    p_33_in,
    ap_clk);
  output [0:0]\ap_return_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  output [0:0]DI;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] ;
  input [0:0]CO;
  input [0:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input [8:0]\ap_return_reg[8]_2 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] ;
  wire \ap_return[31]_i_10_n_0 ;
  wire \ap_return[31]_i_11_n_0 ;
  wire \ap_return[31]_i_13_n_0 ;
  wire \ap_return[31]_i_14_n_0 ;
  wire \ap_return[31]_i_15_n_0 ;
  wire \ap_return[31]_i_16_n_0 ;
  wire \ap_return[31]_i_17_n_0 ;
  wire \ap_return[31]_i_18_n_0 ;
  wire \ap_return[31]_i_19_n_0 ;
  wire \ap_return[31]_i_20_n_0 ;
  wire \ap_return[31]_i_22_n_0 ;
  wire \ap_return[31]_i_23_n_0 ;
  wire \ap_return[31]_i_24_n_0 ;
  wire \ap_return[31]_i_25_n_0 ;
  wire \ap_return[31]_i_26_n_0 ;
  wire \ap_return[31]_i_27_n_0 ;
  wire \ap_return[31]_i_28_n_0 ;
  wire \ap_return[31]_i_29_n_0 ;
  wire \ap_return[31]_i_30__2_n_0 ;
  wire \ap_return[31]_i_31__2_n_0 ;
  wire \ap_return[31]_i_32__2_n_0 ;
  wire \ap_return[31]_i_33__2_n_0 ;
  wire \ap_return[31]_i_34__2_n_0 ;
  wire \ap_return[31]_i_35__2_n_0 ;
  wire \ap_return[31]_i_36__2_n_0 ;
  wire \ap_return[31]_i_37__2_n_0 ;
  wire \ap_return[31]_i_5_n_0 ;
  wire \ap_return[31]_i_6_n_0 ;
  wire \ap_return[31]_i_7_n_0 ;
  wire \ap_return[31]_i_8_n_0 ;
  wire \ap_return[31]_i_9_n_0 ;
  wire \ap_return[8]_i_10_n_0 ;
  wire \ap_return[8]_i_11_n_0 ;
  wire \ap_return[8]_i_12_n_0 ;
  wire \ap_return[8]_i_13_n_0 ;
  wire \ap_return[8]_i_4_n_0 ;
  wire \ap_return[8]_i_5_n_0 ;
  wire \ap_return[8]_i_6_n_0 ;
  wire \ap_return[8]_i_7_n_0 ;
  wire \ap_return[8]_i_8_n_0 ;
  wire \ap_return[8]_i_9_n_0 ;
  wire [0:0]\ap_return_reg[31] ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12_n_0 ;
  wire \ap_return_reg[31]_i_12_n_1 ;
  wire \ap_return_reg[31]_i_12_n_2 ;
  wire \ap_return_reg[31]_i_12_n_3 ;
  wire \ap_return_reg[31]_i_21__2_n_1 ;
  wire \ap_return_reg[31]_i_21__2_n_2 ;
  wire \ap_return_reg[31]_i_21__2_n_3 ;
  wire \ap_return_reg[31]_i_2_n_0 ;
  wire \ap_return_reg[31]_i_2_n_1 ;
  wire \ap_return_reg[31]_i_2_n_2 ;
  wire \ap_return_reg[31]_i_2_n_3 ;
  wire \ap_return_reg[31]_i_3_n_0 ;
  wire \ap_return_reg[31]_i_3_n_1 ;
  wire \ap_return_reg[31]_i_3_n_2 ;
  wire \ap_return_reg[31]_i_3_n_3 ;
  wire [0:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire [8:0]\ap_return_reg[8]_2 ;
  wire \ap_return_reg[8]_i_2_n_3 ;
  wire \ap_return_reg[8]_i_3_n_0 ;
  wire \ap_return_reg[8]_i_3_n_1 ;
  wire \ap_return_reg[8]_i_3_n_2 ;
  wire \ap_return_reg[8]_i_3_n_3 ;
  wire [8:0]grp_reg_int_s_fu_2867_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [1]),
        .I1(\ap_return_reg[31]_0 [1]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1 
       (.I0(\ap_return_reg[8]_1 [8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__2 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_2 [6]),
        .I2(\ap_return_reg[8]_2 [7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_30__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__2 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_2 [4]),
        .I2(\ap_return_reg[8]_2 [5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_31__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__2 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_2 [2]),
        .I2(\ap_return_reg[8]_2 [3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_32__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__2 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_2 [0]),
        .I2(\ap_return_reg[8]_2 [1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__2 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_2 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(\ap_return_reg[8]_2 [7]),
        .O(\ap_return[31]_i_34__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__2 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_2 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(\ap_return_reg[8]_2 [5]),
        .O(\ap_return[31]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__2 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_2 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(\ap_return_reg[8]_2 [3]),
        .O(\ap_return[31]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__2 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_2 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(\ap_return_reg[8]_2 [1]),
        .O(\ap_return[31]_i_37__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__2 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_2 [8]),
        .O(DI));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [3]),
        .I1(\ap_return_reg[31]_0 [3]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [5]),
        .I1(\ap_return_reg[31]_0 [5]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__3 
       (.I0(\ap_return_reg[8]_1 [7]),
        .I1(\ap_return_reg[31]_0 [7]),
        .I2(\ap_return_reg[31]_i_2_n_0 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2_n_3 ),
        .O(grp_reg_int_s_fu_2867_in_r[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [8]),
        .O(\ap_return[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [7]),
        .O(\ap_return[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [5]),
        .O(\ap_return[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [3]),
        .O(\ap_return[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_5_i_i_reg_5673_reg[8] [1]),
        .O(\ap_return[8]_i_9_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[0]),
        .Q(\ap_return_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[1]),
        .Q(\ap_return_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[2]),
        .Q(\ap_return_reg[31]_0 [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12_n_0 ,\ap_return_reg[31]_i_12_n_1 ,\ap_return_reg[31]_i_12_n_2 ,\ap_return_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22_n_0 ,\ap_return[31]_i_23_n_0 ,\ap_return[31]_i_24_n_0 ,\ap_return[31]_i_25_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26_n_0 ,\ap_return[31]_i_27_n_0 ,\ap_return[31]_i_28_n_0 ,\ap_return[31]_i_29_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2 
       (.CI(\ap_return_reg[31]_i_3_n_0 ),
        .CO({\ap_return_reg[31]_i_2_n_0 ,\ap_return_reg[31]_i_2_n_1 ,\ap_return_reg[31]_i_2_n_2 ,\ap_return_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return_reg[8]_0 ,\ap_return[31]_i_5_n_0 ,\ap_return[31]_i_6_n_0 ,\ap_return[31]_i_7_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8_n_0 ,\ap_return[31]_i_9_n_0 ,\ap_return[31]_i_10_n_0 ,\ap_return[31]_i_11_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__2 
       (.CI(1'b0),
        .CO({\ap_return_reg[31] ,\ap_return_reg[31]_i_21__2_n_1 ,\ap_return_reg[31]_i_21__2_n_2 ,\ap_return_reg[31]_i_21__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__2_n_0 ,\ap_return[31]_i_31__2_n_0 ,\ap_return[31]_i_32__2_n_0 ,\ap_return[31]_i_33__2_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__2_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__2_n_0 ,\ap_return[31]_i_35__2_n_0 ,\ap_return[31]_i_36__2_n_0 ,\ap_return[31]_i_37__2_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3 
       (.CI(\ap_return_reg[31]_i_12_n_0 ),
        .CO({\ap_return_reg[31]_i_3_n_0 ,\ap_return_reg[31]_i_3_n_1 ,\ap_return_reg[31]_i_3_n_2 ,\ap_return_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13_n_0 ,\ap_return[31]_i_14_n_0 ,\ap_return[31]_i_15_n_0 ,\ap_return[31]_i_16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17_n_0 ,\ap_return[31]_i_18_n_0 ,\ap_return[31]_i_19_n_0 ,\ap_return[31]_i_20_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[3]),
        .Q(\ap_return_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[4]),
        .Q(\ap_return_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[5]),
        .Q(\ap_return_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[6]),
        .Q(\ap_return_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[7]),
        .Q(\ap_return_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2867_in_r[8]),
        .Q(\ap_return_reg[31]_0 [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2 
       (.CI(\ap_return_reg[8]_i_3_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3_n_0 ,\ap_return_reg[8]_i_3_n_1 ,\ap_return_reg[8]_i_3_n_2 ,\ap_return_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6_n_0 ,\ap_return[8]_i_7_n_0 ,\ap_return[8]_i_8_n_0 ,\ap_return[8]_i_9_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10_n_0 ,\ap_return[8]_i_11_n_0 ,\ap_return[8]_i_12_n_0 ,\ap_return[8]_i_13_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_6
   (\ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] ,
    CO,
    DI,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [0:0]\ap_return_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  output [0:0]\ap_return_reg[31]_1 ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] ;
  wire \ap_return[31]_i_10__13_n_0 ;
  wire \ap_return[31]_i_11__13_n_0 ;
  wire \ap_return[31]_i_13__13_n_0 ;
  wire \ap_return[31]_i_14__13_n_0 ;
  wire \ap_return[31]_i_15__13_n_0 ;
  wire \ap_return[31]_i_16__13_n_0 ;
  wire \ap_return[31]_i_17__13_n_0 ;
  wire \ap_return[31]_i_18__13_n_0 ;
  wire \ap_return[31]_i_19__13_n_0 ;
  wire \ap_return[31]_i_20__13_n_0 ;
  wire \ap_return[31]_i_22__13_n_0 ;
  wire \ap_return[31]_i_23__13_n_0 ;
  wire \ap_return[31]_i_24__13_n_0 ;
  wire \ap_return[31]_i_25__13_n_0 ;
  wire \ap_return[31]_i_26__13_n_0 ;
  wire \ap_return[31]_i_27__13_n_0 ;
  wire \ap_return[31]_i_28__13_n_0 ;
  wire \ap_return[31]_i_29__13_n_0 ;
  wire \ap_return[31]_i_30__14_n_0 ;
  wire \ap_return[31]_i_31__14_n_0 ;
  wire \ap_return[31]_i_32__14_n_0 ;
  wire \ap_return[31]_i_33__14_n_0 ;
  wire \ap_return[31]_i_34__14_n_0 ;
  wire \ap_return[31]_i_35__14_n_0 ;
  wire \ap_return[31]_i_36__14_n_0 ;
  wire \ap_return[31]_i_37__14_n_0 ;
  wire \ap_return[31]_i_5__13_n_0 ;
  wire \ap_return[31]_i_6__13_n_0 ;
  wire \ap_return[31]_i_7__13_n_0 ;
  wire \ap_return[31]_i_8__13_n_0 ;
  wire \ap_return[31]_i_9__13_n_0 ;
  wire \ap_return[8]_i_10__14_n_0 ;
  wire \ap_return[8]_i_11__14_n_0 ;
  wire \ap_return[8]_i_12__14_n_0 ;
  wire \ap_return[8]_i_13__14_n_0 ;
  wire \ap_return[8]_i_4__14_n_0 ;
  wire \ap_return[8]_i_5__14_n_0 ;
  wire \ap_return[8]_i_6__14_n_0 ;
  wire \ap_return[8]_i_7__14_n_0 ;
  wire \ap_return[8]_i_8__14_n_0 ;
  wire \ap_return[8]_i_9__14_n_0 ;
  wire [0:0]\ap_return_reg[31] ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [0:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__13_n_0 ;
  wire \ap_return_reg[31]_i_12__13_n_1 ;
  wire \ap_return_reg[31]_i_12__13_n_2 ;
  wire \ap_return_reg[31]_i_12__13_n_3 ;
  wire \ap_return_reg[31]_i_21__14_n_1 ;
  wire \ap_return_reg[31]_i_21__14_n_2 ;
  wire \ap_return_reg[31]_i_21__14_n_3 ;
  wire \ap_return_reg[31]_i_2__13_n_0 ;
  wire \ap_return_reg[31]_i_2__13_n_1 ;
  wire \ap_return_reg[31]_i_2__13_n_2 ;
  wire \ap_return_reg[31]_i_2__13_n_3 ;
  wire \ap_return_reg[31]_i_3__13_n_0 ;
  wire \ap_return_reg[31]_i_3__13_n_1 ;
  wire \ap_return_reg[31]_i_3__13_n_2 ;
  wire \ap_return_reg[31]_i_3__13_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__14_n_3 ;
  wire \ap_return_reg[8]_i_3__14_n_0 ;
  wire \ap_return_reg[8]_i_3__14_n_1 ;
  wire \ap_return_reg[8]_i_3__14_n_2 ;
  wire \ap_return_reg[8]_i_3__14_n_3 ;
  wire [8:0]grp_reg_int_s_fu_2887_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__13_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__14_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__14_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__24 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__24 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(\ap_return_reg[8]_0 [1]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__24 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__13_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__14 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[8]_1 [7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_30__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__14 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[8]_1 [5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_31__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__14 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[8]_1 [3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_32__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__14 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[8]_1 [1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_33__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__14 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(\ap_return_reg[8]_1 [7]),
        .O(\ap_return[31]_i_34__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__14 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(\ap_return_reg[8]_1 [5]),
        .O(\ap_return[31]_i_35__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__14 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(\ap_return_reg[8]_1 [3]),
        .O(\ap_return[31]_i_36__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__14 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(\ap_return_reg[8]_1 [1]),
        .O(\ap_return[31]_i_37__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__14 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__13 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__24 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(\ap_return_reg[8]_0 [3]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__24 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__24 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(\ap_return_reg[8]_0 [5]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__24 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__24 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__29 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(\ap_return_reg[8]_0 [7]),
        .I2(\ap_return_reg[31]_i_2__13_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__14_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__14 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__14_n_3 ),
        .O(grp_reg_int_s_fu_2887_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__14 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [8]),
        .O(\ap_return[8]_i_4__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [7]),
        .O(\ap_return[8]_i_6__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [5]),
        .O(\ap_return[8]_i_7__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [3]),
        .O(\ap_return[8]_i_8__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__14 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_i_i_reg_5563_reg[8] [1]),
        .O(\ap_return[8]_i_9__14_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[0]),
        .Q(\ap_return_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[1]),
        .Q(\ap_return_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[2]),
        .Q(\ap_return_reg[31]_0 [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__13 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__13_n_0 ,\ap_return_reg[31]_i_12__13_n_1 ,\ap_return_reg[31]_i_12__13_n_2 ,\ap_return_reg[31]_i_12__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__13_n_0 ,\ap_return[31]_i_23__13_n_0 ,\ap_return[31]_i_24__13_n_0 ,\ap_return[31]_i_25__13_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__13_n_0 ,\ap_return[31]_i_27__13_n_0 ,\ap_return[31]_i_28__13_n_0 ,\ap_return[31]_i_29__13_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__14 
       (.CI(1'b0),
        .CO({\ap_return_reg[31] ,\ap_return_reg[31]_i_21__14_n_1 ,\ap_return_reg[31]_i_21__14_n_2 ,\ap_return_reg[31]_i_21__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__14_n_0 ,\ap_return[31]_i_31__14_n_0 ,\ap_return[31]_i_32__14_n_0 ,\ap_return[31]_i_33__14_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__14_n_0 ,\ap_return[31]_i_35__14_n_0 ,\ap_return[31]_i_36__14_n_0 ,\ap_return[31]_i_37__14_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__13 
       (.CI(\ap_return_reg[31]_i_3__13_n_0 ),
        .CO({\ap_return_reg[31]_i_2__13_n_0 ,\ap_return_reg[31]_i_2__13_n_1 ,\ap_return_reg[31]_i_2__13_n_2 ,\ap_return_reg[31]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__13_n_0 ,\ap_return[31]_i_6__13_n_0 ,\ap_return[31]_i_7__13_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__13_n_0 ,\ap_return[31]_i_9__13_n_0 ,\ap_return[31]_i_10__13_n_0 ,\ap_return[31]_i_11__13_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__13 
       (.CI(\ap_return_reg[31]_i_12__13_n_0 ),
        .CO({\ap_return_reg[31]_i_3__13_n_0 ,\ap_return_reg[31]_i_3__13_n_1 ,\ap_return_reg[31]_i_3__13_n_2 ,\ap_return_reg[31]_i_3__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__13_n_0 ,\ap_return[31]_i_14__13_n_0 ,\ap_return[31]_i_15__13_n_0 ,\ap_return[31]_i_16__13_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__13_n_0 ,\ap_return[31]_i_18__13_n_0 ,\ap_return[31]_i_19__13_n_0 ,\ap_return[31]_i_20__13_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[3]),
        .Q(\ap_return_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[4]),
        .Q(\ap_return_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[5]),
        .Q(\ap_return_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[6]),
        .Q(\ap_return_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[7]),
        .Q(\ap_return_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2887_in_r[8]),
        .Q(\ap_return_reg[31]_0 [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__14 
       (.CI(\ap_return_reg[8]_i_3__14_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__14_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__14_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__14_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__14_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__14 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__14_n_0 ,\ap_return_reg[8]_i_3__14_n_1 ,\ap_return_reg[8]_i_3__14_n_2 ,\ap_return_reg[8]_i_3__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__14_n_0 ,\ap_return[8]_i_7__14_n_0 ,\ap_return[8]_i_8__14_n_0 ,\ap_return[8]_i_9__14_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__14_n_0 ,\ap_return[8]_i_11__14_n_0 ,\ap_return[8]_i_12__14_n_0 ,\ap_return[8]_i_13__14_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_7
   (CO,
    \ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] ,
    \ap_return_reg[6]_0 ,
    DI,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\ap_return_reg[31] ;
  output [0:0]\ap_return_reg[31]_0 ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] ;
  input [0:0]\ap_return_reg[6]_0 ;
  input [0:0]DI;
  input [8:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] ;
  wire \ap_return[31]_i_10__2_n_0 ;
  wire \ap_return[31]_i_11__2_n_0 ;
  wire \ap_return[31]_i_13__2_n_0 ;
  wire \ap_return[31]_i_14__2_n_0 ;
  wire \ap_return[31]_i_15__2_n_0 ;
  wire \ap_return[31]_i_16__2_n_0 ;
  wire \ap_return[31]_i_17__2_n_0 ;
  wire \ap_return[31]_i_18__2_n_0 ;
  wire \ap_return[31]_i_19__2_n_0 ;
  wire \ap_return[31]_i_20__2_n_0 ;
  wire \ap_return[31]_i_22__2_n_0 ;
  wire \ap_return[31]_i_23__2_n_0 ;
  wire \ap_return[31]_i_24__2_n_0 ;
  wire \ap_return[31]_i_25__2_n_0 ;
  wire \ap_return[31]_i_26__2_n_0 ;
  wire \ap_return[31]_i_27__2_n_0 ;
  wire \ap_return[31]_i_28__2_n_0 ;
  wire \ap_return[31]_i_29__2_n_0 ;
  wire \ap_return[31]_i_30__1_n_0 ;
  wire \ap_return[31]_i_31__1_n_0 ;
  wire \ap_return[31]_i_32__1_n_0 ;
  wire \ap_return[31]_i_33__1_n_0 ;
  wire \ap_return[31]_i_34__1_n_0 ;
  wire \ap_return[31]_i_35__1_n_0 ;
  wire \ap_return[31]_i_36__1_n_0 ;
  wire \ap_return[31]_i_37__1_n_0 ;
  wire \ap_return[31]_i_5__2_n_0 ;
  wire \ap_return[31]_i_6__2_n_0 ;
  wire \ap_return[31]_i_7__2_n_0 ;
  wire \ap_return[31]_i_8__2_n_0 ;
  wire \ap_return[31]_i_9__2_n_0 ;
  wire \ap_return[8]_i_10__13_n_0 ;
  wire \ap_return[8]_i_11__13_n_0 ;
  wire \ap_return[8]_i_12__13_n_0 ;
  wire \ap_return[8]_i_13__13_n_0 ;
  wire \ap_return[8]_i_4__13_n_0 ;
  wire \ap_return[8]_i_5__13_n_0 ;
  wire \ap_return[8]_i_6__13_n_0 ;
  wire \ap_return[8]_i_7__13_n_0 ;
  wire \ap_return[8]_i_8__13_n_0 ;
  wire \ap_return[8]_i_9__13_n_0 ;
  wire [8:0]\ap_return_reg[31] ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__2_n_0 ;
  wire \ap_return_reg[31]_i_12__2_n_1 ;
  wire \ap_return_reg[31]_i_12__2_n_2 ;
  wire \ap_return_reg[31]_i_12__2_n_3 ;
  wire \ap_return_reg[31]_i_21__1_n_1 ;
  wire \ap_return_reg[31]_i_21__1_n_2 ;
  wire \ap_return_reg[31]_i_21__1_n_3 ;
  wire \ap_return_reg[31]_i_2__2_n_0 ;
  wire \ap_return_reg[31]_i_2__2_n_1 ;
  wire \ap_return_reg[31]_i_2__2_n_2 ;
  wire \ap_return_reg[31]_i_2__2_n_3 ;
  wire \ap_return_reg[31]_i_3__2_n_0 ;
  wire \ap_return_reg[31]_i_3__2_n_1 ;
  wire \ap_return_reg[31]_i_3__2_n_2 ;
  wire \ap_return_reg[31]_i_3__2_n_3 ;
  wire [0:0]\ap_return_reg[6]_0 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__13_n_3 ;
  wire \ap_return_reg[8]_i_3__13_n_0 ;
  wire \ap_return_reg[8]_i_3__13_n_1 ;
  wire \ap_return_reg[8]_i_3__13_n_2 ;
  wire \ap_return_reg[8]_i_3__13_n_3 ;
  wire [8:0]grp_reg_int_s_fu_2907_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__13_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__13_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [0]),
        .I1(\ap_return_reg[31] [0]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [1]),
        .I1(\ap_return_reg[31] [1]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [2]),
        .I1(\ap_return_reg[31] [2]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_19__2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__2 
       (.I0(\ap_return_reg[8]_0 [8]),
        .I1(\ap_return_reg[31] [8]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_24__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_29__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__1 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[8]_1 [7]),
        .I3(\ap_return_reg[31] [7]),
        .O(\ap_return[31]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__1 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[8]_1 [5]),
        .I3(\ap_return_reg[31] [5]),
        .O(\ap_return[31]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__1 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[8]_1 [3]),
        .I3(\ap_return_reg[31] [3]),
        .O(\ap_return[31]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__1 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[8]_1 [1]),
        .I3(\ap_return_reg[31] [1]),
        .O(\ap_return[31]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__1 
       (.I0(\ap_return_reg[31] [6]),
        .I1(\ap_return_reg[8]_1 [6]),
        .I2(\ap_return_reg[31] [7]),
        .I3(\ap_return_reg[8]_1 [7]),
        .O(\ap_return[31]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__1 
       (.I0(\ap_return_reg[31] [4]),
        .I1(\ap_return_reg[8]_1 [4]),
        .I2(\ap_return_reg[31] [5]),
        .I3(\ap_return_reg[8]_1 [5]),
        .O(\ap_return[31]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__1 
       (.I0(\ap_return_reg[31] [2]),
        .I1(\ap_return_reg[8]_1 [2]),
        .I2(\ap_return_reg[31] [3]),
        .I3(\ap_return_reg[8]_1 [3]),
        .O(\ap_return[31]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__1 
       (.I0(\ap_return_reg[31] [0]),
        .I1(\ap_return_reg[8]_1 [0]),
        .I2(\ap_return_reg[31] [1]),
        .I3(\ap_return_reg[8]_1 [1]),
        .O(\ap_return[31]_i_37__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__1 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__2 
       (.I0(\ap_return_reg[31] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(\ap_return[31]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [3]),
        .I1(\ap_return_reg[31] [3]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [4]),
        .I1(\ap_return_reg[31] [4]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [5]),
        .I1(\ap_return_reg[31] [5]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [6]),
        .I1(\ap_return_reg[31] [6]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__23 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__6 
       (.I0(\ap_return_reg[8]_0 [7]),
        .I1(\ap_return_reg[31] [7]),
        .I2(\ap_return_reg[31]_i_2__2_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__13_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__13_n_3 ),
        .O(grp_reg_int_s_fu_2907_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__13 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [8]),
        .O(\ap_return[8]_i_4__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [7]),
        .O(\ap_return[8]_i_6__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [5]),
        .O(\ap_return[8]_i_7__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [3]),
        .O(\ap_return[8]_i_8__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__13 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_8_i_i_reg_5713_reg[8] [1]),
        .O(\ap_return[8]_i_9__13_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[0]),
        .Q(\ap_return_reg[31] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[1]),
        .Q(\ap_return_reg[31] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[2]),
        .Q(\ap_return_reg[31] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__2 
       (.CI(\ap_return_reg[6]_0 ),
        .CO({\ap_return_reg[31]_i_12__2_n_0 ,\ap_return_reg[31]_i_12__2_n_1 ,\ap_return_reg[31]_i_12__2_n_2 ,\ap_return_reg[31]_i_12__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__2_n_0 ,\ap_return[31]_i_23__2_n_0 ,\ap_return[31]_i_24__2_n_0 ,\ap_return[31]_i_25__2_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__2_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__2_n_0 ,\ap_return[31]_i_27__2_n_0 ,\ap_return[31]_i_28__2_n_0 ,\ap_return[31]_i_29__2_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__1 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__1_n_1 ,\ap_return_reg[31]_i_21__1_n_2 ,\ap_return_reg[31]_i_21__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__1_n_0 ,\ap_return[31]_i_31__1_n_0 ,\ap_return[31]_i_32__1_n_0 ,\ap_return[31]_i_33__1_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__1_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__1_n_0 ,\ap_return[31]_i_35__1_n_0 ,\ap_return[31]_i_36__1_n_0 ,\ap_return[31]_i_37__1_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__2 
       (.CI(\ap_return_reg[31]_i_3__2_n_0 ),
        .CO({\ap_return_reg[31]_i_2__2_n_0 ,\ap_return_reg[31]_i_2__2_n_1 ,\ap_return_reg[31]_i_2__2_n_2 ,\ap_return_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__2_n_0 ,\ap_return[31]_i_6__2_n_0 ,\ap_return[31]_i_7__2_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__2_n_0 ,\ap_return[31]_i_9__2_n_0 ,\ap_return[31]_i_10__2_n_0 ,\ap_return[31]_i_11__2_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__2 
       (.CI(\ap_return_reg[31]_i_12__2_n_0 ),
        .CO({\ap_return_reg[31]_i_3__2_n_0 ,\ap_return_reg[31]_i_3__2_n_1 ,\ap_return_reg[31]_i_3__2_n_2 ,\ap_return_reg[31]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__2_n_0 ,\ap_return[31]_i_14__2_n_0 ,\ap_return[31]_i_15__2_n_0 ,\ap_return[31]_i_16__2_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__2_n_0 ,\ap_return[31]_i_18__2_n_0 ,\ap_return[31]_i_19__2_n_0 ,\ap_return[31]_i_20__2_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[3]),
        .Q(\ap_return_reg[31] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[4]),
        .Q(\ap_return_reg[31] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[5]),
        .Q(\ap_return_reg[31] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[6]),
        .Q(\ap_return_reg[31] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[7]),
        .Q(\ap_return_reg[31] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2907_in_r[8]),
        .Q(\ap_return_reg[31] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__13 
       (.CI(\ap_return_reg[8]_i_3__13_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__13_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__13_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__13_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__13 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__13_n_0 ,\ap_return_reg[8]_i_3__13_n_1 ,\ap_return_reg[8]_i_3__13_n_2 ,\ap_return_reg[8]_i_3__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__13_n_0 ,\ap_return[8]_i_7__13_n_0 ,\ap_return[8]_i_8__13_n_0 ,\ap_return[8]_i_9__13_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__13_n_0 ,\ap_return[8]_i_11__13_n_0 ,\ap_return[8]_i_12__13_n_0 ,\ap_return[8]_i_13__13_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_8
   (CO,
    \flag_d_min2_9_reg_5925_reg[8] ,
    DI,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] ,
    \ap_return_reg[8]_0 ,
    p_33_in,
    ap_clk);
  output [0:0]CO;
  output [8:0]\flag_d_min2_9_reg_5925_reg[8] ;
  output [0:0]DI;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] ;
  input [8:0]\ap_return_reg[8]_0 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] ;
  wire \ap_return[31]_i_30__13_n_0 ;
  wire \ap_return[31]_i_31__13_n_0 ;
  wire \ap_return[31]_i_32__13_n_0 ;
  wire \ap_return[31]_i_33__13_n_0 ;
  wire \ap_return[31]_i_34__13_n_0 ;
  wire \ap_return[31]_i_35__13_n_0 ;
  wire \ap_return[31]_i_36__13_n_0 ;
  wire \ap_return[31]_i_37__13_n_0 ;
  wire \ap_return[8]_i_10__12_n_0 ;
  wire \ap_return[8]_i_11__12_n_0 ;
  wire \ap_return[8]_i_12__12_n_0 ;
  wire \ap_return[8]_i_13__12_n_0 ;
  wire \ap_return[8]_i_4__12_n_0 ;
  wire \ap_return[8]_i_5__12_n_0 ;
  wire \ap_return[8]_i_6__12_n_0 ;
  wire \ap_return[8]_i_7__12_n_0 ;
  wire \ap_return[8]_i_8__12_n_0 ;
  wire \ap_return[8]_i_9__12_n_0 ;
  wire \ap_return_reg[31]_i_21__13_n_1 ;
  wire \ap_return_reg[31]_i_21__13_n_2 ;
  wire \ap_return_reg[31]_i_21__13_n_3 ;
  wire [8:0]\ap_return_reg[8]_0 ;
  wire \ap_return_reg[8]_i_2__12_n_3 ;
  wire \ap_return_reg[8]_i_3__12_n_0 ;
  wire \ap_return_reg[8]_i_3__12_n_1 ;
  wire \ap_return_reg[8]_i_3__12_n_2 ;
  wire \ap_return_reg[8]_i_3__12_n_3 ;
  wire [8:0]\flag_d_min2_9_reg_5925_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_2927_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__13_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__12_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__12_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__22 
       (.I0(Q[0]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [0]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__22 
       (.I0(Q[1]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [1]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__22 
       (.I0(Q[2]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [2]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\ap_return_reg[8]_0 [7]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [7]),
        .O(\ap_return[31]_i_30__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\ap_return_reg[8]_0 [5]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [5]),
        .O(\ap_return[31]_i_31__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\ap_return_reg[8]_0 [3]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [3]),
        .O(\ap_return[31]_i_32__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\ap_return_reg[8]_0 [1]),
        .I3(\flag_d_min2_9_reg_5925_reg[8] [1]),
        .O(\ap_return[31]_i_33__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [6]),
        .I1(\ap_return_reg[8]_0 [6]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [7]),
        .I3(\ap_return_reg[8]_0 [7]),
        .O(\ap_return[31]_i_34__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [4]),
        .I1(\ap_return_reg[8]_0 [4]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [5]),
        .I3(\ap_return_reg[8]_0 [5]),
        .O(\ap_return[31]_i_35__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [2]),
        .I1(\ap_return_reg[8]_0 [2]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [3]),
        .I3(\ap_return_reg[8]_0 [3]),
        .O(\ap_return[31]_i_36__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [0]),
        .I1(\ap_return_reg[8]_0 [0]),
        .I2(\flag_d_min2_9_reg_5925_reg[8] [1]),
        .I3(\ap_return_reg[8]_0 [1]),
        .O(\ap_return[31]_i_37__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__13 
       (.I0(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .I1(\ap_return_reg[8]_0 [8]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__22 
       (.I0(Q[3]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [3]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__22 
       (.I0(Q[4]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [4]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__22 
       (.I0(Q[5]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [5]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__22 
       (.I0(Q[6]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [6]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__22 
       (.I0(Q[7]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [7]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__12_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__12 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [8]),
        .I2(\ap_return_reg[8]_i_2__12_n_3 ),
        .O(grp_reg_int_s_fu_2927_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__12 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [8]),
        .O(\ap_return[8]_i_4__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [7]),
        .O(\ap_return[8]_i_6__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [5]),
        .O(\ap_return[8]_i_7__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [3]),
        .O(\ap_return[8]_i_8__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__12 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_2_i_i_reg_5604_reg[8] [1]),
        .O(\ap_return[8]_i_9__12_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[0]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[1]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[2]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__13 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__13_n_1 ,\ap_return_reg[31]_i_21__13_n_2 ,\ap_return_reg[31]_i_21__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__13_n_0 ,\ap_return[31]_i_31__13_n_0 ,\ap_return[31]_i_32__13_n_0 ,\ap_return[31]_i_33__13_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__13_n_0 ,\ap_return[31]_i_35__13_n_0 ,\ap_return[31]_i_36__13_n_0 ,\ap_return[31]_i_37__13_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[3]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[4]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[5]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[6]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[7]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2927_in_r[8]),
        .Q(\flag_d_min2_9_reg_5925_reg[8] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__12 
       (.CI(\ap_return_reg[8]_i_3__12_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__12_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__12_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__12_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__12 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__12_n_0 ,\ap_return_reg[8]_i_3__12_n_1 ,\ap_return_reg[8]_i_3__12_n_2 ,\ap_return_reg[8]_i_3__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__12_n_0 ,\ap_return[8]_i_7__12_n_0 ,\ap_return[8]_i_8__12_n_0 ,\ap_return[8]_i_9__12_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__12_n_0 ,\ap_return[8]_i_11__12_n_0 ,\ap_return[8]_i_12__12_n_0 ,\ap_return[8]_i_13__12_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_int_s_9
   (\flag_d_max2_9_reg_5931_reg[8] ,
    D,
    Q,
    \ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] ,
    CO,
    \ap_return_reg[8]_0 ,
    \ap_return_reg[8]_1 ,
    p_33_in,
    ap_clk);
  output [8:0]\flag_d_max2_9_reg_5931_reg[8] ;
  output [8:0]D;
  input [8:0]Q;
  input [8:0]\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] ;
  input [0:0]CO;
  input [0:0]\ap_return_reg[8]_0 ;
  input [8:0]\ap_return_reg[8]_1 ;
  input p_33_in;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] ;
  wire \ap_return[31]_i_10__1_n_0 ;
  wire \ap_return[31]_i_11__1_n_0 ;
  wire \ap_return[31]_i_13__1_n_0 ;
  wire \ap_return[31]_i_14__1_n_0 ;
  wire \ap_return[31]_i_15__1_n_0 ;
  wire \ap_return[31]_i_16__1_n_0 ;
  wire \ap_return[31]_i_17__1_n_0 ;
  wire \ap_return[31]_i_18__1_n_0 ;
  wire \ap_return[31]_i_19__1_n_0 ;
  wire \ap_return[31]_i_20__1_n_0 ;
  wire \ap_return[31]_i_22__1_n_0 ;
  wire \ap_return[31]_i_23__1_n_0 ;
  wire \ap_return[31]_i_24__1_n_0 ;
  wire \ap_return[31]_i_25__1_n_0 ;
  wire \ap_return[31]_i_26__1_n_0 ;
  wire \ap_return[31]_i_27__1_n_0 ;
  wire \ap_return[31]_i_28__1_n_0 ;
  wire \ap_return[31]_i_29__1_n_0 ;
  wire \ap_return[31]_i_5__1_n_0 ;
  wire \ap_return[31]_i_6__1_n_0 ;
  wire \ap_return[31]_i_7__1_n_0 ;
  wire \ap_return[31]_i_8__1_n_0 ;
  wire \ap_return[31]_i_9__1_n_0 ;
  wire \ap_return[8]_i_10__11_n_0 ;
  wire \ap_return[8]_i_11__11_n_0 ;
  wire \ap_return[8]_i_12__11_n_0 ;
  wire \ap_return[8]_i_13__11_n_0 ;
  wire \ap_return[8]_i_4__11_n_0 ;
  wire \ap_return[8]_i_5__11_n_0 ;
  wire \ap_return[8]_i_6__11_n_0 ;
  wire \ap_return[8]_i_7__11_n_0 ;
  wire \ap_return[8]_i_8__11_n_0 ;
  wire \ap_return[8]_i_9__11_n_0 ;
  wire \ap_return_reg[31]_i_12__1_n_0 ;
  wire \ap_return_reg[31]_i_12__1_n_1 ;
  wire \ap_return_reg[31]_i_12__1_n_2 ;
  wire \ap_return_reg[31]_i_12__1_n_3 ;
  wire \ap_return_reg[31]_i_2__1_n_0 ;
  wire \ap_return_reg[31]_i_2__1_n_1 ;
  wire \ap_return_reg[31]_i_2__1_n_2 ;
  wire \ap_return_reg[31]_i_2__1_n_3 ;
  wire \ap_return_reg[31]_i_3__1_n_0 ;
  wire \ap_return_reg[31]_i_3__1_n_1 ;
  wire \ap_return_reg[31]_i_3__1_n_2 ;
  wire \ap_return_reg[31]_i_3__1_n_3 ;
  wire [0:0]\ap_return_reg[8]_0 ;
  wire [8:0]\ap_return_reg[8]_1 ;
  wire \ap_return_reg[8]_i_2__11_n_3 ;
  wire \ap_return_reg[8]_i_3__11_n_0 ;
  wire \ap_return_reg[8]_i_3__11_n_1 ;
  wire \ap_return_reg[8]_i_3__11_n_2 ;
  wire \ap_return_reg[8]_i_3__11_n_3 ;
  wire [8:0]\flag_d_max2_9_reg_5931_reg[8] ;
  wire [8:0]grp_reg_int_s_fu_2947_in_r;
  wire p_33_in;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__1_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_reg[8]_i_2__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[8]_i_3__11_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [0]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [0]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [1]),
        .I1(Q[1]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [1]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [1]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [2]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [2]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_19__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__1 
       (.I0(\ap_return_reg[8]_1 [8]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__1 
       (.I0(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .I1(\ap_return_reg[8]_1 [8]),
        .O(\ap_return[31]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [3]),
        .I1(Q[3]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [3]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [3]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [4]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [4]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [5]),
        .I1(Q[5]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [5]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [5]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [6]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [6]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__21 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [7]),
        .I1(Q[7]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__5 
       (.I0(\ap_return_reg[8]_1 [7]),
        .I1(\flag_d_max2_9_reg_5931_reg[8] [7]),
        .I2(\ap_return_reg[31]_i_2__1_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_10__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [6]),
        .I1(Q[6]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [7]),
        .I3(Q[7]),
        .O(\ap_return[8]_i_10__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_11__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [4]),
        .I1(Q[4]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [5]),
        .I3(Q[5]),
        .O(\ap_return[8]_i_11__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_12__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [2]),
        .I1(Q[2]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [3]),
        .I3(Q[3]),
        .O(\ap_return[8]_i_12__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[8]_i_13__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [0]),
        .I1(Q[0]),
        .I2(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [1]),
        .I3(Q[1]),
        .O(\ap_return[8]_i_13__11_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[8]_i_1__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [8]),
        .I1(Q[8]),
        .I2(\ap_return_reg[8]_i_2__11_n_3 ),
        .O(grp_reg_int_s_fu_2947_in_r[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return[8]_i_4__11 
       (.I0(Q[8]),
        .I1(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [8]),
        .O(\ap_return[8]_i_4__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[8]_i_5__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [8]),
        .I1(Q[8]),
        .O(\ap_return[8]_i_5__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_6__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [7]),
        .O(\ap_return[8]_i_6__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_7__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [5]),
        .O(\ap_return[8]_i_7__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_8__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [3]),
        .O(\ap_return[8]_i_8__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[8]_i_9__11 
       (.I0(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_pipeline_reg_pp0_iter3_r_V_6_1_i_i_reg_5586_reg[8] [1]),
        .O(\ap_return[8]_i_9__11_n_0 ));
  FDRE \ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[0]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[1]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[2]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [2]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__1 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__1_n_0 ,\ap_return_reg[31]_i_12__1_n_1 ,\ap_return_reg[31]_i_12__1_n_2 ,\ap_return_reg[31]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__1_n_0 ,\ap_return[31]_i_23__1_n_0 ,\ap_return[31]_i_24__1_n_0 ,\ap_return[31]_i_25__1_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__1_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__1_n_0 ,\ap_return[31]_i_27__1_n_0 ,\ap_return[31]_i_28__1_n_0 ,\ap_return[31]_i_29__1_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__1 
       (.CI(\ap_return_reg[31]_i_3__1_n_0 ),
        .CO({\ap_return_reg[31]_i_2__1_n_0 ,\ap_return_reg[31]_i_2__1_n_1 ,\ap_return_reg[31]_i_2__1_n_2 ,\ap_return_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return_reg[8]_0 ,\ap_return[31]_i_5__1_n_0 ,\ap_return[31]_i_6__1_n_0 ,\ap_return[31]_i_7__1_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__1_n_0 ,\ap_return[31]_i_9__1_n_0 ,\ap_return[31]_i_10__1_n_0 ,\ap_return[31]_i_11__1_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__1 
       (.CI(\ap_return_reg[31]_i_12__1_n_0 ),
        .CO({\ap_return_reg[31]_i_3__1_n_0 ,\ap_return_reg[31]_i_3__1_n_1 ,\ap_return_reg[31]_i_3__1_n_2 ,\ap_return_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__1_n_0 ,\ap_return[31]_i_14__1_n_0 ,\ap_return[31]_i_15__1_n_0 ,\ap_return[31]_i_16__1_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__1_n_0 ,\ap_return[31]_i_18__1_n_0 ,\ap_return[31]_i_19__1_n_0 ,\ap_return[31]_i_20__1_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[3]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[4]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[5]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[6]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[7]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [7]),
        .R(1'b0));
  FDRE \ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_33_in),
        .D(grp_reg_int_s_fu_2947_in_r[8]),
        .Q(\flag_d_max2_9_reg_5931_reg[8] [8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[8]_i_2__11 
       (.CI(\ap_return_reg[8]_i_3__11_n_0 ),
        .CO({\NLW_ap_return_reg[8]_i_2__11_CO_UNCONNECTED [3:1],\ap_return_reg[8]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_return[8]_i_4__11_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_2__11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_return[8]_i_5__11_n_0 }));
  CARRY4 \ap_return_reg[8]_i_3__11 
       (.CI(1'b0),
        .CO({\ap_return_reg[8]_i_3__11_n_0 ,\ap_return_reg[8]_i_3__11_n_1 ,\ap_return_reg[8]_i_3__11_n_2 ,\ap_return_reg[8]_i_3__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[8]_i_6__11_n_0 ,\ap_return[8]_i_7__11_n_0 ,\ap_return[8]_i_8__11_n_0 ,\ap_return[8]_i_9__11_n_0 }),
        .O(\NLW_ap_return_reg[8]_i_3__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[8]_i_10__11_n_0 ,\ap_return[8]_i_11__11_n_0 ,\ap_return[8]_i_12__11_n_0 ,\ap_return[8]_i_13__11_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoUhA
   (CvtColor_U0_ap_start,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    src0_rows_V_channel_empty_n,
    src0_cols_V_channel_empty_n,
    Q,
    ap_rst_n,
    internal_full_n_reg_2,
    CO,
    start_once_reg,
    shiftReg_ce,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg,
    ap_start,
    start_for_Mat2AXIvideo_U0_full_n,
    ap_rst_n_inv);
  output CvtColor_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input src0_rows_V_channel_empty_n;
  input src0_cols_V_channel_empty_n;
  input [1:0]Q;
  input ap_rst_n;
  input internal_full_n_reg_2;
  input [0:0]CO;
  input start_once_reg;
  input shiftReg_ce;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  input ap_start;
  input start_for_Mat2AXIvideo_U0_full_n;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_full_n_i_1__31_n_0;
  wire internal_full_n_i_2__20_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2__0_n_0 ;
  wire shiftReg_ce;
  wire src0_cols_V_channel_empty_n;
  wire src0_rows_V_channel_empty_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__29
       (.I0(mOutPtr[1]),
        .I1(internal_full_n_i_2__20_n_0),
        .I2(\mOutPtr[2]_i_2__0_n_0 ),
        .I3(\mOutPtr[1]_i_2__3_n_0 ),
        .I4(CvtColor_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF5555)) 
    internal_full_n_i_1__31
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__20_n_0),
        .I2(mOutPtr[1]),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_n_0),
        .I5(\mOutPtr[2]_i_2__0_n_0 ),
        .O(internal_full_n_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__18
       (.I0(CvtColor_U0_ap_start),
        .I1(src0_rows_V_channel_empty_n),
        .I2(src0_cols_V_channel_empty_n),
        .I3(Q[0]),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__19
       (.I0(CvtColor_U0_ap_start),
        .I1(src0_rows_V_channel_empty_n),
        .I2(Q[0]),
        .I3(src0_cols_V_channel_empty_n),
        .O(internal_full_n_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__20
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_2__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_0),
        .Q(internal_full_n_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(internal_full_n_reg_n_0),
        .I4(internal_full_n_reg_2),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[1]_i_2__3_n_0 ),
        .I2(Q[1]),
        .I3(CO),
        .I4(CvtColor_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A2000000000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(internal_full_n_reg_n_0),
        .I1(start_once_reg),
        .I2(shiftReg_ce),
        .I3(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg),
        .I4(ap_start),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEF7FF10110800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_2),
        .I3(internal_full_n_reg_n_0),
        .I4(\mOutPtr[2]_i_2__0_n_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[2]_i_2__0 
       (.I0(CvtColor_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .O(\mOutPtr[2]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Dilate_U0
   (internal_full_n_reg_0,
    Dilate_U0_ap_start,
    internal_full_n,
    \rdata_reg[2] ,
    internal_full_n_reg_1,
    ap_clk,
    mOutPtr110_out,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    Q,
    Mat2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    E);
  output internal_full_n_reg_0;
  output Dilate_U0_ap_start;
  output internal_full_n;
  output \rdata_reg[2] ;
  input internal_full_n_reg_1;
  input ap_clk;
  input mOutPtr110_out;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input [0:0]Q;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Dilate_U0_ap_start;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_2__9_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \rdata_reg[2] ;

  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__25
       (.I0(Dilate_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(Dilate_U0_ap_start),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__15
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_1),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__9_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \rdata[2]_i_6 
       (.I0(Dilate_U0_ap_start),
        .I1(Q),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(\rdata_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_DuplicaYie
   (start_for_Duplicate_U0_full_n,
    Duplicate_U0_ap_start,
    ap_clk,
    ap_rst_n,
    ap_sync_AXIvideo2Mat_U0_ap_start,
    start_control_reg,
    Q,
    CO,
    ap_start,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_rst_n_inv);
  output start_for_Duplicate_U0_full_n;
  output Duplicate_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_AXIvideo2Mat_U0_ap_start;
  input start_control_reg;
  input [0:0]Q;
  input [0:0]CO;
  input ap_start;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire Duplicate_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2Mat_U0_ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_empty_n_i_2__23_n_0;
  wire internal_empty_n_i_4_n_0;
  wire internal_full_n_i_1__28_n_0;
  wire internal_full_n_i_2__30_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire start_control_reg;
  wire start_for_Duplicate_U0_full_n;

  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__28
       (.I0(internal_empty_n_i_2__23_n_0),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n4_out),
        .I3(Duplicate_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__28_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_4_n_0),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__23_n_0));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    internal_empty_n_i_3
       (.I0(ap_sync_AXIvideo2Mat_U0_ap_start),
        .I1(start_control_reg),
        .I2(start_for_Duplicate_U0_full_n),
        .I3(Q),
        .I4(CO),
        .I5(Duplicate_U0_ap_start),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    internal_empty_n_i_4
       (.I0(Q),
        .I1(CO),
        .I2(Duplicate_U0_ap_start),
        .I3(ap_sync_AXIvideo2Mat_U0_ap_start),
        .I4(start_control_reg),
        .I5(start_for_Duplicate_U0_full_n),
        .O(internal_empty_n_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(Duplicate_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    internal_full_n_i_1__28
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__30_n_0),
        .I2(ap_sync_AXIvideo2Mat_U0_ap_start),
        .I3(start_control_reg),
        .I4(start_for_Duplicate_U0_full_n),
        .I5(\mOutPtr[2]_i_3_n_0 ),
        .O(internal_full_n_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__30
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__30_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(start_for_Duplicate_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Duplicate_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(\mOutPtr[2]_i_2_n_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[2]_i_2_n_0 ),
        .I2(Q),
        .I3(CO),
        .I4(Duplicate_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2_n_0 ),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[2]_i_2 
       (.I0(start_for_Duplicate_U0_full_n),
        .I1(start_control_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(\mOutPtr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[2]_i_3 
       (.I0(Duplicate_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_FAST_t_VhK
   (FAST_t_opr_U0_ap_start,
    FAST_t_opr_U0_ap_ready,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output FAST_t_opr_U0_ap_start;
  input FAST_t_opr_U0_ap_ready;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire FAST_t_opr_U0_ap_ready;
  wire FAST_t_opr_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__24_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr[3]_i_4__0_n_0 ;
  wire [3:0]mOutPtr_reg;

  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__24
       (.I0(FAST_t_opr_U0_ap_start),
        .I1(\mOutPtr[3]_i_4__0_n_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__18
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(FAST_t_opr_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__24
       (.I0(\mOutPtr[3]_i_4__0_n_0 ),
        .I1(internal_full_n),
        .I2(internal_full_n_reg_n_0),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(internal_full_n_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__8 
       (.I0(mOutPtr110_out),
        .I1(\mOutPtr[3]_i_4__0_n_0 ),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__8 
       (.I0(FAST_t_opr_U0_ap_ready),
        .I1(FAST_t_opr_U0_ap_start),
        .I2(internal_full_n_reg_0),
        .I3(internal_full_n_reg_n_0),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \mOutPtr[3]_i_4__0 
       (.I0(FAST_t_opr_U0_ap_start),
        .I1(FAST_t_opr_U0_ap_ready),
        .I2(internal_full_n_reg_n_0),
        .I3(internal_full_n_reg_0),
        .O(\mOutPtr[3]_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__24_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIXh4
   (internal_full_n_reg_0,
    start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_start,
    ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg,
    shiftReg_ce,
    start_once_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_done);
  output internal_full_n_reg_0;
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  input ap_start;
  input ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  input shiftReg_ce;
  input start_once_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_done;

  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__27_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_0 ;
  wire \mOutPtr[1]_i_1__25_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__11_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(internal_full_n_reg_0),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Mat2AXIvideo_U0_ap_done),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__20
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_ap_done),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(internal_full_n_reg_0),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(internal_full_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__17
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__11 
       (.I0(internal_full_n_reg_0),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(Mat2AXIvideo_U0_ap_done),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__11 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__11_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFF7F7)) 
    \mOutPtr[3]_i_3__10 
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_Mat_exit1217_p_U0_ap_ready_reg),
        .I3(shiftReg_ce),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__9 
       (.I0(Mat2AXIvideo_U0_ap_done),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(internal_full_n_reg_0),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__27_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_2__11_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_PaintMaWhU
   (PaintMask_U0_ap_start,
    ap_rst_n,
    ap_rst_n_inv,
    ap_clk,
    PaintMask_U0_ap_ready,
    internal_full_n_reg_0,
    CO,
    Q);
  output PaintMask_U0_ap_start;
  input ap_rst_n;
  input ap_rst_n_inv;
  input ap_clk;
  input PaintMask_U0_ap_ready;
  input internal_full_n_reg_0;
  input [0:0]CO;
  input [0:0]Q;

  wire [0:0]CO;
  wire PaintMask_U0_ap_ready;
  wire PaintMask_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_empty_n_i_2__24_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__26_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_0 ;
  wire \mOutPtr[1]_i_1__24_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_2__10_n_0 ;
  wire [3:0]mOutPtr_reg;

  LUT4 #(
    .INIT(16'h00AE)) 
    internal_empty_n_i_1__26
       (.I0(PaintMask_U0_ap_start),
        .I1(internal_full_n_reg_n_0),
        .I2(internal_full_n_reg_0),
        .I3(internal_empty_n_i_2__24_n_0),
        .O(internal_empty_n_i_1__26_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    internal_empty_n_i_2__24
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_2__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(PaintMask_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(PaintMask_U0_ap_ready),
        .I3(PaintMask_U0_ap_start),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_n_0),
        .O(internal_full_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__16
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(internal_full_n_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hB4444444)) 
    \mOutPtr[3]_i_1__10 
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_n_0),
        .I2(CO),
        .I3(Q),
        .I4(PaintMask_U0_ap_start),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__10 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \mOutPtr[3]_i_4 
       (.I0(CO),
        .I1(Q),
        .I2(PaintMask_U0_ap_start),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_n_0),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__26_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__24_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_2__10_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
