module counter (
	input clk,
	input rst,
	output [1:0] enable
);

logic [1:0] seconds = 0;

always_ff @(posedge clk, posedge rst) 
	begin
		if (rst)
			begin
				seconds = 0;
				enable <= 0;
			end
		else
			begin
				seconds = seconds + 1;
				enable <= seconds;
			end
	end

endmodule: counter