// Seed: 1354629120
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output logic id_2,
    input uwire id_3,
    output tri1 id_4,
    output wire id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    output logic id_9
);
  wire id_11;
  always @(posedge -1'b0) begin : LABEL_0
    id_2 = $unsigned(77);
    ;
    id_9 = (-1'b0 < id_11 ? -1'd0 : id_11);
  end
  always @(posedge id_3) begin : LABEL_1
    id_2 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_7
  );
endmodule
