Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.09std SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Apr 27 17:33:56 2021
Info: Command: quartus_sh --flow compile FinalProject.qpf -c FinalProject
Info: Quartus(args): compile FinalProject.qpf -c FinalProject
Info: Project Name = C:/My_Designs/FinalProject/FinalProject/synthesis/FinalProject
Info: Revision Name = FinalProject
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.09std SJ Lite Edition
    Info: Processing started: Tue Apr 27 17:33:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file embedded_soc/synthesis/embedded_soc.vhd
    Info (12022): Found design unit 1: embedded_soc-rtl File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 18
    Info (12023): Found entity 1: embedded_soc File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_irq_mapper.sv
    Info (12023): Found entity 1: embedded_soc_irq_mapper File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_avalon_st_adapter File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_rsp_mux_001 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file embedded_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_rsp_mux File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_rsp_demux File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_cmd_mux_001 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_cmd_mux File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_cmd_demux_001 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_cmd_demux File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_router_003_default_decode File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: embedded_soc_mm_interconnect_0_router_003 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_router_002_default_decode File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: embedded_soc_mm_interconnect_0_router_002 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_router_001_default_decode File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: embedded_soc_mm_interconnect_0_router_001 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: embedded_soc_mm_interconnect_0_router_default_decode File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: embedded_soc_mm_interconnect_0_router File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_pio_1.v
    Info (12023): Found entity 1: embedded_soc_pio_1 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_pio_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_pio_0.v
    Info (12023): Found entity 1: embedded_soc_pio_0 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: embedded_soc_onchip_memory2_0 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: embedded_soc_nios2_gen2_0 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: embedded_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: embedded_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: embedded_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: embedded_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: embedded_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: embedded_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: embedded_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: embedded_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: embedded_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: embedded_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: embedded_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: embedded_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: embedded_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: embedded_soc_nios2_gen2_0_cpu_nios2_oci File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: embedded_soc_nios2_gen2_0_cpu File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: embedded_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: embedded_soc_nios2_gen2_0_cpu_test_bench File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v
    Info (12023): Found entity 1: embedded_soc_jtag_uart_0_sim_scfifo_w File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: embedded_soc_jtag_uart_0_scfifo_w File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: embedded_soc_jtag_uart_0_sim_scfifo_r File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: embedded_soc_jtag_uart_0_scfifo_r File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: embedded_soc_jtag_uart_0 File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 0 entities, in source file /my_designs/finalproject/finalproject/src/common.vhd
    Info (12022): Found design unit 1: Common File: C:/My_Designs/FinalProject/FinalProject/src/Common.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/finalproject/finalproject/src/finalproject.vhd
    Info (12022): Found design unit 1: FinalProject-arch File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 15
    Info (12023): Found entity 1: FinalProject File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/finalproject/finalproject/src/irisdatamanager.vhd
    Info (12022): Found design unit 1: IrisDataManager-arch File: C:/My_Designs/FinalProject/FinalProject/src/IrisDataManager.vhd Line: 15
    Info (12023): Found entity 1: IrisDataManager File: C:/My_Designs/FinalProject/FinalProject/src/IrisDataManager.vhd Line: 6
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FinalProject.vhd(34): object "LEDR_export" assigned a value but never read File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 34
Warning (10873): Using initial value X (don't care) for net "LEDR[9..7]" at FinalProject.vhd(11) File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 11
Info (12128): Elaborating entity "embedded_soc" for hierarchy "embedded_soc:u0" File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 40
Info (12128): Elaborating entity "embedded_soc_jtag_uart_0" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 280
Info (12128): Elaborating entity "embedded_soc_jtag_uart_0_scfifo_w" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "embedded_soc_jtag_uart_0_scfifo_r" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_r:the_embedded_soc_jtag_uart_0_scfifo_r" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:embedded_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:embedded_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:embedded_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:embedded_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:embedded_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 294
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_test_bench:the_embedded_soc_nios2_gen2_0_cpu_test_bench" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a_module:embedded_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a_module:embedded_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a_module:embedded_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a_module:embedded_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a_module:embedded_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b_module:embedded_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_break:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|embedded_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:embedded_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo|embedded_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo|embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo|embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_oci_im:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_tck:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "embedded_soc_onchip_memory2_0" for hierarchy "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 324
Info (12128): Elaborating entity "altsyncram" for hierarchy "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "embedded_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tn1.tdf
    Info (12023): Found entity 1: altsyncram_5tn1 File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/altsyncram_5tn1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5tn1" for hierarchy "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|decode_8la:decode3" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/altsyncram_5tn1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|mux_5hb:mux2" File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/altsyncram_5tn1.tdf Line: 45
Info (12128): Elaborating entity "embedded_soc_pio_0" for hierarchy "embedded_soc:u0|embedded_soc_pio_0:pio_0" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 339
Info (12128): Elaborating entity "embedded_soc_pio_1" for hierarchy "embedded_soc:u0|embedded_soc_pio_1:pio_1" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 351
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 360
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 603
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 667
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 731
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 795
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 940
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1021
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1105
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1146
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router:router" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_default_decode" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router:router|embedded_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_001" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router_001:router_001" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router_001:router_001|embedded_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_002" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router_002:router_002" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1694
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router_002:router_002|embedded_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_003" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router_003:router_003" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1710
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_router_003:router_003|embedded_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_cmd_demux" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1799
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1822
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_cmd_mux" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1839
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1862
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_rsp_demux" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 1936
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_rsp_mux" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 2057
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 2080
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0.v Line: 2109
Info (12128): Elaborating entity "embedded_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "embedded_soc:u0|embedded_soc_mm_interconnect_0:mm_interconnect_0|embedded_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|embedded_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/embedded_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "embedded_soc_irq_mapper" for hierarchy "embedded_soc:u0|embedded_soc_irq_mapper:irq_mapper" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 407
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "embedded_soc:u0|altera_reset_controller:rst_controller" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/embedded_soc.vhd Line: 415
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "embedded_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "embedded_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/My_Designs/FinalProject/FinalProject/synthesis/embedded_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "IrisDataManager" for hierarchy "IrisDataManager:u1" File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 48
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.27.17:34:14 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/My_Designs/FinalProject/FinalProject/synthesis/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 11
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 11
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/My_Designs/FinalProject/FinalProject/synthesis/FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/My_Designs/FinalProject/FinalProject/src/FinalProject.vhd Line: 9
Info (21057): Implemented 1828 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 1558 logic cells
    Info (21064): Implemented 240 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Tue Apr 27 17:34:29 2021
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:56
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.09std SJ Lite Edition
    Info: Processing started: Tue Apr 27 17:34:29 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject
Info: qfit2_default_script.tcl version: #1
Info: Project  = FinalProject
Info: Revision = FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5CGXFC7C7F23C8 for design "FinalProject"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 1081 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_regi