
*** Running vivado
    with args -log exp_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source exp_1_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source exp_1_1.tcl -notrace
Command: synth_design -top exp_1_1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.977 ; gain = 233.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exp_1_1' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/clock_generator.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (1#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/clock_generator.v:24]
INFO: [Synth 8-6157] synthesizing module 'timedisplay' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:24]
INFO: [Synth 8-6157] synthesizing module 'counterx' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/counterx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counterx' (2#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/counterx.v:24]
WARNING: [Synth 8-3848] Net day0 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:31]
WARNING: [Synth 8-3848] Net day1 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:32]
WARNING: [Synth 8-3848] Net month0 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:33]
WARNING: [Synth 8-3848] Net month1 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:34]
WARNING: [Synth 8-3848] Net year0 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:35]
WARNING: [Synth 8-3848] Net year1 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:36]
WARNING: [Synth 8-3848] Net year2 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:37]
WARNING: [Synth 8-3848] Net year3 in module/entity timedisplay does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:38]
INFO: [Synth 8-6155] done synthesizing module 'timedisplay' (3#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v:24]
WARNING: [Synth 8-7023] instance 'Utd' of module 'timedisplay' has 24 connections declared, but only 16 given [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:51]
INFO: [Synth 8-4471] merging register 'data_load_enable_reg' into 'set_enable_reg' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:58]
INFO: [Synth 8-4471] merging register 'reg_load_enable_reg' into 'set_enable_reg' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:60]
WARNING: [Synth 8-6014] Unused sequential element data_load_enable_reg was removed.  [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:58]
WARNING: [Synth 8-6014] Unused sequential element reg_load_enable_reg was removed.  [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:60]
WARNING: [Synth 8-3848] Net short_press in module/entity fsm does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:37]
WARNING: [Synth 8-3848] Net long_press in module/entity fsm does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:37]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (4#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state_led' does not match port width (5) of module 'fsm' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1_1.v:76]
INFO: [Synth 8-6157] synthesizing module 'unitset' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'unitset' (5#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v:23]
INFO: [Synth 8-6157] synthesizing module 'scan_ctl' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/scan_ctl.v:24]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/scan_ctl.v:48]
INFO: [Synth 8-6155] done synthesizing module 'scan_ctl' (6#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/scan_ctl.v:24]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display.v:24]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display.v:35]
INFO: [Synth 8-6155] done synthesizing module 'display' (7#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display.v:24]
WARNING: [Synth 8-3848] Net led in module/entity exp_1_1 does not have driver. [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'exp_1_1' (8#1) [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1_1.v:24]
WARNING: [Synth 8-3331] design fsm has unconnected port mode
WARNING: [Synth 8-3331] design fsm has unconnected port switch
WARNING: [Synth 8-3331] design timedisplay has unconnected port day0[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day0[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day0[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day0[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day1[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day1[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day1[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port day1[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month0[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month0[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month0[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month0[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month1[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month1[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month1[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port month1[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year0[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year0[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year0[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year0[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year1[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year1[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year1[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year1[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year2[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year2[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year2[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year2[0]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year3[3]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year3[2]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year3[1]
WARNING: [Synth 8-3331] design timedisplay has unconnected port year3[0]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[15]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[14]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[13]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[12]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[11]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[10]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[9]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[8]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[7]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[6]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[5]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[4]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[3]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[2]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[1]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.754 ; gain = 305.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.754 ; gain = 305.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.754 ; gain = 305.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1020.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/constrs_1/new/exp_1_1.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/constrs_1/new/exp_1_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/constrs_1/new/exp_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exp_1_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exp_1_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1114.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 29    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module exp_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module counterx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module timedisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scan_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[15]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[14]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[13]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[12]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[11]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[10]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[9]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[8]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[7]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[6]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[5]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[4]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[3]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[2]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[1]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port led[0]
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port mode
WARNING: [Synth 8-3331] design exp_1_1 has unconnected port switch
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/set_min_sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/state_next_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/state_next_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/state_next_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/set_min_sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/set_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/state_next_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ufsm/state_next_reg[1] )
INFO: [Synth 8-3886] merging instance 'Ufsm/state_reg[4]' (FDC) to 'Ufsm/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ufsm/state_reg[3]' (FDC) to 'Ufsm/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ufsm/state_reg[2]' (FDC) to 'Ufsm/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ufsm/state_reg[0]' (FDC) to 'Ufsm/state_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.727 ; gain = 399.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.523 ; gain = 408.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    22|
|5     |LUT3   |     5|
|6     |LUT4   |    59|
|7     |LUT5   |     7|
|8     |LUT6   |     9|
|9     |FDCE   |    70|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
|12    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |   221|
|2     |  U_SC     |scan_ctl        |     8|
|3     |  Uclkgen  |clock_generator |   111|
|4     |  Utd      |timedisplay     |    71|
|5     |    Uhour0 |counterx        |     8|
|6     |    Uhour1 |counterx_0      |     9|
|7     |    Umin0  |counterx_1      |    21|
|8     |    Umin1  |counterx_2      |     9|
|9     |    Usec0  |counterx_3      |    14|
|10    |    Usec1  |counterx_4      |    10|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1130.297 ; gain = 320.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.297 ; gain = 414.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1140.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1144.125 ; gain = 719.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.runs/synth_1/exp_1_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exp_1_1_utilization_synth.rpt -pb exp_1_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  3 23:55:03 2022...
