Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu May 25 03:01:48 2023
| Host         : Hellgate running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.343        0.000                      0                27582        0.073        0.000                      0                27562       10.345        0.000                       0                  6647  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
clk             {0.000 41.667}     83.333          12.000          
  clk24         {0.000 20.345}     40.690          24.576          
    clk37out    {0.000 13.563}     27.127          36.864          
    mck         {0.000 20.345}     40.690          24.576          
    mmcm_fb_37  {0.000 20.345}     40.690          24.576          
  mmcm_fb       {0.000 41.666}     83.333          12.000          
sck_in          {0.000 16.000}     32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                              16.667        0.000                       0                     1  
  clk24              35.844        0.000                      0                  100        0.156        0.000                      0                  100       10.345        0.000                       0                    66  
    clk37out         13.547        0.000                      0                21656        0.080        0.000                      0                21656       12.313        0.000                       0                  5737  
    mmcm_fb_37                                                                                                                                                   39.441        0.000                       0                     2  
  mmcm_fb                                                                                                                                                        16.667        0.000                       0                     2  
sck_in               23.678        0.000                      0                 5628        0.073        0.000                      0                 5628       14.750        0.000                       0                   839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk37out      clk24               8.343        0.000                      0                   16        0.938        0.000                      0                   16  
sck_in        clk37out           30.549        0.000                      0                   10                                                                        
clk37out      sck_in             25.805        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk37out           clk37out                21.839        0.000                      0                  115        0.376        0.000                      0                  115  
**async_default**  sck_in             sck_in                  29.755        0.000                      0                   47        0.302        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk24
  To Clock:  clk24

Setup :            0  Failing Endpoints,  Worst Slack       35.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.844ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.699ns (16.898%)  route 3.438ns (83.102%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.119     8.538 r  channel1/ready_i_1/O
                         net (fo=3, routed)           1.687    10.225    channel1/ready_i_1_n_0
    SLICE_X5Y31          FDSE                                         r  channel1/lrck_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.500    46.502    channel1/clkin
    SLICE_X5Y31          FDSE                                         r  channel1/lrck_reg_reg/C
                         clock pessimism              0.239    46.741    
                         clock uncertainty           -0.036    46.705    
    SLICE_X5Y31          FDSE (Setup_fdse_C_S)       -0.637    46.068    channel1/lrck_reg_reg
  -------------------------------------------------------------------
                         required time                         46.068    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 35.844    

Slack (MET) :             35.858ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.704ns (15.457%)  route 3.850ns (84.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          2.100    10.642    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.500    46.502    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[5]/C
                         clock pessimism              0.239    46.741    
                         clock uncertainty           -0.036    46.705    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    46.500    channel1/sound_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         46.500    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 35.858    

Slack (MET) :             35.858ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.704ns (15.457%)  route 3.850ns (84.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          2.100    10.642    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.500    46.502    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[6]/C
                         clock pessimism              0.239    46.741    
                         clock uncertainty           -0.036    46.705    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    46.500    channel1/sound_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         46.500    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 35.858    

Slack (MET) :             35.858ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.704ns (15.457%)  route 3.850ns (84.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          2.100    10.642    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.500    46.502    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[7]/C
                         clock pessimism              0.239    46.741    
                         clock uncertainty           -0.036    46.705    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    46.500    channel1/sound_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         46.500    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 35.858    

Slack (MET) :             35.858ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.704ns (15.457%)  route 3.850ns (84.543%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          2.100    10.642    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.500    46.502    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[8]/C
                         clock pessimism              0.239    46.741    
                         clock uncertainty           -0.036    46.705    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    46.500    channel1/sound_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         46.500    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 35.858    

Slack (MET) :             36.040ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_reg_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.704ns (16.103%)  route 3.668ns (83.897%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          1.917    10.460    channel1/lrck_reg_i_1_n_0
    SLICE_X5Y31          FDSE                                         r  channel1/lrck_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.500    46.502    channel1/clkin
    SLICE_X5Y31          FDSE                                         r  channel1/lrck_reg_reg/C
                         clock pessimism              0.239    46.741    
                         clock uncertainty           -0.036    46.705    
    SLICE_X5Y31          FDSE (Setup_fdse_C_CE)      -0.205    46.500    channel1/lrck_reg_reg
  -------------------------------------------------------------------
                         required time                         46.500    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 36.040    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.704ns (16.673%)  route 3.518ns (83.327%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          1.767    10.310    channel1/lrck_reg_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[10]/C
                         clock pessimism              0.239    46.740    
                         clock uncertainty           -0.036    46.704    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    46.499    channel1/sound_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         46.499    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.704ns (16.673%)  route 3.518ns (83.327%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          1.767    10.310    channel1/lrck_reg_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[11]/C
                         clock pessimism              0.239    46.740    
                         clock uncertainty           -0.036    46.704    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    46.499    channel1/sound_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         46.499    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.704ns (16.673%)  route 3.518ns (83.327%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          1.767    10.310    channel1/lrck_reg_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[12]/C
                         clock pessimism              0.239    46.740    
                         clock uncertainty           -0.036    46.704    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    46.499    channel1/sound_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         46.499    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.704ns (16.673%)  route 3.518ns (83.327%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.545     6.088    channel1/clkin
    SLICE_X17Y27         FDRE                                         r  channel1/lrck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     6.544 r  channel1/lrck_counter_reg[0]/Q
                         net (fo=3, routed)           1.487     8.031    channel1/lrck_counter[0]
    SLICE_X17Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.155 f  channel1/ready_i_3/O
                         net (fo=2, routed)           0.264     8.419    channel1/ready_i_3_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.543 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          1.767    10.310    channel1/lrck_reg_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[13]/C
                         clock pessimism              0.239    46.740    
                         clock uncertainty           -0.036    46.704    
    SLICE_X5Y30          FDRE (Setup_fdre_C_CE)      -0.205    46.499    channel1/sound_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         46.499    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 36.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 stereo_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.582     1.817    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.958 r  stereo_out_reg[13]/Q
                         net (fo=1, routed)           0.101     2.059    channel1/sound[13]
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[13]/C
                         clock pessimism             -0.531     1.831    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.072     1.903    channel1/sound_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 stereo_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.584     1.819    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  stereo_out_reg[8]/Q
                         net (fo=1, routed)           0.113     2.073    channel1/sound[8]
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.851     2.363    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[8]/C
                         clock pessimism             -0.531     1.832    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.072     1.904    channel1/sound_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 stereo_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.584     1.819    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  stereo_out_reg[6]/Q
                         net (fo=1, routed)           0.110     2.070    channel1/sound[6]
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.851     2.363    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[6]/C
                         clock pessimism             -0.531     1.832    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.066     1.898    channel1/sound_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 stereo_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.212%)  route 0.093ns (39.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.582     1.817    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.958 r  stereo_out_reg[12]/Q
                         net (fo=1, routed)           0.093     2.051    channel1/sound[12]
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[12]/C
                         clock pessimism             -0.531     1.831    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.047     1.878    channel1/sound_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 stereo_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.584     1.819    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  stereo_out_reg[5]/Q
                         net (fo=1, routed)           0.116     2.076    channel1/sound[5]
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.851     2.363    channel1/clkin
    SLICE_X4Y31          FDRE                                         r  channel1/sound_reg_reg[5]/C
                         clock pessimism             -0.531     1.832    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.070     1.902    channel1/sound_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 stereo_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.582     1.817    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.958 r  stereo_out_reg[11]/Q
                         net (fo=1, routed)           0.095     2.053    channel1/sound[11]
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[11]/C
                         clock pessimism             -0.531     1.831    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.047     1.878    channel1/sound_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 stereo_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.680%)  route 0.155ns (52.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.582     1.817    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.958 r  stereo_out_reg[10]/Q
                         net (fo=1, routed)           0.155     2.113    channel1/sound[10]
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[10]/C
                         clock pessimism             -0.531     1.831    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.046     1.877    channel1/sound_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 stereo_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.965%)  route 0.163ns (56.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.582     1.817    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.128     1.945 r  stereo_out_reg[14]/Q
                         net (fo=1, routed)           0.163     2.108    channel1/sound[14]
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[14]/C
                         clock pessimism             -0.531     1.831    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.021     1.852    channel1/sound_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 stereo_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.832%)  route 0.164ns (56.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.582     1.817    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.128     1.945 r  stereo_out_reg[31]/Q
                         net (fo=1, routed)           0.164     2.109    channel1/sound[31]
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    channel1/clkin
    SLICE_X5Y30          FDRE                                         r  channel1/sound_reg_reg[31]/C
                         clock pessimism             -0.531     1.831    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.018     1.849    channel1/sound_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 stereo_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.358%)  route 0.258ns (64.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  stereo_out_reg[4]/Q
                         net (fo=1, routed)           0.258     2.187    channel1/sound[4]
    SLICE_X7Y28          FDRE                                         r  channel1/sound_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.848     2.360    channel1/clkin
    SLICE_X7Y28          FDRE                                         r  channel1/sound_reg_reg[4]/C
                         clock pessimism             -0.511     1.849    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.075     1.924    channel1/sound_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk24
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { MMCME2_24/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y0    BUFG_24_fan_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y3    BUFG_24_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         40.690      39.216     OLOGIC_X0Y42     channel1/ODDR_mck/C
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     MMCME2_ADV_X0Y0  MMCME2_24/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X11Y28     stereo_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X7Y30      stereo_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X7Y30      stereo_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X7Y30      stereo_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X7Y30      stereo_out_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.690      59.310     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X0Y0  MMCME2_24/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X20Y31     channel1/ready_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X11Y29     stereo_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X11Y29     stereo_out_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X11Y29     stereo_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X11Y29     stereo_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X7Y30      stereo_out_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk37out
  To Clock:  clk37out

Setup :            0  Failing Endpoints,  Worst Slack       13.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 voice3/op_selector_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/interpolation_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.821ns  (logic 1.937ns (19.723%)  route 7.884ns (80.277%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 36.174 - 27.127 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.612     9.567    voice3/clk37
    SLICE_X4Y22          FDRE                                         r  voice3/op_selector_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456    10.023 r  voice3/op_selector_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.927    12.949    voice3/op_pcount_reg_0_7_31_31/A2
    SLICE_X12Y6          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    13.073 r  voice3/op_pcount_reg_0_7_31_31/SP/O
                         net (fo=50, routed)          2.580    15.654    voice3/sel[7]
    SLICE_X20Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  voice3/current_sample[4]_i_7/O
                         net (fo=1, routed)           0.000    15.778    voice3/current_sample[4]_i_7_n_0
    SLICE_X20Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.995 r  voice3/current_sample_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.995    voice3/current_sample_reg[4]_i_3_n_0
    SLICE_X20Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    16.089 r  voice3/current_sample_reg[4]_i_1/O
                         net (fo=4, routed)           1.457    17.546    voice3/p_0_out__0[4]
    SLICE_X16Y14         LUT4 (Prop_lut4_I2_O)        0.316    17.862 r  voice3/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.862    voice3/interpolation_reg_i_9_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.468 r  voice3/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           0.920    19.388    voice3/interpolation1[31]
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.530    36.174    voice3/clk37
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/CLK
                         clock pessimism              0.517    36.691    
                         clock uncertainty           -0.039    36.652    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.718    32.934    voice3/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.934    
                         arrival time                         -19.388    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.560ns  (required time - arrival time)
  Source:                 voice3/op_selector_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/interpolation_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 1.937ns (19.751%)  route 7.870ns (80.249%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 36.174 - 27.127 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.612     9.567    voice3/clk37
    SLICE_X4Y22          FDRE                                         r  voice3/op_selector_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456    10.023 r  voice3/op_selector_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.927    12.949    voice3/op_pcount_reg_0_7_31_31/A2
    SLICE_X12Y6          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    13.073 r  voice3/op_pcount_reg_0_7_31_31/SP/O
                         net (fo=50, routed)          2.580    15.654    voice3/sel[7]
    SLICE_X20Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  voice3/current_sample[4]_i_7/O
                         net (fo=1, routed)           0.000    15.778    voice3/current_sample[4]_i_7_n_0
    SLICE_X20Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.995 r  voice3/current_sample_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.995    voice3/current_sample_reg[4]_i_3_n_0
    SLICE_X20Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    16.089 r  voice3/current_sample_reg[4]_i_1/O
                         net (fo=4, routed)           1.457    17.546    voice3/p_0_out__0[4]
    SLICE_X16Y14         LUT4 (Prop_lut4_I2_O)        0.316    17.862 r  voice3/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.862    voice3/interpolation_reg_i_9_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.468 r  voice3/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           0.906    19.374    voice3/interpolation1[31]
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.530    36.174    voice3/clk37
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/CLK
                         clock pessimism              0.517    36.691    
                         clock uncertainty           -0.039    36.652    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.718    32.934    voice3/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.934    
                         arrival time                         -19.374    
  -------------------------------------------------------------------
                         slack                                 13.560    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice5/re_inc_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        13.162ns  (logic 0.456ns (3.465%)  route 12.706ns (96.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 36.085 - 27.127 ) 
    Source Clock Delay      (SCD):    9.587ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.632     9.587    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y39         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.456    10.043 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=76, routed)         12.706    22.749    voice5/re_inc_reg_0_7_18_23/DIB0
    SLICE_X18Y9          RAMD32                                       r  voice5/re_inc_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.441    36.085    voice5/re_inc_reg_0_7_18_23/WCLK
    SLICE_X18Y9          RAMD32                                       r  voice5/re_inc_reg_0_7_18_23/RAMB/CLK
                         clock pessimism              0.517    36.602    
                         clock uncertainty           -0.039    36.564    
    SLICE_X18Y9          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    36.379    voice5/re_inc_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         36.379    
                         arrival time                         -22.749    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.695ns  (required time - arrival time)
  Source:                 voice3/op_selector_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/interpolation_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.677ns  (logic 1.878ns (19.408%)  route 7.799ns (80.592%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 36.174 - 27.127 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.612     9.567    voice3/clk37
    SLICE_X4Y22          FDRE                                         r  voice3/op_selector_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456    10.023 r  voice3/op_selector_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.927    12.949    voice3/op_pcount_reg_0_7_31_31/A2
    SLICE_X12Y6          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    13.073 r  voice3/op_pcount_reg_0_7_31_31/SP/O
                         net (fo=50, routed)          2.580    15.654    voice3/sel[7]
    SLICE_X20Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  voice3/current_sample[4]_i_7/O
                         net (fo=1, routed)           0.000    15.778    voice3/current_sample[4]_i_7_n_0
    SLICE_X20Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.995 r  voice3/current_sample_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.995    voice3/current_sample_reg[4]_i_3_n_0
    SLICE_X20Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    16.089 r  voice3/current_sample_reg[4]_i_1/O
                         net (fo=4, routed)           1.457    17.546    voice3/p_0_out__0[4]
    SLICE_X16Y14         LUT4 (Prop_lut4_I2_O)        0.316    17.862 r  voice3/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.862    voice3/interpolation_reg_i_9_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.409 r  voice3/interpolation_reg_i_1/O[2]
                         net (fo=1, routed)           0.835    19.243    voice3/interpolation1[30]
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.530    36.174    voice3/clk37
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/CLK
                         clock pessimism              0.517    36.691    
                         clock uncertainty           -0.039    36.652    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.714    32.938    voice3/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                         -19.243    
  -------------------------------------------------------------------
                         slack                                 13.695    

Slack (MET) :             13.736ns  (required time - arrival time)
  Source:                 voice3/op_selector_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/interpolation_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 1.937ns (20.111%)  route 7.694ns (79.889%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 36.174 - 27.127 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.612     9.567    voice3/clk37
    SLICE_X4Y22          FDRE                                         r  voice3/op_selector_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456    10.023 r  voice3/op_selector_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.927    12.949    voice3/op_pcount_reg_0_7_31_31/A2
    SLICE_X12Y6          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    13.073 r  voice3/op_pcount_reg_0_7_31_31/SP/O
                         net (fo=50, routed)          2.580    15.654    voice3/sel[7]
    SLICE_X20Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  voice3/current_sample[4]_i_7/O
                         net (fo=1, routed)           0.000    15.778    voice3/current_sample[4]_i_7_n_0
    SLICE_X20Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.995 r  voice3/current_sample_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.995    voice3/current_sample_reg[4]_i_3_n_0
    SLICE_X20Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    16.089 r  voice3/current_sample_reg[4]_i_1/O
                         net (fo=4, routed)           1.457    17.546    voice3/p_0_out__0[4]
    SLICE_X16Y14         LUT4 (Prop_lut4_I2_O)        0.316    17.862 r  voice3/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.862    voice3/interpolation_reg_i_9_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.468 r  voice3/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           0.731    19.198    voice3/interpolation1[31]
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.530    36.174    voice3/clk37
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/CLK
                         clock pessimism              0.517    36.691    
                         clock uncertainty           -0.039    36.652    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.718    32.934    voice3/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.934    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                 13.736    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 voice3/op_selector_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/interpolation_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 1.937ns (20.140%)  route 7.681ns (79.860%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 36.174 - 27.127 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.612     9.567    voice3/clk37
    SLICE_X4Y22          FDRE                                         r  voice3/op_selector_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456    10.023 r  voice3/op_selector_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.927    12.949    voice3/op_pcount_reg_0_7_31_31/A2
    SLICE_X12Y6          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    13.073 r  voice3/op_pcount_reg_0_7_31_31/SP/O
                         net (fo=50, routed)          2.580    15.654    voice3/sel[7]
    SLICE_X20Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  voice3/current_sample[4]_i_7/O
                         net (fo=1, routed)           0.000    15.778    voice3/current_sample[4]_i_7_n_0
    SLICE_X20Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.995 r  voice3/current_sample_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.995    voice3/current_sample_reg[4]_i_3_n_0
    SLICE_X20Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    16.089 r  voice3/current_sample_reg[4]_i_1/O
                         net (fo=4, routed)           1.457    17.546    voice3/p_0_out__0[4]
    SLICE_X16Y14         LUT4 (Prop_lut4_I2_O)        0.316    17.862 r  voice3/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.862    voice3/interpolation_reg_i_9_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.468 r  voice3/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           0.717    19.185    voice3/interpolation1[31]
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.530    36.174    voice3/clk37
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/CLK
                         clock pessimism              0.517    36.691    
                         clock uncertainty           -0.039    36.652    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.718    32.934    voice3/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.934    
                         arrival time                         -19.185    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 voice3/op_selector_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/interpolation_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 1.755ns (18.248%)  route 7.862ns (81.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 36.174 - 27.127 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.612     9.567    voice3/clk37
    SLICE_X4Y22          FDRE                                         r  voice3/op_selector_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456    10.023 r  voice3/op_selector_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.927    12.949    voice3/op_pcount_reg_0_7_31_31/A2
    SLICE_X12Y6          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    13.073 r  voice3/op_pcount_reg_0_7_31_31/SP/O
                         net (fo=50, routed)          2.580    15.654    voice3/sel[7]
    SLICE_X20Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  voice3/current_sample[4]_i_7/O
                         net (fo=1, routed)           0.000    15.778    voice3/current_sample[4]_i_7_n_0
    SLICE_X20Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.995 r  voice3/current_sample_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.995    voice3/current_sample_reg[4]_i_3_n_0
    SLICE_X20Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    16.089 r  voice3/current_sample_reg[4]_i_1/O
                         net (fo=4, routed)           1.457    17.546    voice3/p_0_out__0[4]
    SLICE_X16Y14         LUT4 (Prop_lut4_I2_O)        0.316    17.862 r  voice3/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.862    voice3/interpolation_reg_i_9_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.286 r  voice3/interpolation_reg_i_1/O[1]
                         net (fo=1, routed)           0.899    19.184    voice3/interpolation1[29]
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.530    36.174    voice3/clk37
    DSP48_X0Y4           DSP48E1                                      r  voice3/interpolation_reg/CLK
                         clock pessimism              0.517    36.691    
                         clock uncertainty           -0.039    36.652    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.715    32.937    voice3/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.937    
                         arrival time                         -19.184    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.781ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice5/de_inc_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 0.456ns (3.504%)  route 12.557ns (96.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 36.087 - 27.127 ) 
    Source Clock Delay      (SCD):    9.587ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.632     9.587    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y39         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.456    10.043 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=76, routed)         12.557    22.600    voice5/de_inc_reg_0_7_18_23/DIB0
    SLICE_X22Y8          RAMD32                                       r  voice5/de_inc_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.443    36.087    voice5/de_inc_reg_0_7_18_23/WCLK
    SLICE_X22Y8          RAMD32                                       r  voice5/de_inc_reg_0_7_18_23/RAMB/CLK
                         clock pessimism              0.517    36.604    
                         clock uncertainty           -0.039    36.566    
    SLICE_X22Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    36.381    voice5/de_inc_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                         -22.600    
  -------------------------------------------------------------------
                         slack                                 13.781    

Slack (MET) :             13.794ns  (required time - arrival time)
  Source:                 voice5/op_selector_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice5/interpolation_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 1.916ns (20.049%)  route 7.641ns (79.951%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.519ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.564     9.519    voice5/clk37
    SLICE_X24Y10         FDRE                                         r  voice5/op_selector_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.456     9.975 r  voice5/op_selector_reg[0]_rep/Q
                         net (fo=106, routed)         3.646    13.621    voice5/op_pcount_reg_0_7_28_28/A0
    SLICE_X12Y3          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    13.745 r  voice5/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          2.069    15.814    voice5/sel[4]
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    15.938 r  voice5/interpolation_reg_i_49/O
                         net (fo=1, routed)           0.000    15.938    voice5/interpolation_reg_i_49_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.245    16.183 r  voice5/interpolation_reg_i_29/O
                         net (fo=1, routed)           0.000    16.183    voice5/interpolation_reg_i_29_n_0
    SLICE_X9Y1           MUXF8 (Prop_muxf8_I0_O)      0.104    16.287 r  voice5/interpolation_reg_i_19/O
                         net (fo=3, routed)           1.119    17.406    voice5/interpolation_reg_i_19_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I0_O)        0.316    17.722 r  voice5/interpolation_reg_i_9/O
                         net (fo=1, routed)           0.000    17.722    voice5/interpolation_reg_i_9_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.269 r  voice5/interpolation_reg_i_1/O[2]
                         net (fo=1, routed)           0.807    19.075    voice5/interpolation1[30]
    DSP48_X0Y2           DSP48E1                                      r  voice5/interpolation_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.533    36.177    voice5/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice5/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.714    32.869    voice5/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.869    
                         arrival time                         -19.075    
  -------------------------------------------------------------------
                         slack                                 13.794    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_inc_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.967ns  (logic 0.456ns (3.517%)  route 12.511ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.966ns = ( 36.092 - 27.127 ) 
    Source Clock Delay      (SCD):    9.587ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.632     9.587    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y39         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.456    10.043 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=76, routed)         12.511    22.554    voice1/re_inc_reg_0_7_18_23/DIB0
    SLICE_X32Y7          RAMD32                                       r  voice1/re_inc_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.448    36.092    voice1/re_inc_reg_0_7_18_23/WCLK
    SLICE_X32Y7          RAMD32                                       r  voice1/re_inc_reg_0_7_18_23/RAMB/CLK
                         clock pessimism              0.517    36.609    
                         clock uncertainty           -0.039    36.571    
    SLICE_X32Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    36.386    voice1/re_inc_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -22.554    
  -------------------------------------------------------------------
                         slack                                 13.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMA/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMA_D1/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMB/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMB_D1/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMC/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMD32                                       r  voice1/re_time_reg_0_7_24_29/RAMC_D1/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMS32                                       r  voice1/re_time_reg_0_7_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMS32                                       r  voice1/re_time_reg_0_7_24_29/RAMD/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 voice1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/re_time_reg_0_7_24_29/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.458%)  route 0.280ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.554     2.896    voice1/clk37
    SLICE_X24Y22         FDRE                                         r  voice1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  voice1/counter_reg[0]/Q
                         net (fo=489, routed)         0.280     3.318    voice1/re_time_reg_0_7_24_29/ADDRD0
    SLICE_X26Y23         RAMS32                                       r  voice1/re_time_reg_0_7_24_29/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.819     3.755    voice1/re_time_reg_0_7_24_29/WCLK
    SLICE_X26Y23         RAMS32                                       r  voice1/re_time_reg_0_7_24_29/RAMD_D1/CLK
                         clock pessimism             -0.828     2.927    
    SLICE_X26Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.237    voice1/re_time_reg_0_7_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 voice4/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice4/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.592     2.934    voice4/clk37
    SLICE_X1Y49          FDRE                                         r  voice4/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     3.075 r  voice4/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     3.195    voice4/counter_reg_n_0_[8]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.355 r  voice4/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.355    voice4/counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.409 r  voice4/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.409    voice4/data2[9]
    SLICE_X1Y50          FDRE                                         r  voice4/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.860     3.797    voice4/clk37
    SLICE_X1Y50          FDRE                                         r  voice4/counter_reg[9]/C
                         clock pessimism             -0.594     3.203    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     3.308    voice4/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 voice4/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice4/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.592     2.934    voice4/clk37
    SLICE_X1Y49          FDRE                                         r  voice4/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     3.075 r  voice4/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     3.195    voice4/counter_reg_n_0_[8]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.355 r  voice4/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.355    voice4/counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.420 r  voice4/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.420    voice4/data2[11]
    SLICE_X1Y50          FDRE                                         r  voice4/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.860     3.797    voice4/clk37
    SLICE_X1Y50          FDRE                                         r  voice4/counter_reg[11]/C
                         clock pessimism             -0.594     3.203    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     3.308    voice4/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk37out
Waveform(ns):       { 0.000 13.563 }
Period(ns):         27.127
Sources:            { MMCME2_147/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.127      24.971     BUFGCTRL_X0Y1    BUFG_147_fan_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y28      voice0/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y15      voice2/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y4       voice3/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y21      voice4/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y2       voice5/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X1Y7       voice1/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y13      samp_acc_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         27.127      25.878     MMCME2_ADV_X1Y0  MMCME2_147/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         27.127      26.127     SLICE_X16Y34     FSM_sequential_state_reg_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       27.127      186.233    MMCME2_ADV_X1Y0  MMCME2_147/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y30     voice2/re_inc_reg_0_7_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X6Y53      voice4/re_inc_reg_0_7_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X6Y53      voice4/re_inc_reg_0_7_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         13.563      12.313     SLICE_X18Y75     voice0/amplitude_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X26Y61     voice0/re_inc_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X26Y61     voice0/re_inc_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_37
  To Clock:  mmcm_fb_37

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_37
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { MMCME2_147/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.690      59.310     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.690      172.670    MMCME2_ADV_X1Y0  MMCME2_147/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCME2_24/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  MMCME2_24/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       23.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.419ns (5.264%)  route 7.540ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.635     5.309    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     5.728 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=642, routed)         7.540    13.268    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD2
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.194    36.946    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         36.946    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                 23.678    

Slack (MET) :             23.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.419ns (5.264%)  route 7.540ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.635     5.309    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     5.728 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=642, routed)         7.540    13.268    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD2
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.194    36.946    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         36.946    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                 23.678    

Slack (MET) :             23.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.419ns (5.264%)  route 7.540ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.635     5.309    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     5.728 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=642, routed)         7.540    13.268    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD2
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.194    36.946    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         36.946    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                 23.678    

Slack (MET) :             23.678ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.419ns (5.264%)  route 7.540ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.635     5.309    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     5.728 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=642, routed)         7.540    13.268    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD2
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.194    36.946    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         36.946    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                 23.678    

Slack (MET) :             23.728ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.419ns (5.244%)  route 7.571ns (94.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         7.571    13.297    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD1
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    37.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 23.728    

Slack (MET) :             23.728ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.419ns (5.244%)  route 7.571ns (94.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         7.571    13.297    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD1
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    37.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 23.728    

Slack (MET) :             23.728ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.419ns (5.244%)  route 7.571ns (94.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         7.571    13.297    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD1
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    37.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 23.728    

Slack (MET) :             23.728ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.419ns (5.244%)  route 7.571ns (94.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         7.571    13.297    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/ADDRD1
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.494    36.816    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/WCLK
    SLICE_X2Y24          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD/CLK
                         clock pessimism              0.359    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X2Y24          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    37.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 23.728    

Slack (MET) :             24.007ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 0.419ns (5.482%)  route 7.224ns (94.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 36.747 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         7.224    12.949    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/ADDRD1
    SLICE_X14Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.425    36.747    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/WCLK
    SLICE_X14Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/CLK
                         clock pessimism              0.359    37.107    
                         clock uncertainty           -0.035    37.071    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    36.956    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         36.956    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 24.007    

Slack (MET) :             24.007ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 0.419ns (5.482%)  route 7.224ns (94.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 36.747 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=642, routed)         7.224    12.949    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/ADDRD1
    SLICE_X14Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.425    36.747    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/WCLK
    SLICE_X14Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMB/CLK
                         clock pessimism              0.359    37.107    
                         clock uncertainty           -0.035    37.071    
    SLICE_X14Y25         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    36.956    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         36.956    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 24.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.563     1.718    cmd_input/sck_in
    SLICE_X33Y39         FDRE                                         r  cmd_input/spi_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cmd_input/spi_data_reg[24]/Q
                         net (fo=17, routed)          0.092     1.951    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/DIA
    SLICE_X32Y39         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.833     2.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/WCLK
    SLICE_X32Y39         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/CLK
                         clock pessimism             -0.576     1.731    
    SLICE_X32Y39         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.878    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.387%)  route 0.092ns (39.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.558     1.713    cmd_input/sck_in
    SLICE_X23Y35         FDRE                                         r  cmd_input/spi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.854 r  cmd_input/spi_data_reg[0]/Q
                         net (fo=17, routed)          0.092     1.946    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_0_2/DIA
    SLICE_X22Y35         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.827     2.301    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_0_2/WCLK
    SLICE_X22Y35         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.575     1.726    
    SLICE_X22Y35         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.873    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.319%)  route 0.209ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.594     1.749    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141     1.890 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.209     2.099    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD3
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/CLK
                         clock pessimism             -0.553     1.785    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.319%)  route 0.209ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.594     1.749    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141     1.890 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.209     2.099    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD3
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/CLK
                         clock pessimism             -0.553     1.785    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.319%)  route 0.209ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.594     1.749    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141     1.890 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.209     2.099    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD3
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC/CLK
                         clock pessimism             -0.553     1.785    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.319%)  route 0.209ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.594     1.749    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.141     1.890 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.209     2.099    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD3
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD/CLK
                         clock pessimism             -0.553     1.785    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.025    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.168     2.057    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD4
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.961    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.168     2.057    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD4
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.961    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.168     2.057    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD4
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.961    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.567%)  route 0.168ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.168     2.057    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD4
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X36Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.961    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sck_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { sck_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         32.000      29.845     BUFGCTRL_X0Y2  sck_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y48   cmd_input/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y48   cmd_input/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y48   cmd_input/bitcnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y48   cmd_input/bitcnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y48   cmd_input/bitcnt_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X39Y46   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y35   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y35   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y35   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y35   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X32Y26   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X32Y26   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X32Y26   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X32Y26   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y40   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y40   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y49   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y49   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y49   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y49   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X18Y34   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X18Y34   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk37out
  To Clock:  clk24

Setup :            0  Failing Endpoints,  Worst Slack        8.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 samp_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.402ns  (logic 0.456ns (32.536%)  route 0.946ns (67.464%))
  Logic Levels:           0  
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 46.434 - 40.690 ) 
    Source Clock Delay      (SCD):    9.506ns = ( 36.632 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.551    36.632    clk37
    SLICE_X11Y31         FDRE                                         r  samp_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456    37.088 r  samp_buf_reg[2]/Q
                         net (fo=1, routed)           0.946    38.034    samp_buf_reg_n_0_[2]
    SLICE_X11Y29         FDRE                                         r  stereo_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.432    46.434    clk24fan
    SLICE_X11Y29         FDRE                                         r  stereo_out_reg[2]/C
                         clock pessimism              0.147    46.581    
                         clock uncertainty           -0.098    46.482    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.105    46.377    stereo_out_reg[2]
  -------------------------------------------------------------------
                         required time                         46.377    
                         arrival time                         -38.034    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 samp_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.395ns  (logic 0.456ns (32.687%)  route 0.939ns (67.313%))
  Logic Levels:           0  
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 46.434 - 40.690 ) 
    Source Clock Delay      (SCD):    9.506ns = ( 36.632 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.551    36.632    clk37
    SLICE_X11Y31         FDRE                                         r  samp_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456    37.088 r  samp_buf_reg[1]/Q
                         net (fo=1, routed)           0.939    38.027    samp_buf_reg_n_0_[1]
    SLICE_X11Y29         FDRE                                         r  stereo_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.432    46.434    clk24fan
    SLICE_X11Y29         FDRE                                         r  stereo_out_reg[1]/C
                         clock pessimism              0.147    46.581    
                         clock uncertainty           -0.098    46.482    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.105    46.377    stereo_out_reg[1]
  -------------------------------------------------------------------
                         required time                         46.377    
                         arrival time                         -38.027    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 samp_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.323%)  route 0.799ns (63.677%))
  Logic Levels:           0  
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 46.433 - 40.690 ) 
    Source Clock Delay      (SCD):    9.505ns = ( 36.631 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.550    36.631    clk37
    SLICE_X11Y30         FDRE                                         r  samp_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456    37.087 r  samp_buf_reg[4]/Q
                         net (fo=1, routed)           0.799    37.887    samp_buf_reg_n_0_[4]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.431    46.433    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[4]/C
                         clock pessimism              0.147    46.580    
                         clock uncertainty           -0.098    46.481    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)       -0.105    46.376    stereo_out_reg[4]
  -------------------------------------------------------------------
                         required time                         46.376    
                         arrival time                         -37.887    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 samp_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.150%)  route 0.920ns (66.850%))
  Logic Levels:           0  
  Clock Path Skew:        -3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    9.508ns = ( 36.634 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.553    36.634    clk37
    SLICE_X9Y33          FDRE                                         r  samp_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456    37.090 r  samp_buf_reg[14]/Q
                         net (fo=1, routed)           0.920    38.010    samp_buf_reg_n_0_[14]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[14]/C
                         clock pessimism              0.147    46.648    
                         clock uncertainty           -0.098    46.549    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.047    46.502    stereo_out_reg[14]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -38.010    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 samp_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.220ns  (logic 0.456ns (37.362%)  route 0.764ns (62.638%))
  Logic Levels:           0  
  Clock Path Skew:        -3.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    9.510ns = ( 36.636 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.555    36.636    clk37
    SLICE_X11Y34         FDRE                                         r  samp_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    37.092 r  samp_buf_reg[15]/Q
                         net (fo=1, routed)           0.764    37.857    samp_buf_reg_n_0_[15]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[31]/C
                         clock pessimism              0.147    46.648    
                         clock uncertainty           -0.098    46.549    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.062    46.487    stereo_out_reg[31]
  -------------------------------------------------------------------
                         required time                         46.487    
                         arrival time                         -37.857    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 samp_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.365%)  route 0.733ns (61.635%))
  Logic Levels:           0  
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 46.504 - 40.690 ) 
    Source Clock Delay      (SCD):    9.510ns = ( 36.636 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.555    36.636    clk37
    SLICE_X11Y34         FDRE                                         r  samp_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    37.092 r  samp_buf_reg[6]/Q
                         net (fo=1, routed)           0.733    37.825    samp_buf_reg_n_0_[6]
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.502    46.504    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[6]/C
                         clock pessimism              0.147    46.651    
                         clock uncertainty           -0.098    46.552    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.081    46.471    stereo_out_reg[6]
  -------------------------------------------------------------------
                         required time                         46.471    
                         arrival time                         -37.825    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 samp_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.149%)  route 0.739ns (61.851%))
  Logic Levels:           0  
  Clock Path Skew:        -3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 46.504 - 40.690 ) 
    Source Clock Delay      (SCD):    9.508ns = ( 36.634 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.553    36.634    clk37
    SLICE_X9Y33          FDRE                                         r  samp_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456    37.090 r  samp_buf_reg[5]/Q
                         net (fo=1, routed)           0.739    37.830    samp_buf_reg_n_0_[5]
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.502    46.504    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[5]/C
                         clock pessimism              0.147    46.651    
                         clock uncertainty           -0.098    46.552    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.067    46.485    stereo_out_reg[5]
  -------------------------------------------------------------------
                         required time                         46.485    
                         arrival time                         -37.830    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 samp_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.141%)  route 0.740ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 46.504 - 40.690 ) 
    Source Clock Delay      (SCD):    9.510ns = ( 36.636 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.555    36.636    clk37
    SLICE_X11Y34         FDRE                                         r  samp_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    37.092 r  samp_buf_reg[7]/Q
                         net (fo=1, routed)           0.740    37.832    samp_buf_reg_n_0_[7]
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.502    46.504    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[7]/C
                         clock pessimism              0.147    46.651    
                         clock uncertainty           -0.098    46.552    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.061    46.491    stereo_out_reg[7]
  -------------------------------------------------------------------
                         required time                         46.491    
                         arrival time                         -37.832    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 samp_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.165%)  route 0.739ns (61.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    9.506ns = ( 36.632 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.551    36.632    clk37
    SLICE_X11Y31         FDRE                                         r  samp_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456    37.088 r  samp_buf_reg[9]/Q
                         net (fo=1, routed)           0.739    37.827    samp_buf_reg_n_0_[9]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.499    46.501    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[9]/C
                         clock pessimism              0.147    46.648    
                         clock uncertainty           -0.098    46.549    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.043    46.506    stereo_out_reg[9]
  -------------------------------------------------------------------
                         required time                         46.506    
                         arrival time                         -37.827    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 samp_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.878%)  route 0.717ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        -3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 46.504 - 40.690 ) 
    Source Clock Delay      (SCD):    9.508ns = ( 36.634 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.553    36.634    clk37
    SLICE_X11Y32         FDRE                                         r  samp_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456    37.090 r  samp_buf_reg[8]/Q
                         net (fo=1, routed)           0.717    37.807    samp_buf_reg_n_0_[8]
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.502    46.504    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[8]/C
                         clock pessimism              0.147    46.651    
                         clock uncertainty           -0.098    46.552    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.058    46.494    stereo_out_reg[8]
  -------------------------------------------------------------------
                         required time                         46.494    
                         arrival time                         -37.807    
  -------------------------------------------------------------------
                         slack                                  8.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 samp_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.555     2.897    clk37
    SLICE_X9Y30          FDRE                                         r  samp_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     3.038 r  samp_buf_reg[13]/Q
                         net (fo=1, routed)           0.201     3.239    samp_buf_reg_n_0_[13]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[13]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.098     2.230    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.072     2.302    stereo_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 samp_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.913%)  route 0.195ns (58.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.555     2.897    clk37
    SLICE_X11Y30         FDRE                                         r  samp_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     3.038 r  samp_buf_reg[0]/Q
                         net (fo=1, routed)           0.195     3.234    samp_buf_reg_n_0_[0]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[0]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.059     2.259    stereo_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 samp_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.913%)  route 0.195ns (58.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.556     2.898    clk37
    SLICE_X11Y31         FDRE                                         r  samp_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     3.039 r  samp_buf_reg[3]/Q
                         net (fo=1, routed)           0.195     3.235    samp_buf_reg_n_0_[3]
    SLICE_X11Y29         FDRE                                         r  stereo_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.821     2.333    clk24fan
    SLICE_X11Y29         FDRE                                         r  stereo_out_reg[3]/C
                         clock pessimism             -0.231     2.103    
                         clock uncertainty            0.098     2.201    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.057     2.258    stereo_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 samp_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.628%)  route 0.234ns (62.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.555     2.897    clk37
    SLICE_X9Y30          FDRE                                         r  samp_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     3.038 r  samp_buf_reg[12]/Q
                         net (fo=1, routed)           0.234     3.272    samp_buf_reg_n_0_[12]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[12]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.098     2.230    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.047     2.277    stereo_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 samp_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.513%)  route 0.235ns (62.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.555     2.897    clk37
    SLICE_X9Y30          FDRE                                         r  samp_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     3.038 r  samp_buf_reg[11]/Q
                         net (fo=1, routed)           0.235     3.273    samp_buf_reg_n_0_[11]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[11]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.098     2.230    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.047     2.277    stereo_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 samp_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.555     2.897    clk37
    SLICE_X9Y30          FDRE                                         r  samp_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     3.038 r  samp_buf_reg[10]/Q
                         net (fo=1, routed)           0.234     3.272    samp_buf_reg_n_0_[10]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[10]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.098     2.230    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.046     2.276    stereo_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 samp_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.126%)  route 0.298ns (67.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.557     2.899    clk37
    SLICE_X11Y32         FDRE                                         r  samp_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     3.040 r  samp_buf_reg[8]/Q
                         net (fo=1, routed)           0.298     3.338    samp_buf_reg_n_0_[8]
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.852     2.364    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[8]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.098     2.232    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.072     2.304    stereo_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 samp_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.276%)  route 0.310ns (68.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.556     2.898    clk37
    SLICE_X11Y31         FDRE                                         r  samp_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     3.039 r  samp_buf_reg[9]/Q
                         net (fo=1, routed)           0.310     3.349    samp_buf_reg_n_0_[9]
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.850     2.362    clk24fan
    SLICE_X7Y30          FDRE                                         r  stereo_out_reg[9]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.098     2.230    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.076     2.306    stereo_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 samp_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.538%)  route 0.279ns (66.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.555     2.897    clk37
    SLICE_X11Y30         FDRE                                         r  samp_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     3.038 r  samp_buf_reg[4]/Q
                         net (fo=1, routed)           0.279     3.318    samp_buf_reg_n_0_[4]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[4]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.061     2.261    stereo_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 samp_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.748%)  route 0.318ns (69.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.559     2.901    clk37
    SLICE_X11Y34         FDRE                                         r  samp_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     3.042 r  samp_buf_reg[7]/Q
                         net (fo=1, routed)           0.318     3.360    samp_buf_reg_n_0_[7]
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.852     2.364    clk24fan
    SLICE_X5Y32          FDRE                                         r  stereo_out_reg[7]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.098     2.232    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.070     2.302    stereo_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  1.058    





---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  clk37out

Setup :            0  Failing Endpoints,  Worst Slack       30.549ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.549ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.356ns  (logic 0.456ns (33.629%)  route 0.900ns (66.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.900     1.356    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X37Y45         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 30.549    

Slack (MET) :             30.683ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.900%)  route 0.631ns (60.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.631     1.050    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y42         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.267    31.733    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 30.683    

Slack (MET) :             30.722ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.481%)  route 0.591ns (58.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y41         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 30.722    

Slack (MET) :             30.722ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.412%)  route 0.593ns (58.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.012    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X33Y48         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)       -0.266    31.734    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.734    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 30.722    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.122ns  (logic 0.456ns (40.658%)  route 0.666ns (59.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.666     1.122    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X34Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.861ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.051%)  route 0.453ns (51.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.453     0.872    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y45         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.267    31.733    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 30.861    

Slack (MET) :             30.864ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y43         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 30.864    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.492     0.948    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y41         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.992ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.851%)  route 0.459ns (50.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.459     0.915    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X37Y45         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)       -0.093    31.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 30.992    

Slack (MET) :             31.013ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.436     0.892    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X33Y48         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 31.013    





---------------------------------------------------------------------------------------------------
From Clock:  clk37out
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       25.805ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.805ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.819%)  route 0.633ns (60.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.633     1.052    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y46         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.270    26.857    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         26.857    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 25.805    

Slack (MET) :             25.831ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.695%)  route 0.611ns (59.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.611     1.030    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y46         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.266    26.861    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         26.861    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 25.831    

Slack (MET) :             25.946ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.734%)  route 0.497ns (54.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.497     0.916    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y46         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.265    26.862    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 25.946    

Slack (MET) :             25.974ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.114%)  route 0.602ns (56.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X39Y43         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 25.974    

Slack (MET) :             25.975ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.044%)  route 0.603ns (56.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.603     1.059    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X38Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.093    27.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         27.034    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 25.975    

Slack (MET) :             25.975ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.130%)  route 0.601ns (56.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.601     1.057    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X41Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 25.975    

Slack (MET) :             25.995ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.464%)  route 0.446ns (51.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.446     0.865    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.267    26.860    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         26.860    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 25.995    

Slack (MET) :             26.006ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.853ns  (logic 0.419ns (49.092%)  route 0.434ns (50.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.434     0.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.268    26.859    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         26.859    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 26.006    

Slack (MET) :             26.125ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.288%)  route 0.451ns (49.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.451     0.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X38Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 26.125    

Slack (MET) :             26.135ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.857%)  route 0.441ns (49.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.441     0.897    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X39Y46         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 26.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk37out
  To Clock:  clk37out

Setup :            0  Failing Endpoints,  Worst Slack       21.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.839ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.456ns (9.808%)  route 4.193ns (90.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.949ns = ( 36.075 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.193    14.238    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X15Y29         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.431    36.075    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y29         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.445    36.520    
                         clock uncertainty           -0.039    36.482    
    SLICE_X15Y29         FDCE (Recov_fdce_C_CLR)     -0.405    36.077    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         36.077    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                 21.839    

Slack (MET) :             22.337ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.456ns (10.797%)  route 3.767ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.949ns = ( 36.075 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.767    13.812    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X16Y28         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.431    36.075    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y28         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.517    36.592    
                         clock uncertainty           -0.039    36.554    
    SLICE_X16Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.149    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                 22.337    

Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.456ns (10.808%)  route 3.763ns (89.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.949ns = ( 36.075 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.763    13.808    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X17Y28         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.431    36.075    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y28         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.517    36.592    
                         clock uncertainty           -0.039    36.554    
    SLICE_X17Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.149    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.449ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.456ns (11.056%)  route 3.668ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 36.088 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.668    13.713    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y37         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.444    36.088    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y37         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                         clock pessimism              0.517    36.605    
                         clock uncertainty           -0.039    36.567    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    36.162    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         36.162    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                 22.449    

Slack (MET) :             22.553ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.456ns (11.356%)  route 3.559ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.957ns = ( 36.083 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.559    13.604    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X23Y36         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.439    36.083    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y36         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.517    36.600    
                         clock uncertainty           -0.039    36.562    
    SLICE_X23Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.157    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         36.157    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                 22.553    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.456ns (11.643%)  route 3.461ns (88.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 36.085 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.461    13.505    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.441    36.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.517    36.602    
                         clock uncertainty           -0.039    36.564    
    SLICE_X29Y33         FDCE (Recov_fdce_C_CLR)     -0.405    36.159    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         36.159    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.757ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.456ns (11.975%)  route 3.352ns (88.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.954ns = ( 36.080 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.352    13.397    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X23Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.436    36.080    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism              0.517    36.597    
                         clock uncertainty           -0.039    36.559    
    SLICE_X23Y32         FDCE (Recov_fdce_C_CLR)     -0.405    36.154    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         36.154    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                 22.757    

Slack (MET) :             22.761ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.456ns (11.997%)  route 3.345ns (88.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.951ns = ( 36.077 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.345    13.390    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X17Y31         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.433    36.077    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.517    36.594    
                         clock uncertainty           -0.039    36.556    
    SLICE_X17Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.151    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.151    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                 22.761    

Slack (MET) :             22.761ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.456ns (11.997%)  route 3.345ns (88.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.951ns = ( 36.077 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.345    13.390    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X17Y31         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.433    36.077    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.517    36.594    
                         clock uncertainty           -0.039    36.556    
    SLICE_X17Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.151    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         36.151    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                 22.761    

Slack (MET) :             22.761ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.456ns (11.997%)  route 3.345ns (88.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.951ns = ( 36.077 - 27.127 ) 
    Source Clock Delay      (SCD):    9.589ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.634     9.589    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.456    10.045 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.345    13.390    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X17Y31         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        1.433    36.077    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y31         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.517    36.594    
                         clock uncertainty           -0.039    36.556    
    SLICE_X17Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.151    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         36.151    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                 22.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.592     2.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y42         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDPE (Prop_fdpe_C_Q)         0.128     3.062 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     3.181    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y43         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.864     3.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.849     2.951    
    SLICE_X41Y43         FDCE (Remov_fdce_C_CLR)     -0.146     2.805    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.592     2.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y42         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDPE (Prop_fdpe_C_Q)         0.128     3.062 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     3.181    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y43         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.864     3.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.849     2.951    
    SLICE_X41Y43         FDCE (Remov_fdce_C_CLR)     -0.146     2.805    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.592     2.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y42         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDPE (Prop_fdpe_C_Q)         0.128     3.062 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     3.181    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y43         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.864     3.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.849     2.951    
    SLICE_X41Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     2.802    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.530%)  route 0.411ns (74.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.411     3.488    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X41Y44         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.864     3.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X41Y44         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism             -0.849     2.951    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.092     2.859    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.932%)  route 0.425ns (75.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.425     3.501    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y37         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.860     3.796    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y37         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism             -0.849     2.947    
    SLICE_X38Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.855    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.117%)  route 0.560ns (79.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.560     3.636    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X37Y43         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.863     3.799    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X37Y43         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism             -0.828     2.971    
    SLICE_X37Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.879    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.117%)  route 0.560ns (79.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.560     3.636    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X37Y43         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.863     3.799    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X37Y43         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism             -0.828     2.971    
    SLICE_X37Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.879    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.414%)  route 0.585ns (80.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.585     3.662    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y44         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.864     3.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y44         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                         clock pessimism             -0.849     2.951    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     2.859    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.858%)  route 0.649ns (82.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.649     3.725    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y45         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.864     3.800    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y45         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism             -0.849     2.951    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     2.859    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.422%)  route 0.668ns (82.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.593     2.935    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y43         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.141     3.076 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.668     3.745    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y37         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5747, routed)        0.859     3.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y37         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                         clock pessimism             -0.828     2.967    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.875    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       29.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.755ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.518ns (29.310%)  route 1.249ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 36.838 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.249     7.074    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y46         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.516    36.838    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y46         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.431    37.270    
                         clock uncertainty           -0.035    37.234    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    36.829    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 29.755    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.518ns (31.719%)  route 1.115ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 36.839 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.115     6.940    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y47         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.517    36.839    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.431    37.271    
                         clock uncertainty           -0.035    37.235    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.830    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.518ns (31.719%)  route 1.115ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 36.839 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.115     6.940    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y47         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.517    36.839    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.431    37.271    
                         clock uncertainty           -0.035    37.235    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.830    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.518ns (31.719%)  route 1.115ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 36.839 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.825 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.115     6.940    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X41Y47         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.517    36.839    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.431    37.271    
                         clock uncertainty           -0.035    37.235    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.830    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                 29.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.898    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.898    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.121     1.898    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.894    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.894    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.894    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.894    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.528%)  route 0.355ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.845 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.355     2.199    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X36Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.894    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.650%)  route 0.212ns (56.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.212     2.124    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X36Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.574     1.764    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.697    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.650%)  route 0.212ns (56.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.212     2.124    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X36Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/C
                         clock pessimism             -0.574     1.764    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.697    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.427    





