/*
 * regs_srammc2plb4.h
 *
 *  Created on: May 4, 2018
 *      Author: d.arsentiev
 */

#ifndef REGS_SRAMMC2PLB4_H_
#define REGS_SRAMMC2PLB4_H_

/* next values from sys_ctrl.v ALTCR_PGM */
#define SRAMMC2PLB4_0_SB0CR_RESET_VAL	0xFFFC098F
#define SRAMMC2PLB4_0_SB1CR_RESET_VAL	0xFFFD098F
#define SRAMMC2PLB4_0_SB2CR_RESET_VAL	0xFFFE098F
#define SRAMMC2PLB4_0_SB3CR_RESET_VAL	0xFFFF098F

#define SRAMMC2PLB4_1_SB0CR_RESET_VAL	0x00040980
#define SRAMMC2PLB4_1_SB1CR_RESET_VAL	0x00050980
#define SRAMMC2PLB4_1_SB2CR_RESET_VAL	0x00060980
#define SRAMMC2PLB4_1_SB3CR_RESET_VAL	0x00070980


#endif /* REGS_SRAMMC2PLB4_H_ */
