// Seed: 1209005415
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  reg id_6;
  assign id_6 = 1;
  initial begin : LABEL_0
    if (1 == 1 || id_6) begin : LABEL_0
      assert (1);
      id_4 <= id_2;
      $display(id_1);
      id_6 = #id_7 1;
    end
    assign id_4 = 1 & id_1;
    id_4 = #id_8 1;
  end
endmodule
