[1] Alaa R Alameldeen and David A Wood. 2003. Variability in architectural simulations of multi-threaded workloads. In International Symposium On High Performance Computer Architecture (HPCA).

[2] Arvind, Nirav Dave, and Michael Katelman. 2008. Getting formal verification
into design flow. In International Symposium on Formal Methods.

[3] Luiz André Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas
Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, and Ben Verghese. 2000. Piranha: A scalable architecture based on single-chip multiprocessing.
In ACM SIGARCH Computer Architecture News.

[4] Jesse G. Beu, Jason A. Poovey, Eric R. Hein, and Thomas M. Conte. 2013. Highspeed formal verification of heterogeneous coherence hierarchies. In International
Symposium On High Performance Computer Architecture (HPCA).
Designing Parametrically Verifiable Hierarchical Coherence Protocols

[5] Jesse G. Beu, Michael C. Rosier, and Thomas M. Conte. 2011. Manager-client
pairing: A framework for implementing coherence hierarchies. In International
Symposium on Microarchitecture (MICRO).

[6] Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The
PARSEC benchmark suite: Characterization and architectural implications. In
International Conference on Parallel Architectures and Compilation Techniques
(PACT).

[7] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali
Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh
Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark
Hill, and David Wood. 2011. The gem5 simulator. ACM SIGARCH Computer
Architecture News 39, 2.

[8] Henry Burkhardt, Steven Frank, Bruce Knobe, and James Rothnie. 1992. Overview
of the KSR1 computer system. Technical Report KSR-TR-9202001, Kendall Square
Research, Boston.

[9] Alan Charlesworth. 2001. The Sun Fireplane system interconnect. In ACM/AEEE
Supercomputing Conference.

[10] Ching-Tsun Chou, Phanindra K. Mannava, and Seungjoon Park. 2004. A simple
method for parameterized verification of cache coherence protocols. In International Conference on Formal Methods in Computer-Aided Design (FMCAD).

[11] Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha Zaidi. 2013.
Invariants for finite instances and beyond. In International Conference on Formal
Methods in Computer-Aided Design (FMCAD).

[12] Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha ZaAédi.
2012. Cubicle: A parallel SMT-based model checker for parameterized systems.
In International Conference on Computer-Aided Verification (CAV).

[13] Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha ZaAédi.
2012. German’s Protocol. http://cubicle.lrifr/examples/german.cte.cub.html.

[14] Pat Conway, Nathan Kalyanasundharam, Gregg Donley, Kevin Lepak, and Bill
Hughes. 2010. Cache hierarchy and memory subsystem of the AMD Opteron
processor. IEEE Micro.

[15] David L Dill, Andreas J Drexler, Alan J Hu, and C Han Yang. 1992. Protocol
Verification as a Hardware Design Aid. In International Conference on Computer
Design (ICCD).

[16] Silvio Ghilardi and Silvio Ranise. 2010. MCMT: A model checker modulo theories.
In International Joint Conference on Automated Reasoning (IFCAR).

[17] Simcha Gochman, Ronny Ronen, Ittai Anati, Ariel Berkovits, Tsvika Kurts, Alon
Naveh, Ali Saeed, Zeev Sperber, and Robert C Valentine. 2003. The Intel Pentium
M Processor: Microarchitecture and Performance. Intel Technology Journal 7, 2.

[18] Gary Gostin, Jean-Francois Collard, and Kirby Collins. 2005. The architecture of
the HP Superdome shared-memory multiprocessor. In International Conference
on Supercomputing (ICS).

[19] Erik Hagersten and Michael Koster. 1999. WildFire: A scalable path for SMPs. In
International Symposium On High Performance Computer Architecture (HPCA).

[20] Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Carmean, Alan
Kyker, and Patrice Roussel. 2001. The microarchitecture of the Pentium® 4
processor. In Intel Technology Journal.

[21] Edya Ladan-Mozes and Charles E Leiserson. 2008. A consistency architecture
for hierarchical shared caches. In Symposium on Parallelism in Algorithms and
Architectures (SPAA).

[22] Daniel Lenoski, James Laudon, Kourosh Gharachorloo, W-D Weber, Anoop Gupta,
John Hennessy, Mark Horowitz, and Monica S. Lam. 1992. The Stanford DASH
multiprocessor. Computer 25, 3.

[23] Milo MK Martin, Mark D Hill, and Daniel J Sorin. 2012. Why on-chip cache
coherence is here to stay. Commun. ACM 55, 7.

[24] Opeoluwa Matthews, Jesse Bingham, and Daniel Sorin. 2016. Verifiable Hierar
chical Protocols with Network Invariants on Parametric Systems. In International

Conference on Formal Methods in Computer-Aided Design (FMCAD).

[25] Opeoluwa Matthews, Meng Zhang, and Daniel J Sorin. 2014. Scalably verifiable

dynamic power management. In International Symposium on High Performance

Computer Architecture (HPCA).

[26] Seungjoon Park, Satyaki Das, and David L. Dill. 2000. Automatic checking of
aggregation abstractions through state enumeration. In Computer-Aided Design
of Integrated Circuits and Systems.

[27] Alberto Ros, Mahdad Davari, and Stefanos Kaxiras. 2015. Hierarchical private/shared classification: The key to simple and efficient coherence for clustered
cache hierarchies. In International Symposium On High Performance Computer
Architecture (HPCA),

[28] Larry Seiler, Doug Carmean, Eric Sprangle, Tom Forsyth, Michael Abrash, Pradeep
Dubey, Stephen Junkins, Adam Lake, Jeremy Sugerman, Robert Cavin, Roger
Espasa, Ed Grochowski, Toni Juan, and Pat Hanrahan. 2008. Larrabee: a manycore x86 architecture for visual computing. In ACM Transactions on Graphics
(TOG).

[29] Balaram Sinharoy, Ronald N Kalla, Joel M Tendler, Richard J Eickemeyer, and
Jody B Joyner. 2005. POWERS system microarchitecture. IBM Journal of Research
and Development 49, 4.5.

[30] Daniel J Sorin, Mark D Hill, and David A Wood. 2011. A primer on memory
consistency and cache coherence. Synthesis Lectures on Computer Architecture

[31] Daniel J Sorin, Opeoluwa Matthews, and Meng Zhang. 2014. Architecting dynamic power management to be formally verifiable. In Design Automation Conference (DAC).

[32] Murali Talupur and Mark R. Tuttle. 2008. Going with the Flow: Parameterized
Verification Using Message Flows. In International Conference on Formal Methods
in Computer-Aided Design (FMCAD).

[33] Joel M Tendler, J Steve Dodson, JS Fields, Hung Le, and Balaram Sinharoy. 2002.
POWERS system microarchitecture. IBM Journal of Research and Development
46, 1.

[34] Muralidaran Vijayaraghavan. 2016. Modular verification of hardware systems.
Ph.D. Dissertation. Massachusetts Institute of Technology.

[35] Muralidaran Vijayaraghavan, Adam Chlipala, and Nirav Dave. 2015. Modu
lar deductive verification of multiprocessor hardware designs. In International

Conference on Computer Aided Verification (CAV).

[36] Gwendolyn Voskuilen and TN Vijaykumar. 2014. Fractal++: Closing the perfor
mance gap between fractal and conventional coherence. In International Sympo
sium on Computer Architecture (ISCA).

[37] Gwendolyn Voskuilen and T. N. Vijaykumar. 2014. High-performance Fractal

Coherence. In International Conference on Architectural Support for Programming

Languages and Operating Systems (ASPLOS).

[38] Deborah A Wallach. 1992. PHD: A hierarchical cache coherent protocol. Ph.D.
Dissertation. Massachusetts Institute of Technology.

[39] Andrew W Wilson Jr. 1987. Hierarchical cache/bus architecture for shared
memory multiprocessors. In International Symposium on Computer Architecture
(ISCA).

[40] Meng Zhang, Jesse D. Bingham, John Erickson, and Daniel J. Sorin. 2014. PVCoherence: Designing flat coherence protocols for scalable verification. In International
Symposium On High Performance Computer Architecture (HPCA).

[41] Meng Zhang, Alvin R. Lebeck, and Daniel J. Sorin. 2010. Fractal coherence: Scalably verifiable cache coherence. In International Symposium on Microarchitecture
(MICRO).