- en: <!--yml
  id: totrans-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: 类别：未分类
- en: 'date: 2024-09-06 19:40:38'
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 日期：2024-09-06 19:40:38
- en: -->
  id: totrans-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: '[2303.10508] Unraveling the Integration of Deep Machine Learning in FPGA CAD
    Flow: A Concise Survey and Future Insights'
  id: totrans-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: '[2303.10508] 揭示深度机器学习在FPGA CAD流程中的集成：简要调查与未来见解'
- en: 来源：[https://ar5iv.labs.arxiv.org/html/2303.10508](https://ar5iv.labs.arxiv.org/html/2303.10508)
  id: totrans-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://ar5iv.labs.arxiv.org/html/2303.10508](https://ar5iv.labs.arxiv.org/html/2303.10508)
- en: 'Unraveling the Integration of Deep Machine Learning in FPGA CAD Flow: A Concise
    Survey and Future Insights'
  id: totrans-6
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 揭示深度机器学习在FPGA CAD流程中的集成：简要调查与未来见解
- en: Behnam Ghavami, Lesley Shannon Simon Fraser University, Burnaby, BC, Canada
  id: totrans-7
  prefs: []
  type: TYPE_NORMAL
  zh: Behnam Ghavami, Lesley Shannon 西蒙弗雷泽大学，加拿大不列颠哥伦比亚省本拿比
- en: 'Emails: {behnam_ghavami, lesley_shannon}@sfu.ca'
  id: totrans-8
  prefs: []
  type: TYPE_NORMAL
  zh: 邮件：{behnam_ghavami, lesley_shannon}@sfu.ca
- en: Abstract
  id: totrans-9
  prefs:
  - PREF_H6
  type: TYPE_NORMAL
  zh: 摘要
- en: This paper presents an overview of the integration of deep machine learning
    (DL) in FPGA CAD design flow, focusing on high-level and logic synthesis, placement,
    and routing. Our analysis identifies key research areas that require more attention
    in FPGA CAD design, including the development of open-source benchmarks optimized
    for end-to-end machine learning experiences and the potential of knowledge-sharing
    among researchers and industry practitioners to incorporate more intelligence
    in FPGA CAD decision-making steps. By providing insights into the integration
    of deep machine learning in FPGA CAD flow, this paper aims to inform future research
    directions in this exciting and rapidly evolving field.
  id: totrans-10
  prefs: []
  type: TYPE_NORMAL
  zh: 本文概述了深度机器学习（DL）在FPGA CAD设计流程中的集成，重点关注高层次和逻辑综合、布局和布线。我们的分析识别了FPGA CAD设计中需要更多关注的关键研究领域，包括开发优化的开源基准测试，以便进行端到端的机器学习体验，以及研究人员和行业从业者之间知识共享的潜力，以在FPGA
    CAD决策步骤中融入更多智能。通过提供对深度机器学习在FPGA CAD流程中集成的见解，本文旨在为这一令人兴奋且快速发展的领域的未来研究方向提供信息。
- en: I Introduction
  id: totrans-11
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 一、引言
- en: Field-Programmable Gate Arrays (FPGAs) have become an integral component of
    modern digital systems, including healthcare devices, autonomous vehicles, and
    datacenters. The design process of these systems is a complex and time-consuming
    task that involves a significant investment of time and resources. Computer-Aided
    Design (CAD) tools play a crucial role in ensuring the quality and efficiency
    of the resulting FPGA-based systems.
  id: totrans-12
  prefs: []
  type: TYPE_NORMAL
  zh: 现场可编程门阵列（FPGAs）已成为现代数字系统的重要组成部分，包括医疗设备、自动驾驶汽车和数据中心。这些系统的设计过程是一项复杂且耗时的任务，涉及大量时间和资源的投入。计算机辅助设计（CAD）工具在确保FPGA基础系统的质量和效率方面发挥着关键作用。
- en: CAD tools for FPGA design, including high-level synthesis, logic synthesis,
    placement, and routing algorithms, are used to convert a high-level hardware description
    into a bitstream representation. The quality of these algorithms significantly
    impacts the performance and power of the resulting digital systems. However, designing
    high-quality CAD tools for FPGA design is challenging due to the complexity of
    the problem and the large number of design variables.
  id: totrans-13
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA设计中的CAD工具，包括高层次综合、逻辑综合、布局和布线算法，用于将高层次的硬件描述转换为比特流表示。这些算法的质量对结果数字系统的性能和功耗有着显著影响。然而，由于问题的复杂性和大量的设计变量，为FPGA设计开发高质量的CAD工具是具有挑战性的。
- en: Deep Machine learning (ML) techniques have shown great potential to enhance
    the efficiency and effectiveness of FPGA CAD algorithms. ML algorithms can optimize
    design parameters, predict design outcomes, and accelerate the design process.
    The integration of DL techniques into FPGA CAD flow design has the potential to
    revolutionize the way FPGA-based systems are designed and implemented.
  id: totrans-14
  prefs: []
  type: TYPE_NORMAL
  zh: 深度机器学习（ML）技术在提高FPGA CAD算法的效率和效果方面显示出巨大潜力。ML算法可以优化设计参数、预测设计结果，并加速设计过程。将DL技术集成到FPGA
    CAD流程设计中，有可能彻底改变FPGA基础系统的设计和实现方式。
- en: This paper offers an overview of the latest deep machine learning (DL)-oriented
    efforts in various FPGA CAD design steps, including high-level and logic synthesis,
    placement, and routing. The focus is on machine learning-based CAD tasks, and
    we identify crucial research areas that require more attention in CAD design.
    Specifically, we emphasize the need for developing open-source benchmarks optimized
    for an end-to-end machine learning experience. As a result, this paper serves
    as a valuable resource for researchers and industry professionals interested in
    comprehending the benefits and challenges of integrating machine learning in FPGA
    CAD flow design.
  id: totrans-15
  prefs: []
  type: TYPE_NORMAL
  zh: 本文概述了最新的深度机器学习（DL）相关努力在各种FPGA CAD设计步骤中的应用，包括高层次综合和逻辑综合、放置和布线。重点关注基于机器学习的CAD任务，并识别出在CAD设计中需要更多关注的关键研究领域。特别是，我们强调了开发针对端到端机器学习体验优化的开源基准的需求。因此，本文为希望了解将机器学习集成到FPGA
    CAD流程设计中的好处和挑战的研究人员和行业专业人士提供了有价值的资源。
- en: II Traditional FPGA CAD Flow
  id: totrans-16
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: II 传统FPGA CAD流程
- en: 'The main steps of the FPGA CAD flow include:'
  id: totrans-17
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA CAD流程的主要步骤包括：
- en: •
  id: totrans-18
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Design Entry: This step involves capturing the design in a HDL such as Verilog
    or VHDL, or in a high-level representation like C.'
  id: totrans-19
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 设计输入：这一步涉及将设计捕捉在HDL中，如Verilog或VHDL，或在高层次表示中如C。
- en: •
  id: totrans-20
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Synthesis and Optimization: In this step, the HDL design is converted into
    a netlist of gates and registers. The synthesis tool analyzes the design and generates
    a logic circuit that performs the same function. The synthesized circuit is optimized
    to improve its performance, reduce its area, and minimize its power consumption.
    Optimization can be performed at different levels of abstraction, such as gate-level
    optimization or high-level synthesis.'
  id: totrans-21
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 综合与优化：在这一步中，HDL设计被转换为门和寄存器的网表。综合工具分析设计并生成执行相同功能的逻辑电路。合成电路经过优化以提高性能，减少面积，并最小化功耗。优化可以在不同的抽象层次上进行，如门级优化或高层次综合。
- en: •
  id: totrans-22
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Packing and Placement: The packing step involves grouping the placed logic
    elements into more compact groups called logic clusters. These logic clusters
    are then mapped onto physical regions of the FPGA called logic blocks or configurable
    logic blocks (CLBs). Placement is the process of assigning the logical elements
    of the design to physical locations on the FPGA. The placement tool ensures that
    the placement of the elements satisfies the timing constraints of the design.'
  id: totrans-23
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 打包与放置：打包步骤涉及将放置的逻辑元素分组到称为逻辑簇的更紧凑的组中。这些逻辑簇随后被映射到FPGA上的物理区域，称为逻辑块或可配置逻辑块（CLBs）。放置是将设计的逻辑元素分配到FPGA上的物理位置的过程。放置工具确保元素的放置满足设计的时间约束。
- en: •
  id: totrans-24
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Routing: Routing is the process of establishing connections between the logical
    elements on the FPGA by using routing resources such as switching boxes and routing
    channels. The routing tool determines the best path for the connections and ensures
    that they meet the timing requirements of the design.'
  id: totrans-25
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 布线：布线是通过使用如开关盒和布线通道等布线资源在FPGA上建立逻辑元素之间连接的过程。布线工具确定连接的最佳路径，并确保其满足设计的时间要求。
- en: •
  id: totrans-26
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Bitstream Generation: The final step is to generate a bitstream that can be
    programmed onto the FPGA.'
  id: totrans-27
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 位流生成：最终步骤是生成可以编程到FPGA上的位流。
- en: 'II-A Enhancing FPGA CAD Flow with DL Models: Required Steps'
  id: totrans-28
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: II-A 使用DL模型优化FPGA CAD流程：所需步骤
- en: 'DL uses neural networks with multiple layers to learn patterns and relationships
    within data, can be utilized in FPGA CAD flow. DL algorithms can identify complex
    patterns and relationships within vast amounts of data, potentially resulting
    in better-performing designs and reduced design cycle times. To enhance the FPGA
    CAD flow using DL models, the following steps are required:'
  id: totrans-29
  prefs: []
  type: TYPE_NORMAL
  zh: DL使用具有多层的神经网络来学习数据中的模式和关系，可以应用于FPGA CAD流程。DL算法可以识别大量数据中的复杂模式和关系，从而可能产生性能更好的设计，并缩短设计周期。为了利用DL模型优化FPGA
    CAD流程，需要以下步骤：
- en: •
  id: totrans-30
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Dataset creation: A large dataset of FPGA designs and their corresponding placement
    and routing results must be created. This dataset can be used to train and validate
    the DL models.'
  id: totrans-31
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 数据集创建：必须创建一个包含FPGA设计及其对应的放置和布线结果的大型数据集。该数据集可以用于训练和验证DL模型。
- en: •
  id: totrans-32
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Feature extraction: Relevant features must be extracted from the FPGA designs,
    such as the location of logic blocks, routing resources, timing constraints, and
    power constraints.'
  id: totrans-33
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 特征提取：必须从 FPGA 设计中提取相关特征，例如逻辑块的位置、布线资源、时序约束和功率约束。
- en: •
  id: totrans-34
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Model selection: Various DL models can be evaluated and compared on the dataset
    to identify the best-performing model for the FPGA CAD flow.'
  id: totrans-35
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 模型选择：可以在数据集上评估和比较各种深度学习模型，以确定适用于 FPGA 计算机辅助设计流程的最佳模型。
- en: •
  id: totrans-36
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Model training: The selected DL model must be trained on the dataset using
    appropriate training and validation techniques, such as cross-validation or early
    stopping.'
  id: totrans-37
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 模型训练：所选择的深度学习模型必须在数据集上使用适当的训练和验证技术进行训练，如交叉验证或提前停止。
- en: •
  id: totrans-38
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: •
- en: 'Model integration: The trained DL model must be integrated into the FPGA CAD
    flow and evaluated on a test dataset to assess its accuracy and speed.'
  id: totrans-39
  prefs:
  - PREF_IND
  type: TYPE_NORMAL
  zh: 模型集成：训练好的深度学习模型必须集成到 FPGA 计算机辅助设计流程中，并在测试数据集上进行评估，以评估其准确性和速度。
- en: The integration of DL models into the FPGA CAD flow has the potential to significantly
    improve the efficiency and quality of FPGA design, making it an exciting area
    of research for the FPGA community.
  id: totrans-40
  prefs: []
  type: TYPE_NORMAL
  zh: 将深度学习模型集成到 FPGA 计算机辅助设计流程中有可能显著提高 FPGA 设计的效率和质量，使其成为 FPGA 社区一个令人兴奋的研究领域。
- en: 'III FPGA Design Flow through Machine Learning: from HDL Elaboration to Bitstream
    Generation'
  id: totrans-41
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: III 通过机器学习的 FPGA 设计流程：从 HDL 展开到比特流生成
- en: In this section, we will review recent advances in DL-based FPGA CAD techniques
    and discuss their potential impact on FPGA design flow.
  id: totrans-42
  prefs: []
  type: TYPE_NORMAL
  zh: 在这一部分，我们将回顾基于深度学习的 FPGA 计算机辅助设计技术的最新进展，并讨论它们对 FPGA 设计流程的潜在影响。
- en: III-A HDL Generation
  id: totrans-43
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: III-A HDL 生成
- en: There are research that explore the use of DL for the analysis and optimization
    of HDLs. . One approach is to use Convolutional Neural Networks (CNNs) for HDL
    code classification and identification of code errors, as demonstrated in [[1](#bib.bib1)][[2](#bib.bib2)].
    A hybrid approach that combines both RNNs and CNNs has been proposed by Xia et
    al. [[3](#bib.bib3)] for automatic HDL code generation. These approaches have
    shown promising results in improving the efficiency and accuracy of HDL design
    and have the potential to enhance the overall FPGA design process.
  id: totrans-44
  prefs: []
  type: TYPE_NORMAL
  zh: 有研究探讨了使用深度学习进行 HDL 的分析和优化。其中一种方法是使用卷积神经网络（CNN）进行 HDL 代码分类和代码错误识别，如 [[1](#bib.bib1)][[2](#bib.bib2)]
    所示。Xia 等人提出了一种结合 RNN 和 CNN 的混合方法 [[3](#bib.bib3)]，用于自动 HDL 代码生成。这些方法在提高 HDL 设计的效率和准确性方面显示出了有希望的结果，并有潜力增强整体
    FPGA 设计过程。
- en: III-B Synthesis
  id: totrans-45
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: III-B 综合
- en: FPGA design flow involves High-Level Synthesis (HLS) and logic synthesis stages,
    where HLS synthesis generates an RTL (Register Transfer Level) description from
    a high-level language, while logic synthesis converts an RTL design into a gate-level
    netlist. Recently, researchers have explored the use of DL techniques to improve
    both HLS and logic synthesis, resulting in promising outcomes.
  id: totrans-46
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA 设计流程包括高级综合（HLS）和逻辑综合阶段，其中 HLS 综合从高级语言生成 RTL（寄存器传输级）描述，而逻辑综合将 RTL 设计转换为门级网表。最近，研究人员探索了使用深度学习技术来改进
    HLS 和逻辑综合，取得了有希望的成果。
- en: III-B1 RTL Synthesis
  id: totrans-47
  prefs:
  - PREF_H4
  type: TYPE_NORMAL
  zh: III-B1 RTL 综合
- en: In FPGA synthesis, the slow timing of runs can pose a significant challenge,
    with modern designs requiring days of runtime. To address this challenge, Yanghua
    combines the predictions of multiple classification algorithms, resulting in improved
    predictive accuracy of InTime, an automated timing plugin for Xilinx and Altera
    CAD tools [[4](#bib.bib4)].
  id: totrans-48
  prefs: []
  type: TYPE_NORMAL
  zh: 在 FPGA 综合中，运行的缓慢时序可能会成为一个重要挑战，现代设计需要几天的运行时间。为了应对这一挑战，杨华结合了多种分类算法的预测，从而提高了 InTime
    的预测准确性，这是一种针对 Xilinx 和 Altera 计算机辅助设计工具的自动时序插件 [[4](#bib.bib4)]。
- en: III-B2 HL Synthesis
  id: totrans-49
  prefs:
  - PREF_H4
  type: TYPE_NORMAL
  zh: III-B2 高级综合
- en: In recent years, deep learning (DL) algorithms have been widely utilized in
    high-level synthesis (HLS) to optimize performance in terms of resource and time
    usage. One approach is to leverage graph neural networks (GNN) to incorporate
    structural information among operations in a data-flow graph, improving the accuracy
    of operation delay estimation [[5](#bib.bib5)]. Congestion estimation is another
    important aspect of HLS optimization, and Zhao et al. [[6](#bib.bib6)] have used
    gradient boosted regression tree (GBRT) to predict routing congestion during HLS.
    In addition, Makrani [[7](#bib.bib7)] has modeled time optimization as a regression
    problem and used DL to evaluate the clock frequency of the HLS tool’s output code.
    In [[8](#bib.bib8)], the authors proposed a methodology to address the challenge
    of the availability of open-source HLS designs for training and prediction of
    DL models. They present a methodology for generating diverse designs with various
    variations from a single design, resulting in a dataset of synthesizable FPGA
    HLS designs.
  id: totrans-50
  prefs: []
  type: TYPE_NORMAL
  zh: 近年来，深度学习（DL）算法在高层次综合（HLS）中得到了广泛应用，以优化资源和时间使用方面的性能。一种方法是利用图神经网络（GNN）来整合数据流图中操作之间的结构信息，从而提高操作延迟估计的准确性[[5](#bib.bib5)]。拥堵估计是HLS优化的另一个重要方面，赵等人[[6](#bib.bib6)]使用了梯度提升回归树（GBRT）来预测HLS中的路由拥堵。此外，Makrani[[7](#bib.bib7)]将时间优化建模为回归问题，并利用DL评估HLS工具输出代码的时钟频率。在[[8](#bib.bib8)]中，作者提出了一种方法来解决用于训练和预测DL模型的开源HLS设计的可用性挑战。他们提出了一种从单一设计生成多样化设计的方法，从而生成了一组可综合的FPGA
    HLS设计数据集。
- en: III-C Placement
  id: totrans-51
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: III-C 布局
- en: To achieve accurate congestion and routability evaluations, several ML techniques
    have been used. [[9](#bib.bib9)] used CNN model for predicting the routability
    of a circuit based on its placement. Al-Hyari [[10](#bib.bib10)] introduces a
    congestion estimation framework that includes two machine-learning models for
    placement prediction. The model is used to determine whether it is possible to
    route a placement solution without the overhead of a conventional router. The
    first model, MLCong, identifies key features to accurately estimate congestion
    during placement. The second model, MLRoute, utilizes these features to predict
    the routability of a placed circuit based on congestion maps generated by MLCong.
    Martin [[11](#bib.bib11)] proposes a set of simple DL models and ensembles to
    accurately predict the routability of placement solutions. Three ensemble methods
    based on Bagging, Boosting, and Stack of classifiers are introduced to improve
    the accuracy and robustness of the models. Esmaeili et. al. [[12](#bib.bib12)]
    presented a method for reducing runtime in the Detailed Placement (DP) optimization
    step of FPGA design flow using Reinforcement Learning (RL) while maintaining Quality-of-Result
    (QoR). The goal of DP is to refine the global placement to improve the routing
    step success. Three RL models, based on Tabular Q-Learning, Deep Q-Learning, and
    Actor-Critic, are proposed and evaluated for their effectiveness in reducing DP
    runtimes. Results demonstrate the potential for significant reduction in runtime
    without sacrificing QoR. Murray et al. [[13](#bib.bib13)] presented RLPlace, a
    new simulated annealing (SA)-based FPGA placer that combines reinforcement learning
    (RL) with targeted perturbations to optimize wirelength and timing. By using directed
    moves, the proposed method explores the solution space more effectively than traditional
    random moves while preventing oscillation in the Quality of Results (QoR). RL
    is utilized to dynamically select the most effective move types during optimization.
    Rajarathnam et. al. [[14](#bib.bib14)] presented DREAMPlaceFPGA, an open-source
    FPGA placement framework that is accelerated and built using the PyTorch deep-learning
    toolkit. It handles FPGA resource heterogeneity and architecture-specific legality
    constraints using optimized operators and provides a high-level programming interface
    in Python.
  id: totrans-52
  prefs: []
  type: TYPE_NORMAL
  zh: 为了实现准确的拥塞和可路由性评估，已经使用了几种机器学习技术。[[9](#bib.bib9)] 使用了 CNN 模型来预测电路在其放置基础上的可路由性。Al-Hyari
    [[10](#bib.bib10)] 提出了一个包括两个机器学习模型的拥塞估计框架，用于放置预测。该模型用于确定是否可以在没有传统路由器开销的情况下路由一个放置解决方案。第一个模型
    MLCong 识别关键特征，以准确估计放置过程中的拥塞。第二个模型 MLRoute 利用这些特征来根据 MLCong 生成的拥塞图预测已放置电路的可路由性。Martin
    [[11](#bib.bib11)] 提出了一个简单的深度学习模型和集成模型，用于准确预测放置解决方案的可路由性。引入了基于 Bagging、Boosting
    和分类器堆叠的三种集成方法，以提高模型的准确性和鲁棒性。Esmaeili 等 [[12](#bib.bib12)] 提出了一种在 FPGA 设计流程的详细放置
    (DP) 优化步骤中使用强化学习 (RL) 减少运行时间的方法，同时保持结果质量 (QoR)。DP 的目标是优化全局放置，以提高路由步骤的成功率。提出并评估了三种基于表格
    Q 学习、深度 Q 学习和演员-评论家方法的 RL 模型，以减少 DP 运行时间。结果表明，在不牺牲 QoR 的情况下，有可能显著减少运行时间。Murray
    等 [[13](#bib.bib13)] 提出了 RLPlace，一种新的基于模拟退火 (SA) 的 FPGA 放置器，结合了强化学习 (RL) 和有针对性的扰动，以优化线路长度和时序。通过使用定向移动，所提出的方法比传统的随机移动更有效地探索解决方案空间，同时防止了结果质量
    (QoR) 的振荡。在优化过程中，RL 被用于动态选择最有效的移动类型。Rajarathnam 等 [[14](#bib.bib14)] 提出了 DREAMPlaceFPGA，一个开源
    FPGA 放置框架，使用 PyTorch 深度学习工具包加速构建。它通过优化操作符处理 FPGA 资源异质性和架构特定的合法性约束，并提供了 Python
    的高级编程接口。
- en: III-D Routing
  id: totrans-53
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: III-D 路由
- en: Farooq [[15](#bib.bib15)] proposed a reinforcement learning (RL)-based approach
    to the routing problem by transforming the classical routing iterative process
    into the training process of RL. The proposed method utilizes a greedy approach
    and customized reward functions to speed up the routing step while maintaining
    similar or better quality of results (QoR) compared to conventional congestion-driven
    routing solutions based on negotiation. Ghavami et al. [[16](#bib.bib16)] proposed
    MAPLE, a tool that enables aging-aware static timing analysis of FPGA design after
    routing using DL models. MAPLE efficiently models the aging-induced delay degradation
    at the basic block level using DNNs. The framework accurately predicts the relation
    between delay degradation and comprehensive aging factors by training one DNN
    model for each FPGA block type.
  id: totrans-54
  prefs: []
  type: TYPE_NORMAL
  zh: Farooq [[15](#bib.bib15)] 提出了一种基于强化学习（RL）的路由问题解决方法，通过将经典的路由迭代过程转化为RL的训练过程。该方法采用贪婪策略和定制化奖励函数，以加速路由步骤，同时保持与传统基于协商的拥堵驱动路由解决方案相似或更好的结果质量（QoR）。Ghavami
    等人 [[16](#bib.bib16)] 提出了 MAPLE，这是一种在路由后利用深度学习（DL）模型进行 FPGA 设计的老化感知静态时序分析的工具。MAPLE
    使用深度神经网络（DNN）有效建模基本模块层面上因老化引起的延迟退化。该框架通过为每种 FPGA 块类型训练一个 DNN 模型，准确预测延迟退化与综合老化因素之间的关系。
- en: 'IV Future Roadmap:'
  id: totrans-55
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: IV 未来路线图：
- en: Revolutionizing FPGA Design Flow
  id: totrans-56
  prefs: []
  type: TYPE_NORMAL
  zh: 改革 FPGA 设计流程
- en: DL has been increasingly applied in various stages of the FPGA design flow to
    enhance performance and efficiency. One of the ideal applications of DL is in
    generating bitstreams directly from high-level descriptions, eliminating the need
    for traditional synthesis and place-and-route tools. With this approach, designers
    can quickly evaluate and optimize designs at the high-level, significantly reducing
    design iterations and accelerating the overall design process. This approach has
    the potential to revolutionize the FPGA design flow, making it faster and more
    accessible to designers with a wide range of expertise. By leveraging the power
    of DL in the FPGA CAD flow, designers can unlock new possibilities and achieve
    higher performance and lower power consumption for their designs.
  id: totrans-57
  prefs: []
  type: TYPE_NORMAL
  zh: 深度学习（DL）在 FPGA 设计流程的各个阶段中应用越来越广泛，以提升性能和效率。DL 的一个理想应用是在从高级描述直接生成比特流，省去了传统的综合和布图工具。采用这种方法，设计师可以快速评估和优化设计，在高层次上显著减少设计迭代，加速整体设计过程。这种方法有潜力彻底改变
    FPGA 设计流程，使其更快且对具有不同专业背景的设计师更为可及。通过在 FPGA CAD 流程中利用 DL 的强大功能，设计师可以解锁新的可能性，实现更高的性能和更低的功耗。
- en: IV-A Potential DL Models
  id: totrans-58
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: IV-A 潜在的深度学习模型
- en: There are several types of DL models that could be suitable for this future
    roadmap of generating bitstreams directly from high-level descriptions. One approach
    is to use DL models, such as convolutional neural networks (CNNs), recurrent neural
    networks (RNNs), or transformers, which have shown success in natural language
    processing and image recognition tasks. These models can be adapted to process
    high-level descriptions of FPGA designs and generate corresponding bitstreams.
    Another approach is to use reinforcement learning (RL) models, which learn from
    trial-and-error interactions with the FPGA design environment to generate optimal
    bitstreams. RL models can potentially adapt to different design objectives and
    constraints, such as performance, power consumption, and area, and optimize the
    design accordingly. Generating bitstreams directly from high-level descriptions
    is a challenging task, as it requires a high level of abstraction. This is where
    large DL models can be useful. Large DL models are capable of learning complex
    patterns and relationships from vast amounts of data, making them well-suited
    for generating bitstreams directly from high-level descriptions. In addition,
    Federated Learning (FL) is an approach for collaborative learning across multiple
    devices that can be applied to the process of generating FPGA bitstreams directly
    from high-level descriptions. In this approach, individual devices generate candidate
    bitstreams and share their results with a central server to generate a final optimized
    FPGA bitstream. However, implementing FL for this application poses some challenges,
    including ensuring the privacy and security of the shared data between the devices
    and the central server.
  id: totrans-59
  prefs: []
  type: TYPE_NORMAL
  zh: 有几种类型的深度学习（DL）模型可能适合未来的直接从高级描述生成比特流的路线图。其中一种方法是使用深度学习模型，如卷积神经网络（CNNs）、递归神经网络（RNNs）或变换器（transformers），这些模型在自然语言处理和图像识别任务中已经取得了成功。这些模型可以调整以处理FPGA设计的高级描述并生成相应的比特流。另一种方法是使用强化学习（RL）模型，这些模型通过与FPGA设计环境进行试错互动来生成最佳比特流。强化学习模型有可能适应不同的设计目标和约束，如性能、功耗和面积，并相应地优化设计。直接从高级描述生成比特流是一项具有挑战性的任务，因为它需要较高的抽象水平。这就是大型深度学习模型可以发挥作用的地方。大型深度学习模型能够从大量数据中学习复杂的模式和关系，使其非常适合直接从高级描述生成比特流。此外，联邦学习（FL）是一种跨多个设备进行协作学习的方法，可以应用于从高级描述直接生成FPGA比特流的过程。在这种方法中，单个设备生成候选比特流，并将其结果与中央服务器共享，以生成最终的优化FPGA比特流。然而，针对这一应用实施联邦学习面临一些挑战，包括确保设备与中央服务器之间共享数据的隐私和安全。
- en: IV-B Challenges
  id: totrans-60
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: IV-B 挑战
- en: Developing a DL-based FPGA CAD flow for generating bitstreams directly from
    high-level descriptions presents several challenges that need to be addressed.
    One significant challenge is the need for large amounts of high-quality training
    data to effectively train the machine learning models. The quality and diversity
    of the training data can directly impact the performance and accuracy of the models.
    Data availability is also a significant challenge in developing DL models for
    FPGA CAD flow, as collecting and curating this data can be a time-consuming and
    expensive process. Ensuring the interpretability of the DL models is another concern,
    as designers need to understand how the models generate the bitstreams and ensure
    they meet the design objectives and constraints. Finally, there is a need for
    collaboration and knowledge-sharing among researchers and industry practitioners
    to develop and evaluate the effectiveness DL-based FPGA CAD flows. Addressing
    these challenges will be crucial in realizing the potential benefits of this future
    roadmap for FPGA design.
  id: totrans-61
  prefs: []
  type: TYPE_NORMAL
  zh: 开发基于深度学习的FPGA CAD流程，以直接从高级描述生成比特流，面临着需要解决的若干挑战。其中一个重大挑战是需要大量高质量的训练数据来有效地训练机器学习模型。训练数据的质量和多样性可以直接影响模型的性能和准确性。数据可用性也是开发深度学习模型用于FPGA
    CAD流程中的一个重要挑战，因为收集和整理这些数据可能是一个耗时且昂贵的过程。确保深度学习模型的可解释性也是一个问题，因为设计人员需要了解模型如何生成比特流，并确保它们符合设计目标和约束。最后，需要研究人员和行业从业者之间的合作与知识共享，以开发和评估基于深度学习的FPGA
    CAD流程。解决这些挑战对于实现这一未来FPGA设计路线图的潜在收益至关重要。
- en: V Conclusion
  id: totrans-62
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: V 结论
- en: Artificial intelligence in FPGA EDA design is expected to be the next major
    trend, with major tool vendors and semiconductor companies already making efforts
    to utilize this technology. The integration of deep machine learning (DL) techniques
    at various stages of the FPGA design flow has the potential to significantly enhance
    the efficiency, performance, and accessibility of FPGA design. Researchers have
    explored the use of DL models to improve the FPGA design flow, from HDL elaboration
    to bitstream generation. These models can assist in optimizing design parameters,
    and improving the accuracy and speed of placement and routing.
  id: totrans-63
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA EDA 设计中的人工智能被期待成为下一个主要趋势，主要工具供应商和半导体公司已经在努力利用这项技术。在 FPGA 设计流程的各个阶段集成深度机器学习（DL）技术，有可能显著提升
    FPGA 设计的效率、性能和可及性。研究人员探讨了使用 DL 模型来改善 FPGA 设计流程，从 HDL elaboration 到 bitstream 生成。这些模型可以帮助优化设计参数，提高布置和路由的准确性和速度。
- en: References
  id: totrans-64
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 参考文献
- en: '[1] J. Yang, X. Zhang, J. He, and Y. Sun, “Hdl-cnn: A deep learning-based approach
    for synthesisable verilog code generation,” *IEEE Transactions on Computer-Aided
    Design of Integrated Circuits and Systems*, vol. 37, no. 12, pp. 3127–3137, 2018.'
  id: totrans-65
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[1] J. Yang, X. Zhang, J. He, 和 Y. Sun, “Hdl-cnn: 基于深度学习的可综合 Verilog 代码生成方法，”
    *IEEE 计算机辅助设计集成电路与系统汇刊*，第37卷，第12期，第3127–3137页，2018年。'
- en: '[2] L. Tan, X. Song, X. Wu, and X. Wang, “Hdl code error detection based on
    a deep learning approach,” *IEEE Transactions on Circuits and Systems II: Express
    Briefs*, vol. 66, no. 4, pp. 544–548, 2019.'
  id: totrans-66
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[2] L. Tan, X. Song, X. Wu, 和 X. Wang, “基于深度学习方法的 HDL 代码错误检测，” *IEEE 电路与系统
    II: 快速简报*，第66卷，第4期，第544–548页，2019年。'
- en: '[3] Y. Xia, Y. Cai, Y. Zhu, H. Chen, and W. Liu, “Hdlnet: A hybrid approach
    for automatic hdl code generation,” *IEEE Transactions on Computer-Aided Design
    of Integrated Circuits and Systems*, vol. 40, no. 9, pp. 1966–1978, 2021.'
  id: totrans-67
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[3] Y. Xia, Y. Cai, Y. Zhu, H. Chen, 和 W. Liu, “Hdlnet: 一种用于自动 HDL 代码生成的混合方法，”
    *IEEE 计算机辅助设计集成电路与系统汇刊*，第40卷，第9期，第1966–1978页，2021年。'
- en: '[4] Q. Yanghua, C. Adaikkala Raj, H. Ng, K. Teo, and N. Kapre, “Case for design-specific
    machine learning in timing closure of fpga designs,” in *Proceedings of the 2016
    ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, 2016, pp.
    169–172.'
  id: totrans-68
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[4] Q. Yanghua, C. Adaikkala Raj, H. Ng, K. Teo, 和 N. Kapre, “针对 FPGA 设计时序收敛的设计特定机器学习方法的案例研究，”
    在 *2016 年 ACM/SIGDA 现场可编程门阵列国际研讨会论文集*，2016年，第169–172页。'
- en: '[5] E. Ustun, C. Deng, D. Pal, Z. Li, and Z. Zhang, “Accurate operation delay
    prediction for fpga hls using graph neural networks,” in *Proceedings of the 39th
    International Conference on Computer-Aided Design*, 2020, pp. 1–9.'
  id: totrans-69
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[5] E. Ustun, C. Deng, D. Pal, Z. Li, 和 Z. Zhang, “使用图神经网络进行 FPGA 高级综合的准确操作延迟预测，”
    在 *第39届国际计算机辅助设计会议论文集*，2020年，第1–9页。'
- en: '[6] J. Zhao, T. Liang, S. Sinha, and W. Zhang, “Machine learning based routing
    congestion prediction in fpga high-level synthesis,” in *2019 Design, Automation
    & Test in Europe Conference & Exhibition (DATE)*, 2019, pp. 1130–1135.'
  id: totrans-70
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[6] J. Zhao, T. Liang, S. Sinha, 和 W. Zhang, “基于机器学习的 FPGA 高级综合路由拥塞预测，” 在 *2019
    欧洲设计、自动化与测试会议暨展览会（DATE）*，2019年，第1130–1135页。'
- en: '[7] H. M. Makrani, F. Farahmand, H. Sayadi, S. Bondi, S. M. P. Dinakarrao,
    H. Homayoun, and S. Rafatirad, “Pyramid: Machine learning framework to estimate
    the optimal timing and resource usage of a high-level synthesis design,” in *2019
    29th International Conference on Field Programmable Logic and Applications (FPL)*.   IEEE,
    2019, pp. 397–403.'
  id: totrans-71
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[7] H. M. Makrani, F. Farahmand, H. Sayadi, S. Bondi, S. M. P. Dinakarrao,
    H. Homayoun, 和 S. Rafatirad, “Pyramid: 估计高级综合设计的最佳时序和资源使用的机器学习框架，” 在 *2019 第29届国际现场可编程逻辑与应用会议（FPL）*。
    IEEE, 2019年，第397–403页。'
- en: '[8] P. Goswami, M. Shahshahani, and D. Bhatia, “Mlsbench: A benchmark set for
    machine learning based fpga hls design flows,” in *2022 IEEE 13th Latin America
    Symposium on Circuits and System (LASCAS)*, 2022, pp. 1–4.'
  id: totrans-72
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[8] P. Goswami, M. Shahshahani, 和 D. Bhatia, “Mlsbench: 一个用于机器学习的 FPGA 高级综合设计流程的基准集合，”
    在 *2022 IEEE 第13届拉丁美洲电路与系统研讨会（LASCAS）*，2022年，第1–4页。'
- en: '[9] A. Al-Hyari, H. Szentimrey, A. Shamli, T. Martin, G. Grewal, and S. Areibi,
    “A deep learning framework to predict routability for fpga circuit placement,”
    *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, vol. 14,
    no. 3, pp. 1–28, 2021.'
  id: totrans-73
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[9] A. Al-Hyari, H. Szentimrey, A. Shamli, T. Martin, G. Grewal, 和 S. Areibi,
    “一个预测 FPGA 电路布置可路由性的深度学习框架，” *ACM 可重构技术与系统汇刊（TRETS）*，第14卷，第3期，第1–28页，2021年。'
- en: '[10] A. Al-Hyari, Z. Abuowaimer, T. Martin, G. Gréwal, S. Areibi, and A. Vannelli,
    “Novel congestion-estimation and routability-prediction methods based on machine
    learning for modern fpgas,” *ACM Transactions on Reconfigurable Technology and
    Systems (TRETS)*, vol. 12, no. 3, pp. 1–25, 2019.'
  id: totrans-74
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[10] A. Al-Hyari, Z. Abuowaimer, T. Martin, G. Gréwal, S. Areibi, 和 A. Vannelli,
    “基于机器学习的现代FPGA新型拥塞估计和可路由性预测方法，” *ACM可重构技术与系统汇刊（TRETS）*，第12卷，第3期，第1–25页，2019年。'
- en: '[11] T. Martin, S. Areibi, and G. Gréwal, “Effective machine-learning models
    for predicting routability during fpga placement,” in *2021 ACM/IEEE 3rd Workshop
    on Machine Learning for CAD (MLCAD)*.   IEEE, 2021, pp. 1–6.'
  id: totrans-75
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[11] T. Martin, S. Areibi, 和 G. Gréwal, “用于预测FPGA放置过程中可路由性的有效机器学习模型，” 载于 *2021年ACM/IEEE第三届计算机辅助设计（CAD）机器学习研讨会（MLCAD）*。IEEE，2021年，第1–6页。'
- en: '[12] P. Esmaeili, T. Martin, S. Areibi, and G. Grewal, “Guiding fpga detailed
    placement via reinforcement learning,” in *2022 IFIP/IEEE 30th International Conference
    on Very Large Scale Integration (VLSI-SoC)*.   IEEE, 2022, pp. 1–6.'
  id: totrans-76
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[12] P. Esmaeili, T. Martin, S. Areibi, 和 G. Grewal, “通过强化学习指导FPGA详细放置，” 载于
    *2022年IFIP/IEEE第30届国际超大规模集成电路会议（VLSI-SoC）*。IEEE，2022年，第1–6页。'
- en: '[13] M. A. Elgammal, K. E. Murray, and V. Betz, “Rlplace: Using reinforcement
    learning and smart perturbations to optimize fpga placement,” *IEEE Transactions
    on Computer-Aided Design of Integrated Circuits and Systems*, vol. 41, no. 8,
    pp. 2532–2545, 2021.'
  id: totrans-77
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[13] M. A. Elgammal, K. E. Murray, 和 V. Betz, “Rlplace: 使用强化学习和智能扰动优化FPGA放置，”
    *IEEE集成电路和系统计算机辅助设计汇刊*，第41卷，第8期，第2532–2545页，2021年。'
- en: '[14] R. S. Rajarathnam, M. B. Alawieh, Z. Jiang, M. Iyer, and D. Z. Pan, “Dreamplacefpga:
    An open-source analytical placer for large scale heterogeneous fpgas using deep-learning
    toolkit,” in *2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)*.   IEEE,
    2022, pp. 300–306.'
  id: totrans-78
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[14] R. S. Rajarathnam, M. B. Alawieh, Z. Jiang, M. Iyer, 和 D. Z. Pan, “Dreamplacefpga:
    一个开源的分析放置工具，用于大规模异构FPGA，基于深度学习工具包，” 载于 *2022年第27届亚洲和南太平洋设计自动化会议（ASP-DAC）*。IEEE，2022年，第300–306页。'
- en: '[15] I. Baig and U. Farooq, “Efficient detailed routing for fpga back-end flow
    using reinforcement learning,” *Electronics*, vol. 11, no. 14, p. 2240, 2022.'
  id: totrans-79
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[15] I. Baig 和 U. Farooq, “使用强化学习进行FPGA后端流程的高效详细路由，” *电子学*，第11卷，第14期，第2240页，2022年。'
- en: '[16] B. Ghavami, M. Ibrahimipour, Z. Fang, and L. Shannon, “Maple: A machine
    learning based aging-aware fpga architecture exploration framework,” in *2021
    31st International Conference on Field-Programmable Logic and Applications (FPL)*,
    2021, pp. 369–373.'
  id: totrans-80
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
  zh: '[16] B. Ghavami, M. Ibrahimipour, Z. Fang, 和 L. Shannon, “Maple: 基于机器学习的老化感知FPGA架构探索框架，”
    载于 *2021年第31届国际现场可编程逻辑与应用会议（FPL）*，2021年，第369–373页。'
