Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 25 22:23:13 2021
| Host         : Barry-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_timing_summary_routed.rpt -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 308 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crash_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__11/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__15/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__16/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__17/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__18/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__19/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__20/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__21/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[0]_rep__9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__11/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__15/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__16/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__17/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__18/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__19/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__20/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__21/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__22/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__23/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[1]_rep__9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__11/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__15/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__16/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__17/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__18/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__19/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__20/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__21/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__22/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__23/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[2]_rep__9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__11/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__15/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__16/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__17/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__18/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__19/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__20/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__21/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__22/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__23/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__24/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[3]_rep__9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 709 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                  222        0.138        0.000                      0                  222        3.000        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK1_GEN_INST/inst/clk_in    {0.000 5.000}      10.000          100.000         
  clk_40m_clk_wiz_100m_40m   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_100m_40m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK1_GEN_INST/inst/clk_in                                                                                                                                                      3.000        0.000                       0                     1  
  clk_40m_clk_wiz_100m_40m         3.664        0.000                      0                  201        0.138        0.000                      0                  201       12.000        0.000                       0                   196  
  clkfbout_clk_wiz_100m_40m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_40m_clk_wiz_100m_40m  clk_40m_clk_wiz_100m_40m        0.246        0.000                      0                   21       13.222        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK1_GEN_INST/inst/clk_in
  To Clock:  CLK1_GEN_INST/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1_GEN_INST/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK1_GEN_INST/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40m_clk_wiz_100m_40m
  To Clock:  clk_40m_clk_wiz_100m_40m

Setup :            0  Failing Endpoints,  Worst Slack        3.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[2]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 2.114ns (24.394%)  route 6.552ns (75.606%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.291     4.521    bird_inst/Q[2]
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.296     4.817 r  bird_inst/data[10]_C_i_17/O
                         net (fo=1, routed)           0.599     5.416    bird_inst/data[10]_C_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.923 r  bird_inst/data_reg[10]_C_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.923    bird_inst/data_reg[10]_C_i_8_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.194 f  bird_inst/data_reg[10]_C_i_5/CO[0]
                         net (fo=1, routed)           0.958     7.151    data36_in
    SLICE_X34Y139        LUT6 (Prop_lut6_I1_O)        0.373     7.524 r  data[10]_C_i_3/O
                         net (fo=7, routed)           0.942     8.467    obstacles/x_cnt_reg[7]
    SLICE_X39Y141        LUT4 (Prop_lut4_I3_O)        0.124     8.591 f  obstacles/data[8]_C_i_2/O
                         net (fo=2, routed)           0.586     9.177    obstacles/data[8]_C_i_2_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I1_O)        0.124     9.301 r  obstacles/data[2]_C_i_1/O
                         net (fo=2, routed)           1.177    10.477    obstacles_n_45
    SLICE_X38Y155        FDPE                                         r  data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X38Y155        FDPE                                         r  data_reg[2]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X38Y155        FDPE (Setup_fdpe_C_D)       -0.040    14.141    data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[11]_C/D
                            (falling edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 2.157ns (25.002%)  route 6.470ns (74.998%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.470     4.700    obstacles/y_cnt_reg[9][2]
    SLICE_X35Y135        LUT4 (Prop_lut4_I0_O)        0.296     4.996 r  obstacles/data[11]_C_i_103/O
                         net (fo=1, routed)           0.000     4.996    obstacles/data[11]_C_i_103_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.546 r  obstacles/data_reg[11]_C_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.546    obstacles/data_reg[11]_C_i_31_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.817 f  obstacles/data_reg[11]_C_i_10/CO[0]
                         net (fo=4, routed)           1.155     6.972    obstacles/data35_in
    SLICE_X39Y138        LUT5 (Prop_lut5_I1_O)        0.373     7.345 f  obstacles/data[11]_C_i_6/O
                         net (fo=9, routed)           1.167     8.513    obstacles/data[11]_C_i_6_n_0
    SLICE_X37Y141        LUT3 (Prop_lut3_I2_O)        0.124     8.637 f  obstacles/data[11]_C_i_3/O
                         net (fo=1, routed)           0.403     9.040    obstacles/data[11]_C_i_3_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     9.164 r  obstacles/data[11]_C_i_1/O
                         net (fo=2, routed)           1.275    10.439    obstacles_n_42
    SLICE_X40Y156        FDCE                                         r  data_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X40Y156        FDCE                                         r  data_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X40Y156        FDCE (Setup_fdce_C_D)       -0.078    14.103    data_reg[11]_C
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[6]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 2.117ns (24.654%)  route 6.470ns (75.346%))
  Logic Levels:           6  (CARRY4=2 LUT5=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.608     4.839    obstacles/y_cnt_reg[9][2]
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.296     5.135 r  obstacles/data[11]_C_i_149/O
                         net (fo=1, routed)           0.000     5.135    obstacles/data[11]_C_i_149_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.668 r  obstacles/data_reg[11]_C_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.668    obstacles/data_reg[11]_C_i_54_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.922 r  obstacles/data_reg[11]_C_i_15/CO[0]
                         net (fo=5, routed)           1.087     7.008    obstacles/data33_in
    SLICE_X36Y140        LUT5 (Prop_lut5_I1_O)        0.367     7.375 r  obstacles/data[11]_C_i_5/O
                         net (fo=8, routed)           1.003     8.379    obstacles/data[11]_C_i_5_n_0
    SLICE_X37Y141        LUT5 (Prop_lut5_I1_O)        0.124     8.503 f  obstacles/data[10]_C_i_1/O
                         net (fo=4, routed)           0.321     8.824    obstacles/data_reg[10]_C
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  obstacles/data[6]_C_i_1/O
                         net (fo=2, routed)           1.451    10.398    obstacles_n_49
    SLICE_X40Y155        FDPE                                         r  data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X40Y155        FDPE                                         r  data_reg[6]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X40Y155        FDPE (Setup_fdpe_C_D)       -0.055    14.126    data_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[9]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 2.157ns (25.206%)  route 6.401ns (74.794%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.470     4.700    obstacles/y_cnt_reg[9][2]
    SLICE_X35Y135        LUT4 (Prop_lut4_I0_O)        0.296     4.996 r  obstacles/data[11]_C_i_103/O
                         net (fo=1, routed)           0.000     4.996    obstacles/data[11]_C_i_103_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.546 r  obstacles/data_reg[11]_C_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.546    obstacles/data_reg[11]_C_i_31_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.817 f  obstacles/data_reg[11]_C_i_10/CO[0]
                         net (fo=4, routed)           1.155     6.972    obstacles/data35_in
    SLICE_X39Y138        LUT5 (Prop_lut5_I1_O)        0.373     7.345 f  obstacles/data[11]_C_i_6/O
                         net (fo=9, routed)           1.165     8.511    obstacles/data[11]_C_i_6_n_0
    SLICE_X37Y141        LUT4 (Prop_lut4_I2_O)        0.124     8.635 r  obstacles/data[9]_C_i_2/O
                         net (fo=2, routed)           0.441     9.076    obstacles/data[9]_C_i_2_n_0
    SLICE_X38Y141        LUT4 (Prop_lut4_I0_O)        0.124     9.200 r  obstacles/data[9]_C_i_1/O
                         net (fo=2, routed)           1.169    10.369    obstacles_n_43
    SLICE_X41Y155        FDPE                                         r  data_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X41Y155        FDPE                                         r  data_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X41Y155        FDPE (Setup_fdpe_C_D)       -0.078    14.103    data_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[2]_C/D
                            (falling edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.114ns (24.822%)  route 6.403ns (75.178%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 14.184 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.291     4.521    bird_inst/Q[2]
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.296     4.817 r  bird_inst/data[10]_C_i_17/O
                         net (fo=1, routed)           0.599     5.416    bird_inst/data[10]_C_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.923 r  bird_inst/data_reg[10]_C_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.923    bird_inst/data_reg[10]_C_i_8_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.194 f  bird_inst/data_reg[10]_C_i_5/CO[0]
                         net (fo=1, routed)           0.958     7.151    data36_in
    SLICE_X34Y139        LUT6 (Prop_lut6_I1_O)        0.373     7.524 r  data[10]_C_i_3/O
                         net (fo=7, routed)           0.942     8.467    obstacles/x_cnt_reg[7]
    SLICE_X39Y141        LUT4 (Prop_lut4_I3_O)        0.124     8.591 f  obstacles/data[8]_C_i_2/O
                         net (fo=2, routed)           0.586     9.177    obstacles/data[8]_C_i_2_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I1_O)        0.124     9.301 r  obstacles/data[2]_C_i_1/O
                         net (fo=2, routed)           1.027    10.328    obstacles_n_45
    SLICE_X37Y155        FDCE                                         r  data_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.681    14.184    clk_40M
    SLICE_X37Y155        FDCE                                         r  data_reg[2]_C/C  (IS_INVERTED)
                         clock pessimism              0.102    14.286    
                         clock uncertainty           -0.087    14.199    
    SLICE_X37Y155        FDCE (Setup_fdce_C_D)       -0.055    14.144    data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[11]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 2.157ns (25.553%)  route 6.284ns (74.447%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.470     4.700    obstacles/y_cnt_reg[9][2]
    SLICE_X35Y135        LUT4 (Prop_lut4_I0_O)        0.296     4.996 r  obstacles/data[11]_C_i_103/O
                         net (fo=1, routed)           0.000     4.996    obstacles/data[11]_C_i_103_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.546 r  obstacles/data_reg[11]_C_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.546    obstacles/data_reg[11]_C_i_31_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.817 f  obstacles/data_reg[11]_C_i_10/CO[0]
                         net (fo=4, routed)           1.155     6.972    obstacles/data35_in
    SLICE_X39Y138        LUT5 (Prop_lut5_I1_O)        0.373     7.345 f  obstacles/data[11]_C_i_6/O
                         net (fo=9, routed)           1.167     8.513    obstacles/data[11]_C_i_6_n_0
    SLICE_X37Y141        LUT3 (Prop_lut3_I2_O)        0.124     8.637 f  obstacles/data[11]_C_i_3/O
                         net (fo=1, routed)           0.403     9.040    obstacles/data[11]_C_i_3_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     9.164 r  obstacles/data[11]_C_i_1/O
                         net (fo=2, routed)           1.089    10.253    obstacles_n_42
    SLICE_X38Y156        FDPE                                         r  data_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X38Y156        FDPE                                         r  data_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X38Y156        FDPE (Setup_fdpe_C_D)       -0.040    14.141    data_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[4]_C/D
                            (falling edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 2.157ns (25.721%)  route 6.229ns (74.279%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.470     4.700    obstacles/y_cnt_reg[9][2]
    SLICE_X35Y135        LUT4 (Prop_lut4_I0_O)        0.296     4.996 r  obstacles/data[11]_C_i_103/O
                         net (fo=1, routed)           0.000     4.996    obstacles/data[11]_C_i_103_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.546 r  obstacles/data_reg[11]_C_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.546    obstacles/data_reg[11]_C_i_31_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.817 f  obstacles/data_reg[11]_C_i_10/CO[0]
                         net (fo=4, routed)           1.155     6.972    obstacles/data35_in
    SLICE_X39Y138        LUT5 (Prop_lut5_I1_O)        0.373     7.345 f  obstacles/data[11]_C_i_6/O
                         net (fo=9, routed)           1.165     8.511    obstacles/data[11]_C_i_6_n_0
    SLICE_X37Y141        LUT4 (Prop_lut4_I2_O)        0.124     8.635 r  obstacles/data[9]_C_i_2/O
                         net (fo=2, routed)           0.445     9.080    obstacles/data[9]_C_i_2_n_0
    SLICE_X38Y141        LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  obstacles/data[4]_C_i_1/O
                         net (fo=2, routed)           0.994    10.198    obstacles_n_40
    SLICE_X39Y155        FDCE                                         r  data_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[4]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Setup_fdce_C_D)       -0.090    14.091    data_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[8]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.114ns (25.157%)  route 6.289ns (74.843%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.291     4.521    bird_inst/Q[2]
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.296     4.817 r  bird_inst/data[10]_C_i_17/O
                         net (fo=1, routed)           0.599     5.416    bird_inst/data[10]_C_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.923 r  bird_inst/data_reg[10]_C_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.923    bird_inst/data_reg[10]_C_i_8_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.194 r  bird_inst/data_reg[10]_C_i_5/CO[0]
                         net (fo=1, routed)           0.958     7.151    data36_in
    SLICE_X34Y139        LUT6 (Prop_lut6_I1_O)        0.373     7.524 f  data[10]_C_i_3/O
                         net (fo=7, routed)           0.942     8.467    obstacles/x_cnt_reg[7]
    SLICE_X39Y141        LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  obstacles/data[8]_C_i_2/O
                         net (fo=2, routed)           0.275     8.866    obstacles/data[8]_C_i_2_n_0
    SLICE_X39Y141        LUT4 (Prop_lut4_I2_O)        0.124     8.990 r  obstacles/data[8]_C_i_1/O
                         net (fo=2, routed)           1.225    10.215    obstacles_n_46
    SLICE_X41Y155        FDPE                                         r  data_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X41Y155        FDPE                                         r  data_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X41Y155        FDPE (Setup_fdpe_C_D)       -0.064    14.117    data_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[4]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 2.157ns (25.602%)  route 6.268ns (74.398%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDRE                                         r  y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.419     2.230 r  y_cnt_reg[2]/Q
                         net (fo=42, routed)          2.470     4.700    obstacles/y_cnt_reg[9][2]
    SLICE_X35Y135        LUT4 (Prop_lut4_I0_O)        0.296     4.996 r  obstacles/data[11]_C_i_103/O
                         net (fo=1, routed)           0.000     4.996    obstacles/data[11]_C_i_103_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.546 r  obstacles/data_reg[11]_C_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.546    obstacles/data_reg[11]_C_i_31_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.817 f  obstacles/data_reg[11]_C_i_10/CO[0]
                         net (fo=4, routed)           1.155     6.972    obstacles/data35_in
    SLICE_X39Y138        LUT5 (Prop_lut5_I1_O)        0.373     7.345 f  obstacles/data[11]_C_i_6/O
                         net (fo=9, routed)           1.165     8.511    obstacles/data[11]_C_i_6_n_0
    SLICE_X37Y141        LUT4 (Prop_lut4_I2_O)        0.124     8.635 r  obstacles/data[9]_C_i_2/O
                         net (fo=2, routed)           0.445     9.080    obstacles/data[9]_C_i_2_n_0
    SLICE_X38Y141        LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  obstacles/data[4]_C_i_1/O
                         net (fo=2, routed)           1.033    10.237    obstacles_n_40
    SLICE_X38Y155        FDPE                                         r  data_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X38Y155        FDPE                                         r  data_reg[4]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X38Y155        FDPE (Setup_fdpe_C_D)       -0.023    14.158    data_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 x_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[5]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 1.713ns (20.476%)  route 6.653ns (79.524%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 14.184 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X35Y153        FDRE                                         r  x_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.456     2.267 r  x_cnt_reg[6]/Q
                         net (fo=35, routed)          2.783     5.050    obstacles/x_cnt_reg[10][6]
    SLICE_X40Y139        LUT6 (Prop_lut6_I3_O)        0.124     5.174 r  obstacles/data[9]_C_i_32/O
                         net (fo=1, routed)           0.476     5.650    obstacles/data[9]_C_i_32_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.046 r  obstacles/data_reg[9]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.046    obstacles/data_reg[9]_C_i_11_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.203 f  obstacles/data_reg[9]_C_i_6/CO[1]
                         net (fo=2, routed)           0.984     7.187    obstacles/data410_in
    SLICE_X37Y140        LUT6 (Prop_lut6_I2_O)        0.332     7.519 r  obstacles/data[4]_C_i_2/O
                         net (fo=2, routed)           0.590     8.109    obstacles/data[4]_C_i_2_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I4_O)        0.124     8.233 f  obstacles/data[5]_C_i_2/O
                         net (fo=1, routed)           0.154     8.387    obstacles/data[5]_C_i_2_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I5_O)        0.124     8.511 r  obstacles/data[5]_C_i_1/O
                         net (fo=2, routed)           1.666    10.177    obstacles_n_41
    SLICE_X35Y155        FDPE                                         r  data_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.681    14.184    clk_40M
    SLICE_X35Y155        FDPE                                         r  data_reg[5]_P/C  (IS_INVERTED)
                         clock pessimism              0.102    14.286    
                         clock uncertainty           -0.087    14.199    
    SLICE_X35Y155        FDPE (Setup_fdpe_C_D)       -0.055    14.144    data_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  3.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 x_cnt_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_cnt_reg[2]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.678%)  route 0.308ns (62.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.561     0.563    clk_40M
    SLICE_X51Y146        FDRE                                         r  x_cnt_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  x_cnt_reg[1]_rep__5/Q
                         net (fo=122, routed)         0.308     1.011    x_cnt_reg[1]_rep__5_n_0
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.045     1.056 r  x_cnt[2]_rep_i_1__16/O
                         net (fo=1, routed)           0.000     1.056    x_cnt[2]_rep_i_1__16_n_0
    SLICE_X52Y147        FDRE                                         r  x_cnt_reg[2]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830     0.832    clk_40M
    SLICE_X52Y147        FDRE                                         r  x_cnt_reg[2]_rep__16/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y147        FDRE (Hold_fdre_C_D)         0.091     0.919    x_cnt_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 x_cnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_cnt_reg[2]_rep__21/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.879%)  route 0.159ns (46.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562     0.564    clk_40M
    SLICE_X48Y145        FDRE                                         r  x_cnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  x_cnt_reg[1]_rep/Q
                         net (fo=122, routed)         0.159     0.864    x_cnt_reg[1]_rep_n_0
    SLICE_X50Y145        LUT3 (Prop_lut3_I1_O)        0.045     0.909 r  x_cnt[2]_rep_i_1__21/O
                         net (fo=1, routed)           0.000     0.909    x_cnt[2]_rep_i_1__21_n_0
    SLICE_X50Y145        FDRE                                         r  x_cnt_reg[2]_rep__21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831     0.832    clk_40M
    SLICE_X50Y145        FDRE                                         r  x_cnt_reg[2]_rep__21/C
                         clock pessimism             -0.234     0.599    
    SLICE_X50Y145        FDRE (Hold_fdre_C_D)         0.120     0.719    x_cnt_reg[2]_rep__21
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_cnt_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.843%)  route 0.459ns (71.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.567     0.569    clk_40M
    SLICE_X33Y143        FDRE                                         r  x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  x_cnt_reg[2]/Q
                         net (fo=115, routed)         0.459     1.169    x_cnt_reg_n_0_[2]
    SLICE_X35Y157        LUT4 (Prop_lut4_I1_O)        0.045     1.214 r  x_cnt[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.214    x_cnt[3]_rep_i_1__0_n_0
    SLICE_X35Y157        FDRE                                         r  x_cnt_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922     0.924    clk_40M
    SLICE_X35Y157        FDRE                                         r  x_cnt_reg[3]_rep__0/C
                         clock pessimism             -0.005     0.919    
    SLICE_X35Y157        FDRE (Hold_fdre_C_D)         0.092     1.011    x_cnt_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_cnt_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_cnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.136%)  route 0.411ns (68.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.561     0.563    clk_40M
    SLICE_X51Y146        FDRE                                         r  x_cnt_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  x_cnt_reg[1]_rep__5/Q
                         net (fo=122, routed)         0.411     1.115    x_cnt_reg[1]_rep__5_n_0
    SLICE_X54Y149        LUT3 (Prop_lut3_I1_O)        0.045     1.160 r  x_cnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.160    x_cnt[2]_rep_i_1_n_0
    SLICE_X54Y149        FDRE                                         r  x_cnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.830     0.832    clk_40M
    SLICE_X54Y149        FDRE                                         r  x_cnt_reg[2]_rep/C
                         clock pessimism             -0.005     0.827    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.121     0.948    x_cnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 score_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            best_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.011%)  route 0.134ns (44.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.600     0.602    clk_40M
    SLICE_X2Y103         FDCE                                         r  score_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.766 r  score_reg_reg[6]/Q
                         net (fo=6, routed)           0.134     0.900    score_reg_reg[6]
    SLICE_X1Y103         FDCE                                         r  best_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.872     0.874    clk_40M
    SLICE_X1Y103         FDCE                                         r  best_reg_reg[6]/C
                         clock pessimism             -0.257     0.618    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.070     0.688    best_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            best_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.727%)  route 0.136ns (45.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.600     0.602    clk_40M
    SLICE_X2Y104         FDCE                                         r  score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     0.766 r  score_reg_reg[1]/Q
                         net (fo=10, routed)          0.136     0.901    score_reg_reg[1]
    SLICE_X0Y103         FDCE                                         r  best_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.872     0.874    clk_40M
    SLICE_X0Y103         FDCE                                         r  best_reg_reg[1]/C
                         clock pessimism             -0.257     0.618    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.070     0.688    best_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 score_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            score_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.549%)  route 0.161ns (43.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.600     0.602    clk_40M
    SLICE_X2Y104         FDCE                                         r  score_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     0.766 r  score_reg_reg[0]/Q
                         net (fo=11, routed)          0.161     0.926    score_reg_reg[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  score_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.971    plusOp[5]
    SLICE_X2Y103         FDCE                                         r  score_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.872     0.874    clk_40M
    SLICE_X2Y103         FDCE                                         r  score_reg_reg[5]/C
                         clock pessimism             -0.257     0.618    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.121     0.739    score_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 score_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            best_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.130%)  route 0.136ns (47.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.600     0.602    clk_40M
    SLICE_X2Y103         FDCE                                         r  score_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.148     0.750 r  score_reg_reg[7]/Q
                         net (fo=5, routed)           0.136     0.886    score_reg_reg[7]
    SLICE_X1Y103         FDCE                                         r  best_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.872     0.874    clk_40M
    SLICE_X1Y103         FDCE                                         r  best_reg_reg[7]/C
                         clock pessimism             -0.257     0.618    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.018     0.636    best_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 x_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_cnt_reg[0]_rep__21/D
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.284%)  route 0.199ns (51.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.564     0.566    clk_40M
    SLICE_X39Y143        FDSE                                         r  x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDSE (Prop_fdse_C_Q)         0.141     0.707 f  x_cnt_reg[0]/Q
                         net (fo=118, routed)         0.199     0.906    x_cnt_reg_n_0_[0]
    SLICE_X38Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.951 r  x_cnt[0]_rep_i_1__21/O
                         net (fo=1, routed)           0.000     0.951    x_cnt[0]_rep_i_1__21_n_0
    SLICE_X38Y143        FDSE                                         r  x_cnt_reg[0]_rep__21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.836     0.837    clk_40M
    SLICE_X38Y143        FDSE                                         r  x_cnt_reg[0]_rep__21/C
                         clock pessimism             -0.259     0.579    
    SLICE_X38Y143        FDSE (Hold_fdse_C_D)         0.120     0.699    x_cnt_reg[0]_rep__21
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 x_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_cnt_reg[1]_rep__23/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_100m_40m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_100m_40m rise@0.000ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.788%)  route 0.203ns (52.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624     0.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.564     0.566    clk_40M
    SLICE_X39Y143        FDSE                                         r  x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDSE (Prop_fdse_C_Q)         0.141     0.707 r  x_cnt_reg[0]/Q
                         net (fo=118, routed)         0.203     0.910    x_cnt_reg_n_0_[0]
    SLICE_X38Y143        LUT2 (Prop_lut2_I1_O)        0.045     0.955 r  x_cnt[1]_rep_i_1__23/O
                         net (fo=1, routed)           0.000     0.955    x_cnt[1]_rep_i_1__23_n_0
    SLICE_X38Y143        FDRE                                         r  x_cnt_reg[1]_rep__23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898     0.898    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.836     0.837    clk_40M
    SLICE_X38Y143        FDRE                                         r  x_cnt_reg[1]_rep__23/C
                         clock pessimism             -0.259     0.579    
    SLICE_X38Y143        FDRE (Hold_fdre_C_D)         0.121     0.700    x_cnt_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40m_clk_wiz_100m_40m
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    CLK1_GEN_INST/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X0Y102     best_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X0Y103     best_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y102     best_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y103     best_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X0Y102     best_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y103     best_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y103     best_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y103     best_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y102     best_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y102     best_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y103     best_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y103     best_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y102     best_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y102     best_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y103     best_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y103     best_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y102     best_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y102     best_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y138    pos1_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y138    pos1_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y138    pos1_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y138    pos1_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y138    pos1_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X29Y138    pos1_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X29Y138    pos1_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X29Y138    pos1_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X29Y138    pos1_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y138    pos1_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_100m_40m
  To Clock:  clkfbout_clk_wiz_100m_40m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_100m_40m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK1_GEN_INST/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK1_GEN_INST/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40m_clk_wiz_100m_40m
  To Clock:  clk_40m_clk_wiz_100m_40m

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[3]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[4]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[4]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[5]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[5]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[6]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[6]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[7]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[7]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[8]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[8]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.398ns (28.989%)  route 8.324ns (71.011%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 f  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 f  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 f  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 f  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 f  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 f  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.484    12.621    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.918 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.615    13.533    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X39Y155        FDCE (Recov_fdce_C_CLR)     -0.402    13.779    data_reg[9]_C
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.759ns  (logic 3.398ns (28.897%)  route 8.361ns (71.103%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 r  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 r  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 r  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 r  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 r  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 r  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.467    12.604    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.901 f  data_reg[11]_LDC_i_1/O
                         net (fo=11, routed)          0.669    13.570    data_reg[11]_LDC_i_1_n_0
    SLICE_X38Y155        FDPE                                         f  data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X38Y155        FDPE                                         r  data_reg[2]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X38Y155        FDPE (Recov_fdpe_C_PRE)     -0.356    13.825    data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.759ns  (logic 3.398ns (28.897%)  route 8.361ns (71.103%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 r  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 r  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 r  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 r  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 r  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 r  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.467    12.604    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.901 f  data_reg[11]_LDC_i_1/O
                         net (fo=11, routed)          0.669    13.570    data_reg[11]_LDC_i_1_n_0
    SLICE_X38Y155        FDPE                                         f  data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X38Y155        FDPE                                         r  data_reg[3]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X38Y155        FDPE (Recov_fdpe_C_PRE)     -0.356    13.825    data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 y_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@0.000ns)
  Data Path Delay:        11.759ns  (logic 3.398ns (28.897%)  route 8.361ns (71.103%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 14.182 - 12.500 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.809     1.809    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.809     1.811    clk_40M
    SLICE_X37Y153        FDSE                                         r  y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDSE (Prop_fdse_C_Q)         0.456     2.267 r  y_cnt_reg[0]/Q
                         net (fo=44, routed)          1.148     3.416    y_cnt_reg_n_0_[0]
    SLICE_X37Y148        LUT2 (Prop_lut2_I0_O)        0.118     3.534 r  y_cnt[5]_i_2/O
                         net (fo=4, routed)           0.478     4.011    y_cnt[5]_i_2_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I2_O)        0.326     4.337 r  data_reg[11]_LDC_i_203/O
                         net (fo=1, routed)           0.421     4.758    data_reg[11]_LDC_i_203_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I1_O)        0.124     4.882 r  data_reg[11]_LDC_i_87/O
                         net (fo=1, routed)           0.000     4.882    data_reg[11]_LDC_i_87_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.130 r  data_reg[11]_LDC_i_26/O[2]
                         net (fo=3, routed)           0.801     5.931    data5[11]
    SLICE_X37Y155        LUT3 (Prop_lut3_I2_O)        0.302     6.233 r  data_reg[11]_LDC_i_78/O
                         net (fo=1, routed)           0.000     6.233    data_reg[11]_LDC_i_78_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.481 r  data_reg[11]_LDC_i_25/O[3]
                         net (fo=195, routed)         2.072     8.553    data_reg[11]_LDC_i_25_n_4
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.306     8.859 r  data_reg[11]_LDC_i_370/O
                         net (fo=1, routed)           0.649     9.509    data_reg[11]_LDC_i_370_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I5_O)        0.124     9.633 r  data_reg[11]_LDC_i_161/O
                         net (fo=1, routed)           0.690    10.322    data_reg[11]_LDC_i_161_n_0
    SLICE_X33Y156        LUT6 (Prop_lut6_I5_O)        0.124    10.446 r  data_reg[11]_LDC_i_61/O
                         net (fo=1, routed)           0.000    10.446    data_reg[11]_LDC_i_61_n_0
    SLICE_X33Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    10.663 r  data_reg[11]_LDC_i_21/O
                         net (fo=1, routed)           0.967    11.630    data_reg[11]_LDC_i_21_n_0
    SLICE_X38Y155        LUT5 (Prop_lut5_I3_O)        0.299    11.929 r  data_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000    11.929    data_reg[11]_LDC_i_7_n_0
    SLICE_X38Y155        MUXF7 (Prop_muxf7_I0_O)      0.209    12.138 r  data_reg[11]_LDC_i_3/O
                         net (fo=2, routed)           0.467    12.604    data_reg[11]_LDC_i_3_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.297    12.901 f  data_reg[11]_LDC_i_1/O
                         net (fo=11, routed)          0.669    13.570    data_reg[11]_LDC_i_1_n_0
    SLICE_X38Y155        FDPE                                         f  data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.683    14.183    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    10.489 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    12.412    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.503 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         1.679    14.182    clk_40M
    SLICE_X38Y155        FDPE                                         r  data_reg[4]_P/C  (IS_INVERTED)
                         clock pessimism              0.086    14.268    
                         clock uncertainty           -0.087    14.181    
    SLICE_X38Y155        FDPE (Recov_fdpe_C_PRE)     -0.356    13.825    data_reg[4]_P
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.222ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.094ns  (logic 0.209ns (19.101%)  route 0.885ns (80.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.722    26.453    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.498 f  data_reg[11]_LDC_i_1/O
                         net (fo=11, routed)          0.163    26.661    data_reg[11]_LDC_i_1_n_0
    SLICE_X38Y156        FDPE                                         f  data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X38Y156        FDPE                                         r  data_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X38Y156        FDPE (Remov_fdpe_C_PRE)     -0.067    13.439    data_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -13.439    
                         arrival time                          26.661    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.222ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.094ns  (logic 0.209ns (19.101%)  route 0.885ns (80.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.722    26.453    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.498 f  data_reg[11]_LDC_i_1/O
                         net (fo=11, routed)          0.163    26.661    data_reg[11]_LDC_i_1_n_0
    SLICE_X38Y156        FDPE                                         f  data_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X38Y156        FDPE                                         r  data_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X38Y156        FDPE (Remov_fdpe_C_PRE)     -0.067    13.439    data_reg[11]_P
  -------------------------------------------------------------------
                         required time                        -13.439    
                         arrival time                          26.661    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.222ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.094ns  (logic 0.209ns (19.101%)  route 0.885ns (80.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.722    26.453    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.498 f  data_reg[11]_LDC_i_1/O
                         net (fo=11, routed)          0.163    26.661    data_reg[11]_LDC_i_1_n_0
    SLICE_X38Y156        FDPE                                         f  data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X38Y156        FDPE                                         r  data_reg[1]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X38Y156        FDPE (Remov_fdpe_C_PRE)     -0.067    13.439    data_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -13.439    
                         arrival time                          26.661    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.247ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[11]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.102ns  (logic 0.209ns (18.967%)  route 0.893ns (81.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.202    26.669    data_reg[11]_LDC_i_2_n_0
    SLICE_X40Y156        FDCE                                         f  data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X40Y156        FDCE                                         r  data_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X40Y156        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[11]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.669    
  -------------------------------------------------------------------
                         slack                                 13.247    

Slack (MET) :             13.247ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.102ns  (logic 0.209ns (18.967%)  route 0.893ns (81.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.202    26.669    data_reg[11]_LDC_i_2_n_0
    SLICE_X40Y156        FDCE                                         f  data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X40Y156        FDCE                                         r  data_reg[1]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X40Y156        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[1]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.669    
  -------------------------------------------------------------------
                         slack                                 13.247    

Slack (MET) :             13.263ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.209ns (18.695%)  route 0.909ns (81.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.218    26.685    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[3]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X39Y155        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[3]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.685    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.263ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.209ns (18.695%)  route 0.909ns (81.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.218    26.685    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[4]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X39Y155        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[4]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.685    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.263ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.209ns (18.695%)  route 0.909ns (81.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.218    26.685    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[5]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X39Y155        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[5]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.685    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.263ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.209ns (18.695%)  route 0.909ns (81.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.218    26.685    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[6]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X39Y155        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[6]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.685    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.263ns  (arrival time - required time)
  Source:                 crash_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_40m_clk_wiz_100m_40m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_40m_clk_wiz_100m_40m fall@12.500ns - clk_40m_clk_wiz_100m_40m rise@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.209ns (18.695%)  route 0.909ns (81.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_100m_40m rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    25.624    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    24.328 r  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    24.976    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    25.567    clk_40M
    SLICE_X30Y138        FDCE                                         r  crash_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.164    25.731 f  crash_reg_reg/Q
                         net (fo=7, routed)           0.691    26.422    crash_OBUF
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.045    26.467 f  data_reg[11]_LDC_i_2/O
                         net (fo=12, routed)          0.218    26.685    data_reg[11]_LDC_i_2_n_0
    SLICE_X39Y155        FDCE                                         f  data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_100m_40m fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  CLK_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.898    13.398    CLK1_GEN_INST/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    11.773 f  CLK1_GEN_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    12.473    CLK1_GEN_INST/inst/clk_40m_clk_wiz_100m_40m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.502 f  CLK1_GEN_INST/inst/clkout1_buf/O
                         net (fo=194, routed)         0.922    13.424    clk_40M
    SLICE_X39Y155        FDCE                                         r  data_reg[7]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005    13.419    
                         clock uncertainty            0.087    13.506    
    SLICE_X39Y155        FDCE (Remov_fdce_C_CLR)     -0.085    13.421    data_reg[7]_C
  -------------------------------------------------------------------
                         required time                        -13.421    
                         arrival time                          26.685    
  -------------------------------------------------------------------
                         slack                                 13.263    





