

================================================================
== Vivado HLS Report for 'color_convert'
================================================================
* Date:           Fri Oct 11 11:34:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        color_convert
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.698|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      6|       -|      -|    -|
|Expression       |        -|      0|       0|    590|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     222|    280|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        0|      -|     541|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     763|   1096|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |color_convert_AXILiteS_s_axi_U  |color_convert_AXILiteS_s_axi  |        0|      0|  222|  280|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        0|      0|  222|  280|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |color_convert_macbkb_U1  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_macbkb_U2  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_macbkb_U3  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_maccud_U4  |color_convert_maccud  | i0 * i1 + i2 |
    |color_convert_maccud_U5  |color_convert_maccud  | i0 * i1 + i2 |
    |color_convert_maccud_U6  |color_convert_maccud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_16_fu_291_p2                    |     *    |      0|  0|  62|           8|          10|
    |p_Val2_1_fu_255_p2                     |     *    |      0|  0|  62|           8|          10|
    |p_Val2_9_fu_273_p2                     |     *    |      0|  0|  62|           8|          10|
    |p_Val2_13_fu_448_p2                    |     +    |      0|  0|  27|          20|          20|
    |p_Val2_15_fu_490_p2                    |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_fu_575_p2                    |     +    |      0|  0|  27|          20|          20|
    |p_Val2_23_fu_617_p2                    |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_321_p2                     |     +    |      0|  0|  27|          20|          20|
    |p_Val2_7_fu_363_p2                     |     +    |      0|  0|  15|           8|           8|
    |brmerge_i_i463_not_fu_763_p2           |    and   |      0|  0|   2|           1|           1|
    |brmerge_i_i484_not_fu_821_p2           |    and   |      0|  0|   2|           1|           1|
    |brmerge_i_i_not_fu_705_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_510_p2                      |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_637_p2                      |    and   |      0|  0|   2|           1|           1|
    |carry_fu_383_p2                        |    and   |      0|  0|   2|           1|           1|
    |neg_src_6_fu_748_p2                    |    and   |      0|  0|   2|           1|           1|
    |neg_src_7_fu_806_p2                    |    and   |      0|  0|   2|           1|           1|
    |neg_src_fu_690_p2                      |    and   |      0|  0|   2|           1|           1|
    |p_38_i1_fu_546_p2                      |    and   |      0|  0|   2|           1|           1|
    |p_38_i2_fu_673_p2                      |    and   |      0|  0|   2|           1|           1|
    |p_38_i_fu_419_p2                       |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_24_data_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_24_data_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_24_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_24_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_24_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_24_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_526_p2            |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_2_fu_653_p2            |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_fu_399_p2              |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_1_fu_532_p2           |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_2_fu_659_p2           |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_fu_405_p2             |   icmp   |      0|  0|   9|           4|           1|
    |stream_in_24_data_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_24_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_24_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_24_data_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_24_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_24_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4       |    or    |      0|  0|   2|           1|           1|
    |brmerge1_fu_773_p2                     |    or    |      0|  0|   2|           1|           1|
    |brmerge2_fu_831_p2                     |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_715_p2                      |    or    |      0|  0|   2|           1|           1|
    |neg_src_5_not_fu_700_p2                |    or    |      0|  0|   2|           1|           1|
    |neg_src_6_not_fu_816_p2                |    or    |      0|  0|   2|           1|           1|
    |neg_src_not_fu_758_p2                  |    or    |      0|  0|   2|           1|           1|
    |p_39_demorgan_i1_fu_552_p2             |    or    |      0|  0|   2|           1|           1|
    |p_39_demorgan_i2_fu_679_p2             |    or    |      0|  0|   2|           1|           1|
    |p_39_demorgan_i_fu_425_p2              |    or    |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_538_p3              |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_665_p3              |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_411_p3                |  select  |      0|  0|   2|           1|           1|
    |out1_V_fu_735_p3                       |  select  |      0|  0|   8|           1|           8|
    |out2_V_fu_793_p3                       |  select  |      0|  0|   8|           1|           8|
    |out3_V_fu_851_p3                       |  select  |      0|  0|   8|           1|           8|
    |p_1_fu_786_p3                          |  select  |      0|  0|   8|           1|           1|
    |p_2_fu_844_p3                          |  select  |      0|  0|   8|           1|           1|
    |p_mux1_fu_779_p3                       |  select  |      0|  0|   8|           1|           8|
    |p_mux2_fu_837_p3                       |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_721_p3                        |  select  |      0|  0|   8|           1|           8|
    |p_s_fu_728_p3                          |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |p_39_demorgan_i461_no_fu_768_p2        |    xor   |      0|  0|   2|           1|           2|
    |p_39_demorgan_i482_no_fu_826_p2        |    xor   |      0|  0|   2|           1|           2|
    |p_39_demorgan_i_not_fu_710_p2          |    xor   |      0|  0|   2|           1|           2|
    |signbit_1_not_fu_753_p2                |    xor   |      0|  0|   2|           1|           2|
    |signbit_2_not_fu_811_p2                |    xor   |      0|  0|   2|           1|           2|
    |signbit_not_fu_695_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_14_fu_504_p2                       |    xor   |      0|  0|   2|           1|           2|
    |tmp_16_fu_743_p2                       |    xor   |      0|  0|   2|           1|           2|
    |tmp_23_fu_631_p2                       |    xor   |      0|  0|   2|           1|           2|
    |tmp_25_fu_801_p2                       |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_fu_377_p2                        |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_fu_685_p2                        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 590|         205|         245|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |stream_in_24_TDATA_blk_n         |   9|          2|    1|          2|
    |stream_in_24_data_0_data_out     |   9|          2|   24|         48|
    |stream_in_24_data_0_state        |  15|          3|    2|          6|
    |stream_in_24_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_24_last_V_0_state      |  15|          3|    2|          6|
    |stream_in_24_user_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_24_user_V_0_state      |  15|          3|    2|          6|
    |stream_out_24_TDATA_blk_n        |   9|          2|    1|          2|
    |stream_out_24_data_1_data_out    |   9|          2|   24|         48|
    |stream_out_24_data_1_state       |  15|          3|    2|          6|
    |stream_out_24_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_24_last_V_1_state     |  15|          3|    2|          6|
    |stream_out_24_user_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_24_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 162|         34|   66|        144|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |bias_c1_V_0_data_reg              |  10|   0|   10|          0|
    |bias_c1_V_0_vld_reg               |   0|   0|    1|          1|
    |bias_c1_V_read_reg_934            |  10|   0|   10|          0|
    |bias_c2_V_0_data_reg              |  10|   0|   10|          0|
    |bias_c2_V_0_vld_reg               |   0|   0|    1|          1|
    |bias_c2_V_read_reg_929            |  10|   0|   10|          0|
    |bias_c3_V_0_data_reg              |  10|   0|   10|          0|
    |bias_c3_V_0_vld_reg               |   0|   0|    1|          1|
    |bias_c3_V_read_reg_924            |  10|   0|   10|          0|
    |c1_c1_V_0_data_reg                |  10|   0|   10|          0|
    |c1_c1_V_0_vld_reg                 |   0|   0|    1|          1|
    |c1_c2_V_0_data_reg                |  10|   0|   10|          0|
    |c1_c2_V_0_vld_reg                 |   0|   0|    1|          1|
    |c1_c3_V_0_data_reg                |  10|   0|   10|          0|
    |c1_c3_V_0_vld_reg                 |   0|   0|    1|          1|
    |c1_c3_V_read_reg_949              |  10|   0|   10|          0|
    |c2_c1_V_0_data_reg                |  10|   0|   10|          0|
    |c2_c1_V_0_vld_reg                 |   0|   0|    1|          1|
    |c2_c2_V_0_data_reg                |  10|   0|   10|          0|
    |c2_c2_V_0_vld_reg                 |   0|   0|    1|          1|
    |c2_c3_V_0_data_reg                |  10|   0|   10|          0|
    |c2_c3_V_0_vld_reg                 |   0|   0|    1|          1|
    |c2_c3_V_read_reg_944              |  10|   0|   10|          0|
    |c3_c1_V_0_data_reg                |  10|   0|   10|          0|
    |c3_c1_V_0_vld_reg                 |   0|   0|    1|          1|
    |c3_c2_V_0_data_reg                |  10|   0|   10|          0|
    |c3_c2_V_0_vld_reg                 |   0|   0|    1|          1|
    |c3_c3_V_0_data_reg                |  10|   0|   10|          0|
    |c3_c3_V_0_vld_reg                 |   0|   0|    1|          1|
    |c3_c3_V_read_reg_939              |  10|   0|   10|          0|
    |loc_V_2_reg_964                   |   8|   0|    8|          0|
    |p_38_i1_reg_1020                  |   1|   0|    1|          0|
    |p_38_i2_reg_1044                  |   1|   0|    1|          0|
    |p_38_i_reg_996                    |   1|   0|    1|          0|
    |p_39_demorgan_i1_reg_1026         |   1|   0|    1|          0|
    |p_39_demorgan_i2_reg_1050         |   1|   0|    1|          0|
    |p_39_demorgan_i_reg_1002          |   1|   0|    1|          0|
    |p_Val2_11_reg_974                 |  19|   0|   19|          0|
    |p_Val2_15_reg_1014                |   8|   0|    8|          0|
    |p_Val2_19_reg_979                 |  19|   0|   19|          0|
    |p_Val2_23_reg_1038                |   8|   0|    8|          0|
    |p_Val2_2_reg_969                  |  19|   0|   19|          0|
    |p_Val2_7_reg_990                  |   8|   0|    8|          0|
    |signbit_1_reg_1008                |   1|   0|    1|          0|
    |signbit_2_reg_1032                |   1|   0|    1|          0|
    |signbit_reg_984                   |   1|   0|    1|          0|
    |stream_in_24_data_0_payload_A     |  24|   0|   24|          0|
    |stream_in_24_data_0_payload_B     |  24|   0|   24|          0|
    |stream_in_24_data_0_sel_rd        |   1|   0|    1|          0|
    |stream_in_24_data_0_sel_wr        |   1|   0|    1|          0|
    |stream_in_24_data_0_state         |   2|   0|    2|          0|
    |stream_in_24_last_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_24_last_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_24_last_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_24_last_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_24_last_V_0_state       |   2|   0|    2|          0|
    |stream_in_24_last_V_s_reg_959     |   1|   0|    1|          0|
    |stream_in_24_user_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_24_user_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_24_user_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_24_user_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_24_user_V_0_state       |   2|   0|    2|          0|
    |stream_in_24_user_V_s_reg_954     |   1|   0|    1|          0|
    |stream_out_24_data_1_payload_A    |  24|   0|   24|          0|
    |stream_out_24_data_1_payload_B    |  24|   0|   24|          0|
    |stream_out_24_data_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_24_data_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_24_data_1_state        |   2|   0|    2|          0|
    |stream_out_24_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_24_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_24_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_24_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_24_last_V_1_state      |   2|   0|    2|          0|
    |stream_out_24_user_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_24_user_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_24_user_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_24_user_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_24_user_V_1_state      |   2|   0|    2|          0|
    |stream_in_24_last_V_s_reg_959     |  64|  32|    1|          0|
    |stream_in_24_user_V_s_reg_954     |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 541|  64|  427|         12|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     color_convert    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     color_convert    | return value |
|control                 |  in |    1| ap_ctrl_none |     color_convert    | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |     color_convert    | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |   stream_in_24_data  |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_24_TDATA     | out |   24|     axis     |  stream_out_24_data  |    pointer   |
|stream_out_24_TVALID    | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TREADY    |  in |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TLAST     | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TUSER     | out |    1|     axis     | stream_out_24_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [2/2] (1.00ns)   --->   "%bias_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c3_V)"   --->   Operation 6 'read' 'bias_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [2/2] (1.00ns)   --->   "%bias_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c2_V)"   --->   Operation 7 'read' 'bias_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [2/2] (1.00ns)   --->   "%bias_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c1_V)"   --->   Operation 8 'read' 'bias_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [2/2] (1.00ns)   --->   "%c3_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c3_V)"   --->   Operation 9 'read' 'c3_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [2/2] (1.00ns)   --->   "%c3_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c2_V)"   --->   Operation 10 'read' 'c3_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [2/2] (1.00ns)   --->   "%c3_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c1_V)"   --->   Operation 11 'read' 'c3_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [2/2] (1.00ns)   --->   "%c2_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c3_V)"   --->   Operation 12 'read' 'c2_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (1.00ns)   --->   "%c2_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c2_V)"   --->   Operation 13 'read' 'c2_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [2/2] (1.00ns)   --->   "%c2_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c1_V)"   --->   Operation 14 'read' 'c2_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [2/2] (1.00ns)   --->   "%c1_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c3_V)"   --->   Operation 15 'read' 'c1_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [2/2] (1.00ns)   --->   "%c1_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c2_V)"   --->   Operation 16 'read' 'c1_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [2/2] (1.00ns)   --->   "%c1_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c1_V)"   --->   Operation 17 'read' 'c1_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 18 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 5.69>
ST_2 : Operation 19 [1/2] (1.00ns)   --->   "%bias_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c3_V)"   --->   Operation 19 'read' 'bias_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/2] (1.00ns)   --->   "%bias_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c2_V)"   --->   Operation 20 'read' 'bias_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 21 [1/2] (1.00ns)   --->   "%bias_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c1_V)"   --->   Operation 21 'read' 'bias_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 22 [1/2] (1.00ns)   --->   "%c3_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c3_V)"   --->   Operation 22 'read' 'c3_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%c3_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c2_V)"   --->   Operation 23 'read' 'c3_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/2] (1.00ns)   --->   "%c3_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c1_V)"   --->   Operation 24 'read' 'c3_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/2] (1.00ns)   --->   "%c2_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c3_V)"   --->   Operation 25 'read' 'c2_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 26 [1/2] (1.00ns)   --->   "%c2_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c2_V)"   --->   Operation 26 'read' 'c2_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/2] (1.00ns)   --->   "%c2_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c1_V)"   --->   Operation 27 'read' 'c2_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 28 [1/2] (1.00ns)   --->   "%c1_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c3_V)"   --->   Operation 28 'read' 'c1_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 29 [1/2] (1.00ns)   --->   "%c1_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c2_V)"   --->   Operation 29 'read' 'c1_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/2] (1.00ns)   --->   "%c1_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c1_V)"   --->   Operation 30 'read' 'c1_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 31 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%stream_in_24_data_tm = extractvalue { i24, i1, i1 } %empty, 0"   --->   Operation 32 'extractvalue' 'stream_in_24_data_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_s = extractvalue { i24, i1, i1 } %empty, 1"   --->   Operation 33 'extractvalue' 'stream_in_24_user_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_s = extractvalue { i24, i1, i1 } %empty, 2"   --->   Operation 34 'extractvalue' 'stream_in_24_last_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%loc_V = trunc i24 %stream_in_24_data_tm to i8" [color_convert/color_convert.cpp:42]   --->   Operation 35 'trunc' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%loc_V_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_tm, i32 8, i32 15)" [color_convert/color_convert.cpp:43]   --->   Operation 36 'partselect' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_tm, i32 16, i32 23)" [color_convert/color_convert.cpp:44]   --->   Operation 37 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%OP1_V = zext i8 %loc_V to i18" [color_convert/color_convert.cpp:46]   --->   Operation 38 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%OP2_V = sext i10 %c1_c1_V_read to i18" [color_convert/color_convert.cpp:46]   --->   Operation 39 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.63ns)   --->   "%p_Val2_s = mul i18 %OP1_V, %OP2_V" [color_convert/color_convert.cpp:46]   --->   Operation 40 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%OP1_V_1 = zext i8 %loc_V_1 to i18" [color_convert/color_convert.cpp:46]   --->   Operation 41 'zext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i10 %c1_c2_V_read to i18" [color_convert/color_convert.cpp:46]   --->   Operation 42 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.49ns)   --->   "%p_Val2_1 = mul i18 %OP1_V_1, %OP2_V_1" [color_convert/color_convert.cpp:46]   --->   Operation 43 'mul' 'p_Val2_1' <Predicate = true> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = sext i18 %p_Val2_s to i19" [color_convert/color_convert.cpp:46]   --->   Operation 44 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = sext i18 %p_Val2_1 to i19" [color_convert/color_convert.cpp:46]   --->   Operation 45 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.20ns)   --->   "%p_Val2_2 = add i19 %tmp_4, %tmp" [color_convert/color_convert.cpp:46]   --->   Operation 46 'add' 'p_Val2_2' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i10 %c2_c1_V_read to i18" [color_convert/color_convert.cpp:47]   --->   Operation 47 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.63ns)   --->   "%p_Val2_8 = mul i18 %OP1_V, %OP2_V_3" [color_convert/color_convert.cpp:47]   --->   Operation 48 'mul' 'p_Val2_8' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i10 %c2_c2_V_read to i18" [color_convert/color_convert.cpp:47]   --->   Operation 49 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.49ns)   --->   "%p_Val2_9 = mul i18 %OP1_V_1, %OP2_V_4" [color_convert/color_convert.cpp:47]   --->   Operation 50 'mul' 'p_Val2_9' <Predicate = true> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = sext i18 %p_Val2_8 to i19" [color_convert/color_convert.cpp:47]   --->   Operation 51 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = sext i18 %p_Val2_9 to i19" [color_convert/color_convert.cpp:47]   --->   Operation 52 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.20ns)   --->   "%p_Val2_11 = add i19 %tmp_1, %tmp_6" [color_convert/color_convert.cpp:47]   --->   Operation 53 'add' 'p_Val2_11' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i10 %c3_c1_V_read to i18" [color_convert/color_convert.cpp:48]   --->   Operation 54 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.63ns)   --->   "%p_Val2_17 = mul i18 %OP1_V, %OP2_V_6" [color_convert/color_convert.cpp:48]   --->   Operation 55 'mul' 'p_Val2_17' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i10 %c3_c2_V_read to i18" [color_convert/color_convert.cpp:48]   --->   Operation 56 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.49ns)   --->   "%p_Val2_16 = mul i18 %OP1_V_1, %OP2_V_7" [color_convert/color_convert.cpp:48]   --->   Operation 57 'mul' 'p_Val2_16' <Predicate = true> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = sext i18 %p_Val2_17 to i19" [color_convert/color_convert.cpp:48]   --->   Operation 58 'sext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_18 = sext i18 %p_Val2_16 to i19" [color_convert/color_convert.cpp:48]   --->   Operation 59 'sext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.20ns)   --->   "%p_Val2_19 = add i19 %tmp_18, %tmp_17" [color_convert/color_convert.cpp:48]   --->   Operation 60 'add' 'p_Val2_19' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%OP1_V_2 = zext i8 %loc_V_2 to i18" [color_convert/color_convert.cpp:46]   --->   Operation 61 'zext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i10 %c1_c3_V_read to i18" [color_convert/color_convert.cpp:46]   --->   Operation 62 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.63ns)   --->   "%p_Val2_3 = mul i18 %OP1_V_2, %OP2_V_2" [color_convert/color_convert.cpp:46]   --->   Operation 63 'mul' 'p_Val2_3' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = sext i19 %p_Val2_2 to i20" [color_convert/color_convert.cpp:46]   --->   Operation 64 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = sext i18 %p_Val2_3 to i20" [color_convert/color_convert.cpp:46]   --->   Operation 65 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.20ns)   --->   "%p_Val2_4 = add i20 %tmp_s, %tmp_9" [color_convert/color_convert.cpp:46]   --->   Operation 66 'add' 'p_Val2_4' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c1_V_read, i8 0)" [color_convert/color_convert.cpp:46]   --->   Operation 67 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i18 %tmp_3 to i20" [color_convert/color_convert.cpp:46]   --->   Operation 68 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.06ns)   --->   "%p_Val2_5 = add i20 %p_Val2_4, %tmp_3_cast" [color_convert/color_convert.cpp:46]   --->   Operation 69 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%signbit = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_5, i32 19)" [color_convert/color_convert.cpp:46]   --->   Operation 70 'bitselect' 'signbit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_5, i32 8, i32 15)" [color_convert/color_convert.cpp:46]   --->   Operation 71 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_4, i32 7)" [color_convert/color_convert.cpp:46]   --->   Operation 72 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_7 = zext i1 %tmp_28 to i8" [color_convert/color_convert.cpp:46]   --->   Operation 73 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_5, i32 15)" [color_convert/color_convert.cpp:46]   --->   Operation 74 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.90ns)   --->   "%p_Val2_7 = add i8 %tmp_7, %p_Val2_6" [color_convert/color_convert.cpp:46]   --->   Operation 75 'add' 'p_Val2_7' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)" [color_convert/color_convert.cpp:46]   --->   Operation 76 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_5 = xor i1 %tmp_30, true" [color_convert/color_convert.cpp:46]   --->   Operation 77 'xor' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.33ns) (out node of the LUT)   --->   "%carry = and i1 %tmp_29, %tmp_5" [color_convert/color_convert.cpp:46]   --->   Operation 78 'and' 'carry' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %p_Val2_5, i32 16, i32 19)" [color_convert/color_convert.cpp:46]   --->   Operation 79 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.88ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_2, -1" [color_convert/color_convert.cpp:46]   --->   Operation 80 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.88ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_2, 0" [color_convert/color_convert.cpp:46]   --->   Operation 81 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_39_demorgan_i)   --->   "%deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros" [color_convert/color_convert.cpp:46]   --->   Operation 82 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.33ns)   --->   "%p_38_i = and i1 %carry, %Range1_all_ones" [color_convert/color_convert.cpp:46]   --->   Operation 83 'and' 'p_38_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_39_demorgan_i = or i1 %deleted_zeros, %signbit" [color_convert/color_convert.cpp:46]   --->   Operation 84 'or' 'p_39_demorgan_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i10 %c2_c3_V_read to i18" [color_convert/color_convert.cpp:47]   --->   Operation 85 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.63ns)   --->   "%p_Val2_10 = mul i18 %OP1_V_2, %OP2_V_5" [color_convert/color_convert.cpp:47]   --->   Operation 86 'mul' 'p_Val2_10' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = sext i19 %p_Val2_11 to i20" [color_convert/color_convert.cpp:47]   --->   Operation 87 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_11 = sext i18 %p_Val2_10 to i20" [color_convert/color_convert.cpp:47]   --->   Operation 88 'sext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.20ns)   --->   "%p_Val2_12 = add i20 %tmp_11, %tmp_10" [color_convert/color_convert.cpp:47]   --->   Operation 89 'add' 'p_Val2_12' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c2_V_read, i8 0)" [color_convert/color_convert.cpp:47]   --->   Operation 90 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i18 %tmp_12 to i20" [color_convert/color_convert.cpp:47]   --->   Operation 91 'sext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.06ns)   --->   "%p_Val2_13 = add i20 %p_Val2_12, %tmp_16_cast" [color_convert/color_convert.cpp:47]   --->   Operation 92 'add' 'p_Val2_13' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_13, i32 19)" [color_convert/color_convert.cpp:47]   --->   Operation 93 'bitselect' 'signbit_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_13, i32 8, i32 15)" [color_convert/color_convert.cpp:47]   --->   Operation 94 'partselect' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_12, i32 7)" [color_convert/color_convert.cpp:47]   --->   Operation 95 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_13 = zext i1 %tmp_32 to i8" [color_convert/color_convert.cpp:47]   --->   Operation 96 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_13, i32 15)" [color_convert/color_convert.cpp:47]   --->   Operation 97 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.90ns)   --->   "%p_Val2_15 = add i8 %tmp_13, %p_Val2_14" [color_convert/color_convert.cpp:47]   --->   Operation 98 'add' 'p_Val2_15' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)" [color_convert/color_convert.cpp:47]   --->   Operation 99 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_14 = xor i1 %tmp_34, true" [color_convert/color_convert.cpp:47]   --->   Operation 100 'xor' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%carry_1 = and i1 %tmp_33, %tmp_14" [color_convert/color_convert.cpp:47]   --->   Operation 101 'and' 'carry_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %p_Val2_13, i32 16, i32 19)" [color_convert/color_convert.cpp:47]   --->   Operation 102 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.88ns)   --->   "%Range1_all_ones_1 = icmp eq i4 %tmp_15, -1" [color_convert/color_convert.cpp:47]   --->   Operation 103 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.88ns)   --->   "%Range1_all_zeros_1 = icmp eq i4 %tmp_15, 0" [color_convert/color_convert.cpp:47]   --->   Operation 104 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_39_demorgan_i1)   --->   "%deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [color_convert/color_convert.cpp:47]   --->   Operation 105 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.33ns)   --->   "%p_38_i1 = and i1 %carry_1, %Range1_all_ones_1" [color_convert/color_convert.cpp:47]   --->   Operation 106 'and' 'p_38_i1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_39_demorgan_i1 = or i1 %deleted_zeros_1, %signbit_1" [color_convert/color_convert.cpp:47]   --->   Operation 107 'or' 'p_39_demorgan_i1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i10 %c3_c3_V_read to i18" [color_convert/color_convert.cpp:48]   --->   Operation 108 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.63ns)   --->   "%p_Val2_18 = mul i18 %OP1_V_2, %OP2_V_8" [color_convert/color_convert.cpp:48]   --->   Operation 109 'mul' 'p_Val2_18' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_19 = sext i19 %p_Val2_19 to i20" [color_convert/color_convert.cpp:48]   --->   Operation 110 'sext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_20 = sext i18 %p_Val2_18 to i20" [color_convert/color_convert.cpp:48]   --->   Operation 111 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.20ns)   --->   "%p_Val2_20 = add i20 %tmp_20, %tmp_19" [color_convert/color_convert.cpp:48]   --->   Operation 112 'add' 'p_Val2_20' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_21 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c3_V_read, i8 0)" [color_convert/color_convert.cpp:48]   --->   Operation 113 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i18 %tmp_21 to i20" [color_convert/color_convert.cpp:48]   --->   Operation 114 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.06ns)   --->   "%p_Val2_21 = add i20 %p_Val2_20, %tmp_27_cast" [color_convert/color_convert.cpp:48]   --->   Operation 115 'add' 'p_Val2_21' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%signbit_2 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_21, i32 19)" [color_convert/color_convert.cpp:48]   --->   Operation 116 'bitselect' 'signbit_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_21, i32 8, i32 15)" [color_convert/color_convert.cpp:48]   --->   Operation 117 'partselect' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_20, i32 7)" [color_convert/color_convert.cpp:48]   --->   Operation 118 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_22 = zext i1 %tmp_36 to i8" [color_convert/color_convert.cpp:48]   --->   Operation 119 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_21, i32 15)" [color_convert/color_convert.cpp:48]   --->   Operation 120 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.90ns)   --->   "%p_Val2_23 = add i8 %tmp_22, %p_Val2_22" [color_convert/color_convert.cpp:48]   --->   Operation 121 'add' 'p_Val2_23' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_23, i32 7)" [color_convert/color_convert.cpp:48]   --->   Operation 122 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_23 = xor i1 %tmp_38, true" [color_convert/color_convert.cpp:48]   --->   Operation 123 'xor' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.33ns) (out node of the LUT)   --->   "%carry_2 = and i1 %tmp_37, %tmp_23" [color_convert/color_convert.cpp:48]   --->   Operation 124 'and' 'carry_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %p_Val2_21, i32 16, i32 19)" [color_convert/color_convert.cpp:48]   --->   Operation 125 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.88ns)   --->   "%Range1_all_ones_2 = icmp eq i4 %tmp_24, -1" [color_convert/color_convert.cpp:48]   --->   Operation 126 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.88ns)   --->   "%Range1_all_zeros_2 = icmp eq i4 %tmp_24, 0" [color_convert/color_convert.cpp:48]   --->   Operation 127 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_39_demorgan_i2)   --->   "%deleted_zeros_2 = select i1 %carry_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2" [color_convert/color_convert.cpp:48]   --->   Operation 128 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.33ns)   --->   "%p_38_i2 = and i1 %carry_2, %Range1_all_ones_2" [color_convert/color_convert.cpp:48]   --->   Operation 129 'and' 'p_38_i2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_39_demorgan_i2 = or i1 %deleted_zeros_2, %signbit_2" [color_convert/color_convert.cpp:48]   --->   Operation 130 'or' 'p_39_demorgan_i2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.89>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_8 = xor i1 %p_38_i, true" [color_convert/color_convert.cpp:46]   --->   Operation 131 'xor' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%neg_src = and i1 %signbit, %tmp_8" [color_convert/color_convert.cpp:46]   --->   Operation 132 'and' 'neg_src' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node neg_src_5_not)   --->   "%signbit_not = xor i1 %signbit, true" [color_convert/color_convert.cpp:46]   --->   Operation 133 'xor' 'signbit_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.33ns) (out node of the LUT)   --->   "%neg_src_5_not = or i1 %p_38_i, %signbit_not" [color_convert/color_convert.cpp:46]   --->   Operation 134 'or' 'neg_src_5_not' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%brmerge_i_i_not = and i1 %p_39_demorgan_i, %neg_src_5_not" [color_convert/color_convert.cpp:46]   --->   Operation 135 'and' 'brmerge_i_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%p_39_demorgan_i_not = xor i1 %p_39_demorgan_i, true" [color_convert/color_convert.cpp:46]   --->   Operation 136 'xor' 'p_39_demorgan_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%brmerge = or i1 %neg_src_5_not, %p_39_demorgan_i_not" [color_convert/color_convert.cpp:46]   --->   Operation 137 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%p_mux = select i1 %brmerge_i_i_not, i8 %p_Val2_7, i8 -1" [color_convert/color_convert.cpp:46]   --->   Operation 138 'select' 'p_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_s = select i1 %neg_src, i8 0, i8 %p_Val2_7" [color_convert/color_convert.cpp:46]   --->   Operation 139 'select' 'p_s' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.44ns) (out node of the LUT)   --->   "%out1_V = select i1 %brmerge, i8 %p_mux, i8 %p_s" [color_convert/color_convert.cpp:50]   --->   Operation 140 'select' 'out1_V' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_16 = xor i1 %p_38_i1, true" [color_convert/color_convert.cpp:47]   --->   Operation 141 'xor' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%neg_src_6 = and i1 %signbit_1, %tmp_16" [color_convert/color_convert.cpp:47]   --->   Operation 142 'and' 'neg_src_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node neg_src_not)   --->   "%signbit_1_not = xor i1 %signbit_1, true" [color_convert/color_convert.cpp:47]   --->   Operation 143 'xor' 'signbit_1_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.33ns) (out node of the LUT)   --->   "%neg_src_not = or i1 %p_38_i1, %signbit_1_not" [color_convert/color_convert.cpp:47]   --->   Operation 144 'or' 'neg_src_not' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%brmerge_i_i463_not = and i1 %p_39_demorgan_i1, %neg_src_not" [color_convert/color_convert.cpp:47]   --->   Operation 145 'and' 'brmerge_i_i463_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%p_39_demorgan_i461_no = xor i1 %p_39_demorgan_i1, true" [color_convert/color_convert.cpp:47]   --->   Operation 146 'xor' 'p_39_demorgan_i461_no' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%brmerge1 = or i1 %neg_src_not, %p_39_demorgan_i461_no" [color_convert/color_convert.cpp:47]   --->   Operation 147 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%p_mux1 = select i1 %brmerge_i_i463_not, i8 %p_Val2_15, i8 -1" [color_convert/color_convert.cpp:47]   --->   Operation 148 'select' 'p_mux1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_1 = select i1 %neg_src_6, i8 0, i8 %p_Val2_15" [color_convert/color_convert.cpp:47]   --->   Operation 149 'select' 'p_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.44ns) (out node of the LUT)   --->   "%out2_V = select i1 %brmerge1, i8 %p_mux1, i8 %p_1" [color_convert/color_convert.cpp:51]   --->   Operation 150 'select' 'out2_V' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_25 = xor i1 %p_38_i2, true" [color_convert/color_convert.cpp:48]   --->   Operation 151 'xor' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%neg_src_7 = and i1 %signbit_2, %tmp_25" [color_convert/color_convert.cpp:48]   --->   Operation 152 'and' 'neg_src_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node neg_src_6_not)   --->   "%signbit_2_not = xor i1 %signbit_2, true" [color_convert/color_convert.cpp:48]   --->   Operation 153 'xor' 'signbit_2_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%neg_src_6_not = or i1 %p_38_i2, %signbit_2_not" [color_convert/color_convert.cpp:48]   --->   Operation 154 'or' 'neg_src_6_not' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%brmerge_i_i484_not = and i1 %p_39_demorgan_i2, %neg_src_6_not" [color_convert/color_convert.cpp:48]   --->   Operation 155 'and' 'brmerge_i_i484_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%p_39_demorgan_i482_no = xor i1 %p_39_demorgan_i2, true" [color_convert/color_convert.cpp:48]   --->   Operation 156 'xor' 'p_39_demorgan_i482_no' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%brmerge2 = or i1 %neg_src_6_not, %p_39_demorgan_i482_no" [color_convert/color_convert.cpp:48]   --->   Operation 157 'or' 'brmerge2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%p_mux2 = select i1 %brmerge_i_i484_not, i8 %p_Val2_23, i8 -1" [color_convert/color_convert.cpp:48]   --->   Operation 158 'select' 'p_mux2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_2 = select i1 %neg_src_7, i8 0, i8 %p_Val2_23" [color_convert/color_convert.cpp:48]   --->   Operation 159 'select' 'p_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.44ns) (out node of the LUT)   --->   "%out3_V = select i1 %brmerge2, i8 %p_mux2, i8 %p_2" [color_convert/color_convert.cpp:52]   --->   Operation 160 'select' 'out3_V' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%stream_out_24_data_t = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %out3_V, i8 %out2_V, i8 %out1_V)" [color_convert/color_convert.cpp:52]   --->   Operation 161 'bitconcatenate' 'stream_out_24_data_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %stream_out_24_data_t, i1 %stream_in_24_user_V_s, i1 %stream_in_24_last_V_s)" [color_convert/color_convert.cpp:52]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_out_24_data), !map !79"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_24_data), !map !89"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_user_V), !map !99"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_last_V), !map !103"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_user_V), !map !107"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_last_V), !map !111"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c1_V), !map !115"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c2_V), !map !121"   --->   Operation 170 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c3_V), !map !125"   --->   Operation 171 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c1_V), !map !129"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c2_V), !map !133"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c3_V), !map !137"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c1_V), !map !141"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c2_V), !map !145"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c3_V), !map !149"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c1_V), !map !153"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c2_V), !map !157"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c3_V), !map !161"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @color_convert_str) nounwind"   --->   Operation 181 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:28]   --->   Operation 182 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:29]   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %c1_c1_V, i10 %c1_c2_V, i10 %c1_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:30]   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %c2_c1_V, i10 %c2_c2_V, i10 %c2_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:31]   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %c3_c1_V, i10 %c3_c2_V, i10 %c3_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:32]   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %bias_c1_V, i10 %bias_c2_V, i10 %bias_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:33]   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_24_data, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_out_24_data, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:37]   --->   Operation 190 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %stream_out_24_data_t, i1 %stream_in_24_user_V_s, i1 %stream_in_24_last_V_s)" [color_convert/color_convert.cpp:52]   --->   Operation 191 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "ret void" [color_convert/color_convert.cpp:53]   --->   Operation 192 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_24_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c1_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_c3_V_read        (read           ) [ 010100]
bias_c2_V_read        (read           ) [ 010100]
bias_c1_V_read        (read           ) [ 010100]
c3_c3_V_read          (read           ) [ 010100]
c3_c2_V_read          (read           ) [ 000000]
c3_c1_V_read          (read           ) [ 000000]
c2_c3_V_read          (read           ) [ 010100]
c2_c2_V_read          (read           ) [ 000000]
c2_c1_V_read          (read           ) [ 000000]
c1_c3_V_read          (read           ) [ 010100]
c1_c2_V_read          (read           ) [ 000000]
c1_c1_V_read          (read           ) [ 000000]
empty                 (read           ) [ 000000]
stream_in_24_data_tm  (extractvalue   ) [ 000000]
stream_in_24_user_V_s (extractvalue   ) [ 010111]
stream_in_24_last_V_s (extractvalue   ) [ 010111]
loc_V                 (trunc          ) [ 000000]
loc_V_1               (partselect     ) [ 000000]
loc_V_2               (partselect     ) [ 010100]
OP1_V                 (zext           ) [ 000000]
OP2_V                 (sext           ) [ 000000]
p_Val2_s              (mul            ) [ 000000]
OP1_V_1               (zext           ) [ 000000]
OP2_V_1               (sext           ) [ 000000]
p_Val2_1              (mul            ) [ 000000]
tmp                   (sext           ) [ 000000]
tmp_4                 (sext           ) [ 000000]
p_Val2_2              (add            ) [ 010100]
OP2_V_3               (sext           ) [ 000000]
p_Val2_8              (mul            ) [ 000000]
OP2_V_4               (sext           ) [ 000000]
p_Val2_9              (mul            ) [ 000000]
tmp_6                 (sext           ) [ 000000]
tmp_1                 (sext           ) [ 000000]
p_Val2_11             (add            ) [ 010100]
OP2_V_6               (sext           ) [ 000000]
p_Val2_17             (mul            ) [ 000000]
OP2_V_7               (sext           ) [ 000000]
p_Val2_16             (mul            ) [ 000000]
tmp_17                (sext           ) [ 000000]
tmp_18                (sext           ) [ 000000]
p_Val2_19             (add            ) [ 010100]
OP1_V_2               (zext           ) [ 000000]
OP2_V_2               (sext           ) [ 000000]
p_Val2_3              (mul            ) [ 000000]
tmp_9                 (sext           ) [ 000000]
tmp_s                 (sext           ) [ 000000]
p_Val2_4              (add            ) [ 000000]
tmp_3                 (bitconcatenate ) [ 000000]
tmp_3_cast            (sext           ) [ 000000]
p_Val2_5              (add            ) [ 000000]
signbit               (bitselect      ) [ 010010]
p_Val2_6              (partselect     ) [ 000000]
tmp_28                (bitselect      ) [ 000000]
tmp_7                 (zext           ) [ 000000]
tmp_29                (bitselect      ) [ 000000]
p_Val2_7              (add            ) [ 010010]
tmp_30                (bitselect      ) [ 000000]
tmp_5                 (xor            ) [ 000000]
carry                 (and            ) [ 000000]
tmp_2                 (partselect     ) [ 000000]
Range1_all_ones       (icmp           ) [ 000000]
Range1_all_zeros      (icmp           ) [ 000000]
deleted_zeros         (select         ) [ 000000]
p_38_i                (and            ) [ 010010]
p_39_demorgan_i       (or             ) [ 010010]
OP2_V_5               (sext           ) [ 000000]
p_Val2_10             (mul            ) [ 000000]
tmp_10                (sext           ) [ 000000]
tmp_11                (sext           ) [ 000000]
p_Val2_12             (add            ) [ 000000]
tmp_12                (bitconcatenate ) [ 000000]
tmp_16_cast           (sext           ) [ 000000]
p_Val2_13             (add            ) [ 000000]
signbit_1             (bitselect      ) [ 010010]
p_Val2_14             (partselect     ) [ 000000]
tmp_32                (bitselect      ) [ 000000]
tmp_13                (zext           ) [ 000000]
tmp_33                (bitselect      ) [ 000000]
p_Val2_15             (add            ) [ 010010]
tmp_34                (bitselect      ) [ 000000]
tmp_14                (xor            ) [ 000000]
carry_1               (and            ) [ 000000]
tmp_15                (partselect     ) [ 000000]
Range1_all_ones_1     (icmp           ) [ 000000]
Range1_all_zeros_1    (icmp           ) [ 000000]
deleted_zeros_1       (select         ) [ 000000]
p_38_i1               (and            ) [ 010010]
p_39_demorgan_i1      (or             ) [ 010010]
OP2_V_8               (sext           ) [ 000000]
p_Val2_18             (mul            ) [ 000000]
tmp_19                (sext           ) [ 000000]
tmp_20                (sext           ) [ 000000]
p_Val2_20             (add            ) [ 000000]
tmp_21                (bitconcatenate ) [ 000000]
tmp_27_cast           (sext           ) [ 000000]
p_Val2_21             (add            ) [ 000000]
signbit_2             (bitselect      ) [ 010010]
p_Val2_22             (partselect     ) [ 000000]
tmp_36                (bitselect      ) [ 000000]
tmp_22                (zext           ) [ 000000]
tmp_37                (bitselect      ) [ 000000]
p_Val2_23             (add            ) [ 010010]
tmp_38                (bitselect      ) [ 000000]
tmp_23                (xor            ) [ 000000]
carry_2               (and            ) [ 000000]
tmp_24                (partselect     ) [ 000000]
Range1_all_ones_2     (icmp           ) [ 000000]
Range1_all_zeros_2    (icmp           ) [ 000000]
deleted_zeros_2       (select         ) [ 000000]
p_38_i2               (and            ) [ 010010]
p_39_demorgan_i2      (or             ) [ 010010]
tmp_8                 (xor            ) [ 000000]
neg_src               (and            ) [ 000000]
signbit_not           (xor            ) [ 000000]
neg_src_5_not         (or             ) [ 000000]
brmerge_i_i_not       (and            ) [ 000000]
p_39_demorgan_i_not   (xor            ) [ 000000]
brmerge               (or             ) [ 000000]
p_mux                 (select         ) [ 000000]
p_s                   (select         ) [ 000000]
out1_V                (select         ) [ 000000]
tmp_16                (xor            ) [ 000000]
neg_src_6             (and            ) [ 000000]
signbit_1_not         (xor            ) [ 000000]
neg_src_not           (or             ) [ 000000]
brmerge_i_i463_not    (and            ) [ 000000]
p_39_demorgan_i461_no (xor            ) [ 000000]
brmerge1              (or             ) [ 000000]
p_mux1                (select         ) [ 000000]
p_1                   (select         ) [ 000000]
out2_V                (select         ) [ 000000]
tmp_25                (xor            ) [ 000000]
neg_src_7             (and            ) [ 000000]
signbit_2_not         (xor            ) [ 000000]
neg_src_6_not         (or             ) [ 000000]
brmerge_i_i484_not    (and            ) [ 000000]
p_39_demorgan_i482_no (xor            ) [ 000000]
brmerge2              (or             ) [ 000000]
p_mux2                (select         ) [ 000000]
p_2                   (select         ) [ 000000]
out3_V                (select         ) [ 000000]
stream_out_24_data_t  (bitconcatenate ) [ 010001]
StgValue_163          (specbitsmap    ) [ 000000]
StgValue_164          (specbitsmap    ) [ 000000]
StgValue_165          (specbitsmap    ) [ 000000]
StgValue_166          (specbitsmap    ) [ 000000]
StgValue_167          (specbitsmap    ) [ 000000]
StgValue_168          (specbitsmap    ) [ 000000]
StgValue_169          (specbitsmap    ) [ 000000]
StgValue_170          (specbitsmap    ) [ 000000]
StgValue_171          (specbitsmap    ) [ 000000]
StgValue_172          (specbitsmap    ) [ 000000]
StgValue_173          (specbitsmap    ) [ 000000]
StgValue_174          (specbitsmap    ) [ 000000]
StgValue_175          (specbitsmap    ) [ 000000]
StgValue_176          (specbitsmap    ) [ 000000]
StgValue_177          (specbitsmap    ) [ 000000]
StgValue_178          (specbitsmap    ) [ 000000]
StgValue_179          (specbitsmap    ) [ 000000]
StgValue_180          (specbitsmap    ) [ 000000]
StgValue_181          (spectopmodule  ) [ 000000]
StgValue_182          (specclockdomain) [ 000000]
StgValue_183          (specinterface  ) [ 000000]
StgValue_184          (specinterface  ) [ 000000]
StgValue_185          (specinterface  ) [ 000000]
StgValue_186          (specinterface  ) [ 000000]
StgValue_187          (specinterface  ) [ 000000]
StgValue_188          (specinterface  ) [ 000000]
StgValue_189          (specinterface  ) [ 000000]
StgValue_190          (specpipeline   ) [ 000000]
StgValue_191          (write          ) [ 000000]
StgValue_192          (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_24_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_24_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_24_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_24_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_24_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c1_c1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c1_c2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c1_c3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c2_c1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c2_c2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c2_c3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c3_c1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c1_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c3_c2_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c2_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="c3_c3_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c3_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_c1_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c1_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_c2_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c2_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_c3_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c3_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_convert_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c3_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c2_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c1_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c3_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c2_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c1_V_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c3_V_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c2_V_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c1_V_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c3_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c2_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c1_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="26" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="0" index="4" bw="24" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="2"/>
<pin id="197" dir="0" index="6" bw="1" slack="2"/>
<pin id="198" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_162/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="stream_in_24_data_tm_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="26" slack="0"/>
<pin id="205" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_data_tm/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="stream_in_24_user_V_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="26" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_s/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stream_in_24_last_V_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="26" slack="0"/>
<pin id="213" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_last_V_s/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="loc_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="loc_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="5" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="loc_V_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="24" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="OP1_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="OP2_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="OP1_V_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="OP2_V_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Val2_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="18" slack="0"/>
<pin id="263" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="OP2_V_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="OP2_V_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Val2_9_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="0"/>
<pin id="281" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="OP2_V_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="OP2_V_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Val2_16_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_16/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_18_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="18" slack="0"/>
<pin id="299" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="OP1_V_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="OP2_V_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="19" slack="1"/>
<pin id="309" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="18" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="1"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_3_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="18" slack="0"/>
<pin id="319" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Val2_5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="20" slack="0"/>
<pin id="323" dir="0" index="1" bw="18" slack="0"/>
<pin id="324" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="signbit_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="20" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Val2_6_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="20" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="5" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_28_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="20" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_29_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="20" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Val2_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_30_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="carry_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="20" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="Range1_all_ones_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="Range1_all_zeros_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="deleted_zeros_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_38_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_39_demorgan_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="OP2_V_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="1"/>
<pin id="433" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_10_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="19" slack="1"/>
<pin id="436" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_12_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_16_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Val2_13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="20" slack="0"/>
<pin id="450" dir="0" index="1" bw="18" slack="0"/>
<pin id="451" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="signbit_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="20" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_1/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_Val2_14_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="20" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="5" slack="0"/>
<pin id="466" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_32_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="20" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_13_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_33_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="20" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Val2_15_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_34_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="carry_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="20" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="Range1_all_ones_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="Range1_all_zeros_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="deleted_zeros_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_38_i1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_39_demorgan_i1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="OP2_V_8_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="1"/>
<pin id="560" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_8/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_19_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="19" slack="1"/>
<pin id="563" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_21_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="18" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="1"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_27_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="18" slack="0"/>
<pin id="573" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_21_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="20" slack="0"/>
<pin id="577" dir="0" index="1" bw="18" slack="0"/>
<pin id="578" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="signbit_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="20" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_2/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Val2_22_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="20" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_22/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_36_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="20" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_22_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_37_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="20" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_Val2_23_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_38_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="4" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_23_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="carry_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_24_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="0" index="1" bw="20" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="Range1_all_ones_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="Range1_all_zeros_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="deleted_zeros_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_38_i2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i2/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_39_demorgan_i2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i2/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="neg_src_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="signbit_not_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_not/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="neg_src_5_not_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_5_not/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="brmerge_i_i_not_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_39_demorgan_i_not_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i_not/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="brmerge_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_mux_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="1"/>
<pin id="724" dir="0" index="2" bw="8" slack="0"/>
<pin id="725" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_s_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="0" index="2" bw="8" slack="1"/>
<pin id="732" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="out1_V_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="8" slack="0"/>
<pin id="739" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out1_V/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_16_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="neg_src_6_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src_6/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="signbit_1_not_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_1_not/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="neg_src_not_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_not/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="brmerge_i_i463_not_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i463_not/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_39_demorgan_i461_no_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i461_no/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="brmerge1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_mux1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="1"/>
<pin id="782" dir="0" index="2" bw="8" slack="0"/>
<pin id="783" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux1/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="0" index="2" bw="8" slack="1"/>
<pin id="790" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="out2_V_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="0"/>
<pin id="796" dir="0" index="2" bw="8" slack="0"/>
<pin id="797" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out2_V/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_25_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="neg_src_7_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src_7/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="signbit_2_not_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_2_not/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="neg_src_6_not_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_6_not/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="brmerge_i_i484_not_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i484_not/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_39_demorgan_i482_no_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i482_no/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="brmerge2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_mux2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="1"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux2/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="p_2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="0" index="2" bw="8" slack="1"/>
<pin id="848" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="out3_V_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="0" index="2" bw="8" slack="0"/>
<pin id="855" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out3_V/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="stream_out_24_data_t_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="24" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="8" slack="0"/>
<pin id="863" dir="0" index="3" bw="8" slack="0"/>
<pin id="864" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="stream_out_24_data_t/4 "/>
</bind>
</comp>

<comp id="870" class="1007" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="10" slack="0"/>
<pin id="873" dir="0" index="2" bw="18" slack="0"/>
<pin id="874" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_s/2 tmp/2 p_Val2_2/2 "/>
</bind>
</comp>

<comp id="878" class="1007" name="grp_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="10" slack="0"/>
<pin id="881" dir="0" index="2" bw="18" slack="0"/>
<pin id="882" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_8/2 tmp_6/2 p_Val2_11/2 "/>
</bind>
</comp>

<comp id="886" class="1007" name="grp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="10" slack="0"/>
<pin id="889" dir="0" index="2" bw="18" slack="0"/>
<pin id="890" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_17/2 tmp_17/2 p_Val2_19/2 "/>
</bind>
</comp>

<comp id="894" class="1007" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="10" slack="0"/>
<pin id="897" dir="0" index="2" bw="19" slack="0"/>
<pin id="898" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3/3 tmp_s/3 p_Val2_4/3 "/>
</bind>
</comp>

<comp id="904" class="1007" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="10" slack="0"/>
<pin id="907" dir="0" index="2" bw="19" slack="0"/>
<pin id="908" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_10/3 tmp_11/3 p_Val2_12/3 "/>
</bind>
</comp>

<comp id="914" class="1007" name="grp_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="10" slack="0"/>
<pin id="917" dir="0" index="2" bw="19" slack="0"/>
<pin id="918" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_18/3 tmp_20/3 p_Val2_20/3 "/>
</bind>
</comp>

<comp id="924" class="1005" name="bias_c3_V_read_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="1"/>
<pin id="926" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bias_c3_V_read "/>
</bind>
</comp>

<comp id="929" class="1005" name="bias_c2_V_read_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="1"/>
<pin id="931" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bias_c2_V_read "/>
</bind>
</comp>

<comp id="934" class="1005" name="bias_c1_V_read_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="1"/>
<pin id="936" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bias_c1_V_read "/>
</bind>
</comp>

<comp id="939" class="1005" name="c3_c3_V_read_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="1"/>
<pin id="941" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_c3_V_read "/>
</bind>
</comp>

<comp id="944" class="1005" name="c2_c3_V_read_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="1"/>
<pin id="946" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c2_c3_V_read "/>
</bind>
</comp>

<comp id="949" class="1005" name="c1_c3_V_read_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="1"/>
<pin id="951" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c1_c3_V_read "/>
</bind>
</comp>

<comp id="954" class="1005" name="stream_in_24_user_V_s_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="2"/>
<pin id="956" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stream_in_24_user_V_s "/>
</bind>
</comp>

<comp id="959" class="1005" name="stream_in_24_last_V_s_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="2"/>
<pin id="961" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_s "/>
</bind>
</comp>

<comp id="964" class="1005" name="loc_V_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="p_Val2_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="19" slack="1"/>
<pin id="971" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="p_Val2_11_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="19" slack="1"/>
<pin id="976" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="979" class="1005" name="p_Val2_19_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="19" slack="1"/>
<pin id="981" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="984" class="1005" name="signbit_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="990" class="1005" name="p_Val2_7_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="1"/>
<pin id="992" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="996" class="1005" name="p_38_i_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i "/>
</bind>
</comp>

<comp id="1002" class="1005" name="p_39_demorgan_i_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_39_demorgan_i "/>
</bind>
</comp>

<comp id="1008" class="1005" name="signbit_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="p_Val2_15_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="p_38_i1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="p_39_demorgan_i1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_39_demorgan_i1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="signbit_2_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="p_Val2_23_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="1"/>
<pin id="1040" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="p_38_i2_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_39_demorgan_i2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_39_demorgan_i2 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="stream_out_24_data_t_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="24" slack="1"/>
<pin id="1058" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="stream_out_24_data_t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="199"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="180" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="180" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="180" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="203" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="203" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="203" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="215" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="174" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="219" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="168" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="156" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="150" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="247" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="138" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="132" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="247" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="321" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="321" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="351" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="334" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="355" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="321" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="403"><net_src comp="389" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="389" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="383" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="383" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="399" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="411" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="326" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="448" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="54" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="54" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="448" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="478" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="461" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="60" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="482" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="448" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="46" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="530"><net_src comp="516" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="516" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="510" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="526" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="510" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="526" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="453" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="569"><net_src comp="50" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="52" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="574"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="56" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="575" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="42" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="54" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="54" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="575" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="44" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="605" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="588" pin="4"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="62" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="60" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="64" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="609" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="66" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="575" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="46" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="56" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="657"><net_src comp="643" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="643" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="637" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="653" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="659" pin="2"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="637" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="653" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="665" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="580" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="64" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="685" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="64" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="700" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="705" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="72" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="690" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="52" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="715" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="721" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="728" pin="3"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="64" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="64" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="64" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="758" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="763" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="72" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="748" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="52" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="798"><net_src comp="773" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="779" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="786" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="64" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="64" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="64" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="816" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="826" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="821" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="72" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="806" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="52" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="831" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="837" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="844" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="865"><net_src comp="74" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="851" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="793" pin="3"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="735" pin="3"/><net_sink comp="859" pin=3"/></net>

<net id="869"><net_src comp="859" pin="4"/><net_sink comp="190" pin=4"/></net>

<net id="875"><net_src comp="239" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="243" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="261" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="883"><net_src comp="239" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="265" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="279" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="891"><net_src comp="239" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="283" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="297" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="301" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="304" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="307" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="894" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="903"><net_src comp="894" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="909"><net_src comp="301" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="431" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="434" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="912"><net_src comp="904" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="913"><net_src comp="904" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="919"><net_src comp="301" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="558" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="561" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="922"><net_src comp="914" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="923"><net_src comp="914" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="927"><net_src comp="108" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="932"><net_src comp="114" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="937"><net_src comp="120" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="942"><net_src comp="126" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="947"><net_src comp="144" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="952"><net_src comp="162" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="957"><net_src comp="207" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="962"><net_src comp="211" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="967"><net_src comp="229" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="972"><net_src comp="870" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="977"><net_src comp="878" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="982"><net_src comp="886" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="987"><net_src comp="326" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="993"><net_src comp="363" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="999"><net_src comp="419" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1005"><net_src comp="425" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1011"><net_src comp="453" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1017"><net_src comp="490" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="1023"><net_src comp="546" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1029"><net_src comp="552" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1035"><net_src comp="580" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1041"><net_src comp="617" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="1047"><net_src comp="673" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1053"><net_src comp="679" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1059"><net_src comp="859" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="190" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_24_data | {5 }
	Port: stream_out_24_user_V | {5 }
	Port: stream_out_24_last_V | {5 }
 - Input state : 
	Port: color_convert : stream_in_24_data | {1 }
	Port: color_convert : stream_in_24_user_V | {1 }
	Port: color_convert : stream_in_24_last_V | {1 }
	Port: color_convert : c1_c1_V | {1 }
	Port: color_convert : c1_c2_V | {1 }
	Port: color_convert : c1_c3_V | {1 }
	Port: color_convert : c2_c1_V | {1 }
	Port: color_convert : c2_c2_V | {1 }
	Port: color_convert : c2_c3_V | {1 }
	Port: color_convert : c3_c1_V | {1 }
	Port: color_convert : c3_c2_V | {1 }
	Port: color_convert : c3_c3_V | {1 }
	Port: color_convert : bias_c1_V | {1 }
	Port: color_convert : bias_c2_V | {1 }
	Port: color_convert : bias_c3_V | {1 }
  - Chain level:
	State 1
	State 2
		loc_V : 1
		loc_V_1 : 1
		loc_V_2 : 1
		OP1_V : 2
		p_Val2_s : 3
		OP1_V_1 : 2
		p_Val2_1 : 3
		tmp : 4
		tmp_4 : 4
		p_Val2_2 : 5
		p_Val2_8 : 3
		p_Val2_9 : 3
		tmp_6 : 4
		tmp_1 : 4
		p_Val2_11 : 5
		p_Val2_17 : 3
		p_Val2_16 : 3
		tmp_17 : 4
		tmp_18 : 4
		p_Val2_19 : 5
	State 3
		p_Val2_3 : 1
		tmp_s : 2
		p_Val2_4 : 3
		tmp_3_cast : 1
		p_Val2_5 : 4
		signbit : 5
		p_Val2_6 : 5
		tmp_28 : 4
		tmp_7 : 5
		tmp_29 : 5
		p_Val2_7 : 6
		tmp_30 : 7
		tmp_5 : 8
		carry : 8
		tmp_2 : 5
		Range1_all_ones : 6
		Range1_all_zeros : 6
		deleted_zeros : 8
		p_38_i : 8
		p_39_demorgan_i : 9
		p_Val2_10 : 1
		tmp_11 : 2
		p_Val2_12 : 3
		tmp_16_cast : 1
		p_Val2_13 : 4
		signbit_1 : 5
		p_Val2_14 : 5
		tmp_32 : 4
		tmp_13 : 5
		tmp_33 : 5
		p_Val2_15 : 6
		tmp_34 : 7
		tmp_14 : 8
		carry_1 : 8
		tmp_15 : 5
		Range1_all_ones_1 : 6
		Range1_all_zeros_1 : 6
		deleted_zeros_1 : 8
		p_38_i1 : 8
		p_39_demorgan_i1 : 9
		p_Val2_18 : 1
		tmp_20 : 2
		p_Val2_20 : 3
		tmp_27_cast : 1
		p_Val2_21 : 4
		signbit_2 : 5
		p_Val2_22 : 5
		tmp_36 : 4
		tmp_22 : 5
		tmp_37 : 5
		p_Val2_23 : 6
		tmp_38 : 7
		tmp_23 : 8
		carry_2 : 8
		tmp_24 : 5
		Range1_all_ones_2 : 6
		Range1_all_zeros_2 : 6
		deleted_zeros_2 : 8
		p_38_i2 : 8
		p_39_demorgan_i2 : 9
	State 4
		out1_V : 1
		out2_V : 1
		out3_V : 1
		stream_out_24_data_t : 2
		StgValue_162 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_1_fu_255       |    0    |    0    |    62   |
|    mul   |        p_Val2_9_fu_273       |    0    |    0    |    62   |
|          |       p_Val2_16_fu_291       |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_5_fu_321       |    0    |    0    |    27   |
|          |        p_Val2_7_fu_363       |    0    |    0    |    15   |
|    add   |       p_Val2_13_fu_448       |    0    |    0    |    27   |
|          |       p_Val2_15_fu_490       |    0    |    0    |    15   |
|          |       p_Val2_21_fu_575       |    0    |    0    |    27   |
|          |       p_Val2_23_fu_617       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_411     |    0    |    0    |    2    |
|          |    deleted_zeros_1_fu_538    |    0    |    0    |    2    |
|          |    deleted_zeros_2_fu_665    |    0    |    0    |    2    |
|          |         p_mux_fu_721         |    0    |    0    |    8    |
|          |          p_s_fu_728          |    0    |    0    |    8    |
|  select  |         out1_V_fu_735        |    0    |    0    |    8    |
|          |         p_mux1_fu_779        |    0    |    0    |    8    |
|          |          p_1_fu_786          |    0    |    0    |    8    |
|          |         out2_V_fu_793        |    0    |    0    |    8    |
|          |         p_mux2_fu_837        |    0    |    0    |    8    |
|          |          p_2_fu_844          |    0    |    0    |    8    |
|          |         out3_V_fu_851        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |    Range1_all_ones_fu_399    |    0    |    0    |    9    |
|          |    Range1_all_zeros_fu_405   |    0    |    0    |    9    |
|   icmp   |   Range1_all_ones_1_fu_526   |    0    |    0    |    9    |
|          |   Range1_all_zeros_1_fu_532  |    0    |    0    |    9    |
|          |   Range1_all_ones_2_fu_653   |    0    |    0    |    9    |
|          |   Range1_all_zeros_2_fu_659  |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_377         |    0    |    0    |    2    |
|          |         tmp_14_fu_504        |    0    |    0    |    2    |
|          |         tmp_23_fu_631        |    0    |    0    |    2    |
|          |         tmp_8_fu_685         |    0    |    0    |    2    |
|          |      signbit_not_fu_695      |    0    |    0    |    2    |
|    xor   |  p_39_demorgan_i_not_fu_710  |    0    |    0    |    2    |
|          |         tmp_16_fu_743        |    0    |    0    |    2    |
|          |     signbit_1_not_fu_753     |    0    |    0    |    2    |
|          | p_39_demorgan_i461_no_fu_768 |    0    |    0    |    2    |
|          |         tmp_25_fu_801        |    0    |    0    |    2    |
|          |     signbit_2_not_fu_811     |    0    |    0    |    2    |
|          | p_39_demorgan_i482_no_fu_826 |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_383         |    0    |    0    |    2    |
|          |         p_38_i_fu_419        |    0    |    0    |    2    |
|          |        carry_1_fu_510        |    0    |    0    |    2    |
|          |        p_38_i1_fu_546        |    0    |    0    |    2    |
|          |        carry_2_fu_637        |    0    |    0    |    2    |
|    and   |        p_38_i2_fu_673        |    0    |    0    |    2    |
|          |        neg_src_fu_690        |    0    |    0    |    2    |
|          |    brmerge_i_i_not_fu_705    |    0    |    0    |    2    |
|          |       neg_src_6_fu_748       |    0    |    0    |    2    |
|          |   brmerge_i_i463_not_fu_763  |    0    |    0    |    2    |
|          |       neg_src_7_fu_806       |    0    |    0    |    2    |
|          |   brmerge_i_i484_not_fu_821  |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |    p_39_demorgan_i_fu_425    |    0    |    0    |    2    |
|          |    p_39_demorgan_i1_fu_552   |    0    |    0    |    2    |
|          |    p_39_demorgan_i2_fu_679   |    0    |    0    |    2    |
|          |     neg_src_5_not_fu_700     |    0    |    0    |    2    |
|    or    |        brmerge_fu_715        |    0    |    0    |    2    |
|          |      neg_src_not_fu_758      |    0    |    0    |    2    |
|          |        brmerge1_fu_773       |    0    |    0    |    2    |
|          |     neg_src_6_not_fu_816     |    0    |    0    |    2    |
|          |        brmerge2_fu_831       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_870          |    1    |    0    |    0    |
|          |          grp_fu_878          |    1    |    0    |    0    |
|  muladd  |          grp_fu_886          |    1    |    0    |    0    |
|          |          grp_fu_894          |    1    |    0    |    0    |
|          |          grp_fu_904          |    1    |    0    |    0    |
|          |          grp_fu_914          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        grp_read_fu_108       |    0    |    0    |    0    |
|          |        grp_read_fu_114       |    0    |    0    |    0    |
|          |        grp_read_fu_120       |    0    |    0    |    0    |
|          |        grp_read_fu_126       |    0    |    0    |    0    |
|          |        grp_read_fu_132       |    0    |    0    |    0    |
|          |        grp_read_fu_138       |    0    |    0    |    0    |
|   read   |        grp_read_fu_144       |    0    |    0    |    0    |
|          |        grp_read_fu_150       |    0    |    0    |    0    |
|          |        grp_read_fu_156       |    0    |    0    |    0    |
|          |        grp_read_fu_162       |    0    |    0    |    0    |
|          |        grp_read_fu_168       |    0    |    0    |    0    |
|          |        grp_read_fu_174       |    0    |    0    |    0    |
|          |        grp_read_fu_180       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_190       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  stream_in_24_data_tm_fu_203 |    0    |    0    |    0    |
|extractvalue| stream_in_24_user_V_s_fu_207 |    0    |    0    |    0    |
|          | stream_in_24_last_V_s_fu_211 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         loc_V_fu_215         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        loc_V_1_fu_219        |    0    |    0    |    0    |
|          |        loc_V_2_fu_229        |    0    |    0    |    0    |
|          |        p_Val2_6_fu_334       |    0    |    0    |    0    |
|partselect|         tmp_2_fu_389         |    0    |    0    |    0    |
|          |       p_Val2_14_fu_461       |    0    |    0    |    0    |
|          |         tmp_15_fu_516        |    0    |    0    |    0    |
|          |       p_Val2_22_fu_588       |    0    |    0    |    0    |
|          |         tmp_24_fu_643        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         OP1_V_fu_239         |    0    |    0    |    0    |
|          |        OP1_V_1_fu_247        |    0    |    0    |    0    |
|   zext   |        OP1_V_2_fu_301        |    0    |    0    |    0    |
|          |         tmp_7_fu_351         |    0    |    0    |    0    |
|          |         tmp_13_fu_478        |    0    |    0    |    0    |
|          |         tmp_22_fu_605        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         OP2_V_fu_243         |    0    |    0    |    0    |
|          |        OP2_V_1_fu_251        |    0    |    0    |    0    |
|          |         tmp_4_fu_261         |    0    |    0    |    0    |
|          |        OP2_V_3_fu_265        |    0    |    0    |    0    |
|          |        OP2_V_4_fu_269        |    0    |    0    |    0    |
|          |         tmp_1_fu_279         |    0    |    0    |    0    |
|          |        OP2_V_6_fu_283        |    0    |    0    |    0    |
|          |        OP2_V_7_fu_287        |    0    |    0    |    0    |
|   sext   |         tmp_18_fu_297        |    0    |    0    |    0    |
|          |        OP2_V_2_fu_304        |    0    |    0    |    0    |
|          |         tmp_9_fu_307         |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_317      |    0    |    0    |    0    |
|          |        OP2_V_5_fu_431        |    0    |    0    |    0    |
|          |         tmp_10_fu_434        |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_444      |    0    |    0    |    0    |
|          |        OP2_V_8_fu_558        |    0    |    0    |    0    |
|          |         tmp_19_fu_561        |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_571      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_310         |    0    |    0    |    0    |
|bitconcatenate|         tmp_12_fu_437        |    0    |    0    |    0    |
|          |         tmp_21_fu_564        |    0    |    0    |    0    |
|          |  stream_out_24_data_t_fu_859 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        signbit_fu_326        |    0    |    0    |    0    |
|          |         tmp_28_fu_344        |    0    |    0    |    0    |
|          |         tmp_29_fu_355        |    0    |    0    |    0    |
|          |         tmp_30_fu_369        |    0    |    0    |    0    |
|          |       signbit_1_fu_453       |    0    |    0    |    0    |
| bitselect|         tmp_32_fu_471        |    0    |    0    |    0    |
|          |         tmp_33_fu_482        |    0    |    0    |    0    |
|          |         tmp_34_fu_496        |    0    |    0    |    0    |
|          |       signbit_2_fu_580       |    0    |    0    |    0    |
|          |         tmp_36_fu_598        |    0    |    0    |    0    |
|          |         tmp_37_fu_609        |    0    |    0    |    0    |
|          |         tmp_38_fu_623        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   510   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bias_c1_V_read_reg_934   |   10   |
|    bias_c2_V_read_reg_929   |   10   |
|    bias_c3_V_read_reg_924   |   10   |
|     c1_c3_V_read_reg_949    |   10   |
|     c2_c3_V_read_reg_944    |   10   |
|     c3_c3_V_read_reg_939    |   10   |
|       loc_V_2_reg_964       |    8   |
|       p_38_i1_reg_1020      |    1   |
|       p_38_i2_reg_1044      |    1   |
|        p_38_i_reg_996       |    1   |
|  p_39_demorgan_i1_reg_1026  |    1   |
|  p_39_demorgan_i2_reg_1050  |    1   |
|   p_39_demorgan_i_reg_1002  |    1   |
|      p_Val2_11_reg_974      |   19   |
|      p_Val2_15_reg_1014     |    8   |
|      p_Val2_19_reg_979      |   19   |
|      p_Val2_23_reg_1038     |    8   |
|       p_Val2_2_reg_969      |   19   |
|       p_Val2_7_reg_990      |    8   |
|      signbit_1_reg_1008     |    1   |
|      signbit_2_reg_1032     |    1   |
|       signbit_reg_984       |    1   |
|stream_in_24_last_V_s_reg_959|    1   |
|stream_in_24_user_V_s_reg_954|    1   |
|stream_out_24_data_t_reg_1056|   24   |
+-----------------------------+--------+
|            Total            |   184  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_190 |  p4  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   510  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |   184  |   519  |
+-----------+--------+--------+--------+--------+
