Analysis & Synthesis report for DE0Nano_NIOSII
Sat Jul 22 20:41:58 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_next
 11. State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_state
 12. State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|i_next
 13. State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|i_state
 14. State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 25. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0941:auto_generated
 30. Source assignments for niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 31. Source assignments for niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 33. Source assignments for niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 34. Source assignments for niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 35. Source assignments for niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 36. Source assignments for niosII:u0|niosII_sdram:sdram
 37. Source assignments for niosII:u0|niosII_sys_pll:sys_pll
 38. Source assignments for niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3
 39. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 43. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 44. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 45. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 46. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 47. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 48. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 49. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008
 50. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_009
 51. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_010
 52. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_011
 53. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_012
 54. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 71. Source assignments for niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 72. Source assignments for niosII:u0|altera_reset_controller:rst_controller
 73. Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for niosII:u0|altera_reset_controller:rst_controller_001
 76. Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Source assignments for niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a
 81. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b
 83. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 85. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram
 86. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 88. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 89. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 90. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 91. Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy
 92. Parameter Settings for User Entity Instance: niosII:u0|niosII_epcs:epcs
 93. Parameter Settings for User Entity Instance: niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom
 94. Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo
 95. Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo
 96. Parameter Settings for User Entity Instance: niosII:u0|niosII_port_gpio_0:port_gpio_0
 97. Parameter Settings for User Entity Instance: niosII:u0|niosII_port_key:port_key
 98. Parameter Settings for User Entity Instance: niosII:u0|niosII_port_led:port_led
 99. Parameter Settings for User Entity Instance: niosII:u0|niosII_port_sw:port_sw
100. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0
101. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
102. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
103. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
104. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
105. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
106. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
107. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
108. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
109. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1
110. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer
111. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
112. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
113. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
114. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer
115. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
116. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
117. Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
118. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
119. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
120. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
121. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator
122. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator
123. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator
124. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator
125. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator
126. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator
127. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator
128. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
129. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator
130. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator
131. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
132. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
133. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
134. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
135. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
136. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo
139. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent
140. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent
143. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent
146. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent
149. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent
152. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent
155. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent
158. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
161. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent
164. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo
167. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent
168. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo
171. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
172. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
175. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
176. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_004|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_005|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_008|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_009|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_011|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_012|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_014|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
194. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
195. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
206. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
207. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
208. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
209. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
210. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
211. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
212. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
213. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
214. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
215. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
216. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
217. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
218. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
219. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
220. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
221. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
222. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
225. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
229. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
233. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
234. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
235. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
236. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
237. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
238. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
239. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
240. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
241. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
242. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
243. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
244. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
245. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
246. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
247. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
248. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
249. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
250. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
251. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011
252. Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
253. Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer
254. Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
255. Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001
256. Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
257. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller
258. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
259. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
260. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001
261. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
262. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
263. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_002
264. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
265. Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
266. altsyncram Parameter Settings by Entity Instance
267. scfifo Parameter Settings by Entity Instance
268. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
269. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_002"
270. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
271. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001"
272. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
273. Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller"
274. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
275. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
276. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
277. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
278. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
279. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
280. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
281. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
282. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
283. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
284. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
285. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
286. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
287. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
288. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode"
289. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode"
290. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode"
291. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode"
292. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode"
293. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
295. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
296. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
297. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
298. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo"
299. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo"
300. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent"
301. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo"
302. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo"
303. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent"
304. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
305. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
306. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo"
307. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent"
308. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo"
309. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent"
310. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo"
311. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent"
312. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo"
313. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent"
314. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo"
315. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent"
316. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo"
317. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent"
318. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo"
319. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent"
320. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo"
321. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
322. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
323. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
324. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
325. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
326. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
327. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator"
328. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator"
329. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
330. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator"
331. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator"
332. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator"
333. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator"
334. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator"
335. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator"
336. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator"
337. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
338. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
339. Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
340. Port Connectivity Checks: "niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_altpll_8ra2:sd1"
341. Port Connectivity Checks: "niosII:u0|niosII_sys_pll:sys_pll"
342. Port Connectivity Checks: "niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module"
343. Port Connectivity Checks: "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
344. Port Connectivity Checks: "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
345. Port Connectivity Checks: "niosII:u0|niosII_jtag:jtag"
346. Port Connectivity Checks: "niosII:u0|niosII_epcs:epcs"
347. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy"
348. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
349. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
350. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib"
351. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc"
352. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
353. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"
354. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk"
355. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk"
356. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug"
357. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci"
358. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench"
359. Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu"
360. Port Connectivity Checks: "niosII:u0"
361. Post-Synthesis Netlist Statistics for Top Partition
362. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
363. Elapsed Time Per Partition
364. Analysis & Synthesis Messages
365. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 22 20:41:58 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE0Nano_NIOSII                              ;
; Top-level Entity Name              ; DE0Nano_NIOSII                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,352                                       ;
;     Total combinational functions  ; 3,348                                       ;
;     Dedicated logic registers      ; 2,808                                       ;
; Total registers                    ; 2808                                        ;
; Total pins                         ; 94                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 23,552                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0Nano_NIOSII     ; DE0Nano_NIOSII     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                      ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/niosii.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/niosii.v                                                                     ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                           ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_irq_clock_crosser.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_irq_clock_crosser.sv                                       ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                       ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv                                    ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                               ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                     ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_translator.sv                                ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                      ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                                 ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_width_adapter.sv                                    ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.v                                         ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_reset_synchronizer.v                                       ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v                                   ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_counters.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_counters.v                                        ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v                                 ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_sync_fifo.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/altera_up_sync_fifo.v                                             ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu.v                                                      ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.v                                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v                               ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v                              ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v                                       ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_epcs.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_epcs.v                                                     ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_epcs_boot_rom.hex                                          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_epcs_boot_rom.hex                                          ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_irq_mapper.sv                                              ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_jtag.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_jtag.v                                                     ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                        ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                      ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                             ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv                         ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                               ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv                           ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                                ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv                            ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                            ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv                            ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv                            ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                             ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv                         ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv                         ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                               ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv                           ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_gpio_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_gpio_0.v                                              ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_key.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_key.v                                                 ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_led.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_led.v                                                 ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_sw.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_port_sw.v                                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_rs232_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_rs232_0.v                                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_sdram.v                                                    ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_id.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_id.v                                                   ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_pll.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_pll.v                                                  ; niosII      ;
; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/projects/de0_nano_systembuilder/codegenerated/de0_nano/de0nano_niosii/db/ip/niosii/submodules/niosii_timer_0.v                                                  ; niosII      ;
; de0nano_niosii.v                                                                                                                                                                  ; yes             ; Auto-Found Verilog HDL File                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v                                                                          ;             ;
; altsyncram.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                             ;             ;
; stratix_ram_block.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                      ;             ;
; lpm_mux.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                ;             ;
; lpm_decode.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                             ;             ;
; aglobal170.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                                             ;             ;
; a_rdenreg.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                              ;             ;
; altrom.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                 ;             ;
; altram.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                                                                 ;             ;
; altdpram.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                               ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_6mc1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                  ;             ;
; db/altsyncram_ac71.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_ac71.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                          ;             ;
; db/altsyncram_0941.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_0941.tdf                                                                    ;             ;
; scfifo.tdf                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                 ;             ;
; a_regfifo.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                              ;             ;
; a_dpfifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                               ;             ;
; a_i2fifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                               ;             ;
; a_fffifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                               ;             ;
; a_f2fifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                               ;             ;
; db/scfifo_jr21.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_jr21.tdf                                                                        ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_do7.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_do7.tdf                                                                           ;             ;
; db/altsyncram_nio1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_nio1.tdf                                                                    ;             ;
; db/cntr_1ob.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_1ob.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                        ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                              ;             ;
; altera_fabric_endpoint.vhd                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                 ;             ;
; db/scfifo_a341.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_a341.tdf                                                                        ;             ;
; db/a_dpfifo_tq31.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf                                                                      ;             ;
; db/altsyncram_dqb1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf                                                                    ;             ;
; db/cmpr_ks8.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cmpr_ks8.tdf                                                                           ;             ;
; db/cntr_v9b.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_v9b.tdf                                                                           ;             ;
; db/cntr_ca7.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_ca7.tdf                                                                           ;             ;
; db/cntr_0ab.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_0ab.tdf                                                                           ;             ;
; altera_std_synchronizer_bundle.v                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                           ;             ;
; sld_hub.vhd                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                ; altera_sld  ;
; db/ip/sldaac3538a/alt_sld_fab.v                                                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                             ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,352                                                                            ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 3348                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 1696                                                                             ;
;     -- 3 input functions                    ; 963                                                                              ;
;     -- <=2 input functions                  ; 689                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 3062                                                                             ;
;     -- arithmetic mode                      ; 286                                                                              ;
;                                             ;                                                                                  ;
; Total registers                             ; 2808                                                                             ;
;     -- Dedicated logic registers            ; 2808                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 94                                                                               ;
; Total memory bits                           ; 23552                                                                            ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_altpll_8ra2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2574                                                                             ;
; Total fan-out                               ; 23111                                                                            ;
; Average fan-out                             ; 3.51                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |DE0Nano_NIOSII                                                                                                                         ; 3348 (1)            ; 2808 (0)                  ; 23552       ; 0            ; 0       ; 0         ; 94   ; 0            ; |DE0Nano_NIOSII                                                                                                                                                                                                                                                                                                                                            ; DE0Nano_NIOSII                           ; work         ;
;    |niosII:u0|                                                                                                                          ; 3198 (0)            ; 2723 (0)                  ; 23552       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0                                                                                                                                                                                                                                                                                                                                  ; niosII                                   ; niosII       ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                 ; niosII       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle           ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                              ; altera_std_synchronizer                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                        ; altera_irq_clock_crosser                 ; niosII       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; altera_std_synchronizer_bundle           ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; altera_std_synchronizer                  ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                       ; altera_reset_controller                  ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                ; niosII       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                       ; altera_reset_controller                  ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                ; niosII       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller                  ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                ; niosII       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; niosII       ;
;       |niosII_cpu:cpu|                                                                                                                  ; 1030 (0)            ; 600 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu                                                                                                                                                                                                                                                                                                                   ; niosII_cpu                               ; niosII       ;
;          |niosII_cpu_cpu:cpu|                                                                                                           ; 1030 (731)          ; 600 (327)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                ; niosII_cpu_cpu                           ; niosII       ;
;             |niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|                                                                     ; 299 (41)            ; 273 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci                                                                                                                                                                                                                                          ; niosII_cpu_cpu_nios2_oci                 ; niosII       ;
;                |niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|                                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper                                                                                                                                                                ; niosII_cpu_cpu_debug_slave_wrapper       ; niosII       ;
;                   |niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|                                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk                                                                                        ; niosII_cpu_cpu_debug_slave_sysclk        ; niosII       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                   ; altera_std_synchronizer                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                   ; altera_std_synchronizer                  ; work         ;
;                   |niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|                                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck                                                                                              ; niosII_cpu_cpu_debug_slave_tck           ; niosII       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                         ; altera_std_synchronizer                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                         ; altera_std_synchronizer                  ; work         ;
;                   |sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy                                                                                                          ; sld_virtual_jtag_basic                   ; work         ;
;                |niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|                                                    ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg                                                                                                                                                                      ; niosII_cpu_cpu_nios2_avalon_reg          ; niosII       ;
;                |niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|                                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break                                                                                                                                                                        ; niosII_cpu_cpu_nios2_oci_break           ; niosII       ;
;                |niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|                                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug                                                                                                                                                                        ; niosII_cpu_cpu_nios2_oci_debug           ; niosII       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                  ; work         ;
;                |niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|                                                            ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem                                                                                                                                                                              ; niosII_cpu_cpu_nios2_ocimem              ; niosII       ;
;                   |niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram                                                                                                             ; niosII_cpu_cpu_ociram_sp_ram_module      ; niosII       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                   ; altsyncram                               ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                    ; altsyncram_ac71                          ; work         ;
;             |niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a                                                                                                                                                                                                                           ; niosII_cpu_cpu_register_bank_a_module    ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                  ; altsyncram_6mc1                          ; work         ;
;             |niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b                                                                                                                                                                                                                           ; niosII_cpu_cpu_register_bank_b_module    ; niosII       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                  ; altsyncram_6mc1                          ; work         ;
;       |niosII_epcs:epcs|                                                                                                                ; 145 (32)            ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs                                                                                                                                                                                                                                                                                                                 ; niosII_epcs                              ; niosII       ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                  ; altsyncram                               ; work         ;
;             |altsyncram_0941:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0941:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_0941                          ; work         ;
;          |niosII_epcs_sub:the_niosII_epcs_sub|                                                                                          ; 113 (113)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub                                                                                                                                                                                                                                                                             ; niosII_epcs_sub                          ; niosII       ;
;       |niosII_jtag:jtag|                                                                                                                ; 140 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag                                                                                                                                                                                                                                                                                                                 ; niosII_jtag                              ; niosII       ;
;          |alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|                                                                              ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                        ; work         ;
;          |niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r                                                                                                                                                                                                                                                                   ; niosII_jtag_scfifo_r                     ; niosII       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                      ; scfifo                                   ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                           ; scfifo_jr21                              ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                      ; a_dpfifo_l011                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                              ; a_fefifo_7cf                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                         ; cntr_do7                                 ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                              ; altsyncram_nio1                          ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                ; cntr_1ob                                 ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                      ; cntr_1ob                                 ; work         ;
;          |niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w                                                                                                                                                                                                                                                                   ; niosII_jtag_scfifo_w                     ; niosII       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                      ; scfifo                                   ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                           ; scfifo_jr21                              ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                      ; a_dpfifo_l011                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                              ; a_fefifo_7cf                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                         ; cntr_do7                                 ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                              ; altsyncram_nio1                          ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                ; cntr_1ob                                 ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                      ; cntr_1ob                                 ; work         ;
;       |niosII_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 901 (0)             ; 948 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; niosII_mm_interconnect_0                 ; niosII       ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|                                                                ; 68 (68)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                                                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|                                                                ; 48 (48)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|                                                     ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|                                                     ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 67 (67)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|                                                                       ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                    ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 64 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 22 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 5 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 30 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 50 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 10 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser ; niosII       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 34 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser           ; niosII       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; niosII       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; niosII       ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent               ; niosII       ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; niosII       ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                            ; altera_merlin_master_translator          ; niosII       ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                     ; altera_merlin_master_translator          ; niosII       ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                ; niosII       ;
;          |altera_merlin_slave_agent:epcs_epcs_control_port_agent|                                                                       ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor         ; niosII       ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                ; niosII       ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 20 (12)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor         ; niosII       ;
;          |altera_merlin_slave_agent:sys_pll_pll_slave_agent|                                                                            ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; niosII       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor         ; niosII       ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                ; niosII       ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                                                             ; 5 (5)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator|                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator|                                                ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator|                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator|                                                 ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator|                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:sys_id_control_slave_translator|                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:sys_pll_pll_slave_translator|                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator           ; niosII       ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 45 (45)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter              ; niosII       ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter              ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; niosII_mm_interconnect_0_cmd_demux       ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_cmd_demux_001   ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|                                                                             ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_cmd_mux_008     ; niosII       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                 ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|                                                                             ; 37 (33)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_cmd_mux_008     ; niosII       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                 ; niosII       ;
;          |niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|                                                                             ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_cmd_mux_008     ; niosII       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                 ; niosII       ;
;          |niosII_mm_interconnect_0_router:router|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; niosII_mm_interconnect_0_router          ; niosII       ;
;          |niosII_mm_interconnect_0_router_001:router_001|                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                        ; niosII_mm_interconnect_0_router_001      ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_rsp_demux_008   ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_009|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_009                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_rsp_demux_008   ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_011|                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_011                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_rsp_demux_008   ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 152 (152)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; niosII_mm_interconnect_0_rsp_mux         ; niosII       ;
;          |niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                      ; niosII_mm_interconnect_0_rsp_mux_001     ; niosII       ;
;       |niosII_port_gpio_0:port_gpio_0|                                                                                                  ; 69 (69)             ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0                                                                                                                                                                                                                                                                                                   ; niosII_port_gpio_0                       ; niosII       ;
;       |niosII_port_key:port_key|                                                                                                        ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_port_key:port_key                                                                                                                                                                                                                                                                                                         ; niosII_port_key                          ; niosII       ;
;       |niosII_port_led:port_led|                                                                                                        ; 20 (20)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_port_led:port_led                                                                                                                                                                                                                                                                                                         ; niosII_port_led                          ; niosII       ;
;       |niosII_port_sw:port_sw|                                                                                                          ; 5 (5)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_port_sw:port_sw                                                                                                                                                                                                                                                                                                           ; niosII_port_sw                           ; niosII       ;
;       |niosII_rs232_0:rs232_0|                                                                                                          ; 224 (26)            ; 168 (33)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                           ; niosII_rs232_0                           ; niosII       ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 100 (23)            ; 67 (18)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                     ; altera_up_rs232_in_deserializer          ; niosII       ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 25 (25)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                          ; altera_up_rs232_counters                 ; niosII       ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 52 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                   ; altera_up_sync_fifo                      ; niosII       ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 52 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                  ; scfifo                                   ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 52 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                       ; scfifo_a341                              ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 52 (29)             ; 33 (13)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                  ; a_dpfifo_tq31                            ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                          ; altsyncram_dqb1                          ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                  ; cntr_0ab                                 ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                           ; cntr_ca7                                 ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                              ; cntr_v9b                                 ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 98 (23)             ; 68 (19)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                       ; altera_up_rs232_out_serializer           ; niosII       ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                           ; altera_up_rs232_counters                 ; niosII       ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                    ; altera_up_sync_fifo                      ; niosII       ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                   ; scfifo                                   ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                        ; scfifo_a341                              ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 51 (28)             ; 33 (13)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                   ; a_dpfifo_tq31                            ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                           ; altsyncram_dqb1                          ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                   ; cntr_0ab                                 ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                            ; cntr_ca7                                 ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                               ; cntr_v9b                                 ; work         ;
;       |niosII_rs232_0:rs232_1|                                                                                                          ; 223 (27)            ; 160 (25)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1                                                                                                                                                                                                                                                                                                           ; niosII_rs232_0                           ; niosII       ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 98 (21)             ; 67 (18)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                     ; altera_up_rs232_in_deserializer          ; niosII       ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 25 (25)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                          ; altera_up_rs232_counters                 ; niosII       ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 52 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                   ; altera_up_sync_fifo                      ; niosII       ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 52 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                  ; scfifo                                   ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 52 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                       ; scfifo_a341                              ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 52 (29)             ; 33 (13)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                  ; a_dpfifo_tq31                            ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                          ; altsyncram_dqb1                          ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                  ; cntr_0ab                                 ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                           ; cntr_ca7                                 ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                              ; cntr_v9b                                 ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 98 (23)             ; 68 (19)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                       ; altera_up_rs232_out_serializer           ; niosII       ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                           ; altera_up_rs232_counters                 ; niosII       ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                    ; altera_up_sync_fifo                      ; niosII       ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                   ; scfifo                                   ; work         ;
;                   |scfifo_a341:auto_generated|                                                                                          ; 51 (0)              ; 33 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                                                                                                                                                        ; scfifo_a341                              ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                                                                                             ; 51 (28)             ; 33 (13)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                                                                   ; a_dpfifo_tq31                            ; work         ;
;                         |altsyncram_dqb1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram                                                                                                                           ; altsyncram_dqb1                          ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                   ; cntr_0ab                                 ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter                                                                                                                            ; cntr_ca7                                 ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                               ; cntr_v9b                                 ; work         ;
;       |niosII_sdram:sdram|                                                                                                              ; 283 (228)           ; 247 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram                                                                                                                                                                                                                                                                                                               ; niosII_sdram                             ; niosII       ;
;          |niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|                                                          ; 55 (55)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module                                                                                                                                                                                                                                           ; niosII_sdram_input_efifo_module          ; niosII       ;
;       |niosII_sys_pll:sys_pll|                                                                                                          ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                           ; niosII_sys_pll                           ; niosII       ;
;          |niosII_sys_pll_altpll_8ra2:sd1|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_altpll_8ra2:sd1                                                                                                                                                                                                                                                                            ; niosII_sys_pll_altpll_8ra2               ; niosII       ;
;          |niosII_sys_pll_stdsync_sv6:stdsync2|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                       ; niosII_sys_pll_stdsync_sv6               ; niosII       ;
;             |niosII_sys_pll_dffpipe_l2c:dffpipe3|                                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                   ; niosII_sys_pll_dffpipe_l2c               ; niosII       ;
;       |niosII_timer_0:timer_0|                                                                                                          ; 133 (133)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|niosII:u0|niosII_timer_0:timer_0                                                                                                                                                                                                                                                                                                           ; niosII_timer_0                           ; niosII       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------+
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                     ;
; niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0941:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; niosII_epcs_boot_rom.hex ;
; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                     ;
; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                     ;
; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None                     ;
; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None                     ;
; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None                     ;
; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File                                                                                     ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                     ;
; N/A    ; Qsys                                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0                                                                                                                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_nios2_gen2                        ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu                                                                                                                                                                                                                                            ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu                                                                                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_epcs_flash_controller      ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_irq_mapper                        ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_irq_mapper:irq_mapper                                                                                                                                                                                                                              ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                             ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_mm_interconnect                   ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011|niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0                                                            ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                            ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                        ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                              ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo                                                                                                                                                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent                                                                                                                                            ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator                                                                                                                                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent                                                                                                                                            ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator                                                                                                                                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent                                                                                                                                             ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                        ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router                                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_004                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_005                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_008                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_009                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_011                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_012                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_014                                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent                                                                                                                                                     ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent                                                                                                                                                     ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_009                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_011                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                               ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                  ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                             ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                             ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                      ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                 ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent                                                                                                                                                              ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo                                                                                                                                                       ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo                                                                                                                                                         ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator                                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                     ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                           ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_reset_controller                  ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_reset_controller                  ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_reset_controller                  ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram                                                                                                                                                                                                                                        ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_sys_id:sys_id                                                                                                                                                                                                                                      ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altpll                                   ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_sys_pll:sys_pll                                                                                                                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
; Altera ; altera_avalon_timer                      ; 17.0    ; N/A          ; N/A          ; |DE0Nano_NIOSII|niosII:u0|niosII_timer_0:timer_0                                                                                                                                                                                                                                    ; C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/niosII.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_next                          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_state                                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000      ;
+------------+------------+------------+------------+-----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1               ;
+------------+------------+------------+------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|i_state                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 93                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,63..65,67,69,70,85..87]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,63..65,67,69,70,85..87]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,67,69,70,84..87]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,67,69,70,84..87]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[0,3,4,7,8,18,19,23,25,26,29,31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[5..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ipending_reg[5..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_wrap                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][84]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][84]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[5..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][84]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][84]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][63]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][69]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][69]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][63]                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][63]                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[1,2,5,6,9..17,20..22,24,27,28]                                                                                       ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                                                                  ;
; niosII:u0|niosII_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                          ; Merged with niosII:u0|niosII_sdram:sdram|i_addr[12]                                                                                                                                                                                                                  ;
; niosII:u0|niosII_rs232_0:rs232_1|readdata[11..14,24..27,29,31]                                                                                                                                                                                           ; Merged with niosII:u0|niosII_rs232_0:rs232_1|readdata[10]                                                                                                                                                                                                            ;
; niosII:u0|niosII_rs232_0:rs232_1|readdata[30]                                                                                                                                                                                                            ; Merged with niosII:u0|niosII_rs232_0:rs232_1|readdata[28]                                                                                                                                                                                                            ;
; niosII:u0|niosII_rs232_0:rs232_0|readdata[11..14,24..31]                                                                                                                                                                                                 ; Merged with niosII:u0|niosII_rs232_0:rs232_0|readdata[10]                                                                                                                                                                                                            ;
; niosII:u0|niosII_port_sw:port_sw|readdata[4,5,7..13,15..17,19..21,23..27,29,31]                                                                                                                                                                          ; Merged with niosII:u0|niosII_port_sw:port_sw|readdata[28]                                                                                                                                                                                                            ;
; niosII:u0|niosII_port_sw:port_sw|readdata[6,14,18,30]                                                                                                                                                                                                    ; Merged with niosII:u0|niosII_port_sw:port_sw|readdata[22]                                                                                                                                                                                                            ;
; niosII:u0|niosII_port_led:port_led|readdata[8,10..13,15..17,19..21,23..29,31]                                                                                                                                                                            ; Merged with niosII:u0|niosII_port_led:port_led|readdata[9]                                                                                                                                                                                                           ;
; niosII:u0|niosII_port_led:port_led|readdata[18,22,30]                                                                                                                                                                                                    ; Merged with niosII:u0|niosII_port_led:port_led|readdata[14]                                                                                                                                                                                                          ;
; niosII:u0|niosII_port_key:port_key|readdata[2..5,7..9,11..13,15..21,23..25,27,29,31]                                                                                                                                                                     ; Merged with niosII:u0|niosII_port_key:port_key|readdata[28]                                                                                                                                                                                                          ;
; niosII:u0|niosII_port_key:port_key|readdata[6,10,14,22,30]                                                                                                                                                                                               ; Merged with niosII:u0|niosII_port_key:port_key|readdata[26]                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][63]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][63]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                 ;
; niosII:u0|niosII_rs232_0:rs232_1|readdata[28]                                                                                                                                                                                                            ; Merged with niosII:u0|niosII_rs232_0:rs232_1|readdata[10]                                                                                                                                                                                                            ;
; niosII:u0|niosII_port_sw:port_sw|readdata[22]                                                                                                                                                                                                            ; Merged with niosII:u0|niosII_port_sw:port_sw|readdata[28]                                                                                                                                                                                                            ;
; niosII:u0|niosII_port_led:port_led|readdata[14]                                                                                                                                                                                                          ; Merged with niosII:u0|niosII_port_led:port_led|readdata[9]                                                                                                                                                                                                           ;
; niosII:u0|niosII_port_key:port_key|readdata[26]                                                                                                                                                                                                          ; Merged with niosII:u0|niosII_port_key:port_key|readdata[28]                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                         ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                             ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|waitrequest_reset_override                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator|waitrequest_reset_override                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][70]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                         ; Merged with niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|waitrequest_reset_override                                                                                                              ; Merged with niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                   ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][70]                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][70]                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][70]                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][69]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][70]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][69]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][70]                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                          ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                            ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[0]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[0]                                                                                                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                            ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[1]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[1]                                                                                                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                 ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                  ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[2]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[2]                                                                                                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                            ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[3]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[3]                                                                                                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                            ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[4]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[4]                                                                                                                                                                                                         ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[5]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[5]                                                                                                                                                                                                         ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[6]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[6]                                                                                                                                                                                                         ;
; niosII:u0|niosII_rs232_0:rs232_1|data_to_uart[7]                                                                                                                                                                                                         ; Merged with niosII:u0|niosII_rs232_0:rs232_0|data_to_uart[7]                                                                                                                                                                                                         ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_rs232_0:rs232_1|readdata[10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_rs232_0:rs232_0|readdata[10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_port_sw:port_sw|readdata[28]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_port_led:port_led|readdata[9]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_port_key:port_key|readdata[28]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigger_state                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigbrktype                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                            ; Merged with niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][71]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][71]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][71]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][71]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][105]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][105]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][105]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][105]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_sdram:sdram|m_next~9                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~10                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~13                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~14                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|m_next~16                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_next~4                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_next~5                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_next~6                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_state~14                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_state~15                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_sdram:sdram|i_state~16                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.001 ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                          ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                           ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 1307                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                 ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                       ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                            ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                            ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                            ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                            ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                            ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63],                                                                                                                             ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                               ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                        ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                               ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63],                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                               ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63],                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63],                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                            ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63],                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                        ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][63],                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                        ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][63],                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[10]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|locked[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|share_count[0]                                                                                                                                     ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[31]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[30]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[29]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[28]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[27]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[26]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[24]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[23]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[22]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[21]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[20]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[19]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[18]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[17]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[16]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[15]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|locked[0]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[4]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[3]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[5]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[2]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                   ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigbrktype                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[6]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[7]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[25]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[8]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[9]                                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                    ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[11]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[12]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[13]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[14]                                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                      ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                            ; Stuck at GND                   ; niosII:u0|niosII_rs232_0:rs232_1|readdata[10]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                            ; Stuck at GND                   ; niosII:u0|niosII_rs232_0:rs232_0|readdata[10]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                    ; Stuck at GND                   ; niosII:u0|niosII_port_sw:port_sw|readdata[28]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_port_key:port_key|readdata[28]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                                   ; Stuck at GND                   ; niosII:u0|niosII_port_led:port_led|readdata[9]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                          ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                           ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                           ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                           ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                           ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                           ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigger_state                                                                        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                 ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                 ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                 ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                   ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                              ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][87]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][86]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][86]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][84]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][84]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][87]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][84]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][84]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                                ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                                ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                                ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                                ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                  ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                               ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                              ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][86]                                                                                                                        ; Lost Fanouts                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][86]                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                  ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                               ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][105]                                                                                                           ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][105]                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][105]                                                                                                                       ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][105]                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[1][105]                                                                                                                       ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem[0][105]                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                             ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                       ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                              ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.101 ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                             ; Stuck at GND                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2808  ;
; Number of registers using Synchronous Clear  ; 182   ;
; Number of registers using Synchronous Load   ; 312   ;
; Number of registers using Asynchronous Clear ; 1648  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1486  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; niosII:u0|niosII_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                                                                           ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                           ; 3       ;
; niosII:u0|niosII_timer_0:timer_0|internal_counter[16]                                                                                                                                                                                                                                                                           ; 3       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                           ; 1       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[0]                                                                                                                                                                                                                                         ; 2       ;
; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|stateZero                                                                                                                                                                                                                                                        ; 1       ;
; niosII:u0|niosII_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                         ; 11      ;
; niosII:u0|niosII_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                                                                                                 ; 1       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                          ; 32      ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                              ; 6       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                            ; 3       ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                            ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 223     ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; niosII:u0|niosII_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                                                                ; 4       ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                             ; 11      ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                            ; 2       ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ; 6       ;
; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                      ; 9       ;
; niosII:u0|niosII_jtag:jtag|t_dav                                                                                                                                                                                                                                                                                                ; 3       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                            ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                 ; 3       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                            ; 2       ;
; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                      ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                                                                                                                                       ; 3       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_h_register[0]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                           ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                                          ; 2       ;
; niosII:u0|niosII_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                          ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                                                                                                                                     ; 2       ;
; niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 83                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[5]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_led:port_led|data[5]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[13]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|data[1]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|data[13]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|data[20]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|data[28]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|write_interrupt_en                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|read_interrupt_en                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[15]                                                                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[9]                                                                                                                                                                                                                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[2]                                                                                                                                                                                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[4]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]                                                                                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[1]                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[9]                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|readdata[3]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|readdata[9]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|readdata[20]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|readdata[7]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|readdata[9]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|readdata[20]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_led:port_led|readdata[2]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_key:port_key|readdata[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_sw:port_sw|readdata[2]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|readdata[13]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[4]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[8]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[20]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[24]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_logic_result[1]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_wr_data[23]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|src_channel[11]                                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0Nano_NIOSII|niosII:u0|niosII_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE0Nano_NIOSII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0941:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_sdram:sdram           ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------+
; Source assignments for niosII:u0|niosII_sys_pll:sys_pll ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_epcs:epcs ;
+----------------+--------------------------+-----------------------------+
; Parameter Name ; Value                    ; Type                        ;
+----------------+--------------------------+-----------------------------+
; INIT_FILE      ; niosII_epcs_boot_rom.hex ; String                      ;
+----------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom ;
+------------------------------------+--------------------------+----------------------------------------+
; Parameter Name                     ; Value                    ; Type                                   ;
+------------------------------------+--------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                ;
; WIDTH_A                            ; 32                       ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                        ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                      ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                ;
; WIDTH_B                            ; 1                        ; Untyped                                ;
; WIDTHAD_B                          ; 1                        ; Untyped                                ;
; NUMWORDS_B                         ; 1                        ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                ;
; INIT_FILE                          ; niosII_epcs_boot_rom.hex ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_0941          ; Untyped                                ;
+------------------------------------+--------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_port_gpio_0:port_gpio_0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_port_key:port_key ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_port_led:port_led ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_port_sw:port_sw ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DW             ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0 ;
+----------------------+-------+------------------------------------------------+
; Parameter Name       ; Value ; Type                                           ;
+----------------------+-------+------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                 ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                 ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                 ;
; TDW                  ; 10    ; Signed Integer                                 ;
; DW                   ; 8     ; Signed Integer                                 ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                ;
+----------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                       ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                       ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                       ;
; TDW                  ; 10    ; Signed Integer                                                                                       ;
; DW                   ; 7     ; Signed Integer                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                                  ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                                  ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                                  ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                               ;
; AW             ; 6     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                     ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                     ;
; DW                   ; 7     ; Signed Integer                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                                 ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1 ;
+----------------------+-------+------------------------------------------------+
; Parameter Name       ; Value ; Type                                           ;
+----------------------+-------+------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                 ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                 ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                 ;
; TDW                  ; 10    ; Signed Integer                                 ;
; DW                   ; 8     ; Signed Integer                                 ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                ;
+----------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                       ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                       ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                       ;
; TDW                  ; 10    ; Signed Integer                                                                                       ;
; DW                   ; 7     ; Signed Integer                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                                  ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                                  ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                                  ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                               ;
; AW             ; 6     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                     ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                     ;
; DW                   ; 7     ; Signed Integer                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                                 ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 11    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_004|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_005|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_008|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_009|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_011|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_012|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_014|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                ;
+--------------------+-------+---------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                      ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                      ;
+--------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                         ;
; Entity Instance            ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                       ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                    ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                       ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_1_avalon_rs232_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_gpio_0_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_sw_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_1_avalon_rs232_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_gpio_0_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_sw_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_altpll_8ra2:sd1"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_sys_pll:sys_pll"    ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_jtag:jtag"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_epcs:epcs"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; oci_ienable[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                              ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                              ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "niosII:u0|niosII_cpu:cpu"       ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "niosII:u0"           ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 148                         ;
; cycloneiii_ff         ; 2723                        ;
;     CLR               ; 738                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 561                         ;
;     ENA CLR           ; 670                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 49                          ;
;     ENA SCLR          ; 20                          ;
;     ENA SLD           ; 107                         ;
;     SCLR              ; 78                          ;
;     SLD               ; 11                          ;
;     plain             ; 330                         ;
; cycloneiii_io_obuf    ; 50                          ;
; cycloneiii_lcell_comb ; 3204                        ;
;     arith             ; 278                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 209                         ;
;         3 data inputs ; 68                          ;
;     normal            ; 2926                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 80                          ;
;         2 data inputs ; 357                         ;
;         3 data inputs ; 859                         ;
;         4 data inputs ; 1625                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.67                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 149                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 141                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 71                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.11                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:23     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Jul 22 20:39:06 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "niosII.qsys"
Info (12250): 2017.07.22.20:39:41 Progress: Loading DE0Nano_NIOSII/niosII.qsys
Info (12250): 2017.07.22.20:39:42 Progress: Reading input file
Info (12250): 2017.07.22.20:39:42 Progress: Adding clock_50 [clock_source 17.0]
Info (12250): 2017.07.22.20:39:45 Progress: Parameterizing module clock_50
Info (12250): 2017.07.22.20:39:45 Progress: Adding cpu [altera_nios2_gen2 17.0]
Info (12250): 2017.07.22.20:39:45 Progress: Parameterizing module cpu
Info (12250): 2017.07.22.20:39:45 Progress: Adding epcs [altera_avalon_epcs_flash_controller 17.0]
Info (12250): 2017.07.22.20:39:46 Progress: Parameterizing module epcs
Info (12250): 2017.07.22.20:39:46 Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Info (12250): 2017.07.22.20:39:46 Progress: Parameterizing module jtag
Info (12250): 2017.07.22.20:39:46 Progress: Adding port_gpio_0 [altera_up_avalon_parallel_port 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module port_gpio_0
Info (12250): 2017.07.22.20:39:47 Progress: Adding port_key [altera_up_avalon_parallel_port 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module port_key
Info (12250): 2017.07.22.20:39:47 Progress: Adding port_led [altera_up_avalon_parallel_port 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module port_led
Info (12250): 2017.07.22.20:39:47 Progress: Adding port_sw [altera_up_avalon_parallel_port 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module port_sw
Info (12250): 2017.07.22.20:39:47 Progress: Adding ram_clk [clock_source 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module ram_clk
Info (12250): 2017.07.22.20:39:47 Progress: Adding rs232_0 [altera_up_avalon_rs232 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module rs232_0
Info (12250): 2017.07.22.20:39:47 Progress: Adding rs232_1 [altera_up_avalon_rs232 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module rs232_1
Info (12250): 2017.07.22.20:39:47 Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module sdram
Info (12250): 2017.07.22.20:39:47 Progress: Adding sys_clk [clock_source 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module sys_clk
Info (12250): 2017.07.22.20:39:47 Progress: Adding sys_id [altera_avalon_sysid_qsys 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module sys_id
Info (12250): 2017.07.22.20:39:47 Progress: Adding sys_pll [altpll 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module sys_pll
Info (12250): 2017.07.22.20:39:47 Progress: Adding timer_0 [altera_avalon_timer 17.0]
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing module timer_0
Info (12250): 2017.07.22.20:39:47 Progress: Building connections
Info (12250): 2017.07.22.20:39:47 Progress: Parameterizing connections
Info (12250): 2017.07.22.20:39:47 Progress: Validating
Info (12250): 2017.07.22.20:39:49 Progress: Done reading input file
Info (12250): NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info (12250): NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info (12250): NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): NiosII.sys_id: Time stamp will be automatically updated when this component is generated.
Info (12250): NiosII: Generating niosII "niosII" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_009.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info (12250): Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info (12250): Cpu: "niosII" instantiated altera_nios2_gen2 "cpu"
Info (12250): Epcs: Starting RTL generation for module 'niosII_epcs'
Info (12250): Epcs:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0001_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0001_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Epcs: Done RTL generation for module 'niosII_epcs'
Info (12250): Epcs: "niosII" instantiated altera_avalon_epcs_flash_controller "epcs"
Info (12250): Jtag: Starting RTL generation for module 'niosII_jtag'
Info (12250): Jtag:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0002_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag: Done RTL generation for module 'niosII_jtag'
Info (12250): Jtag: "niosII" instantiated altera_avalon_jtag_uart "jtag"
Info (12250): Port_gpio_0: Starting Generation of Parallel Port
Info (12250): Port_gpio_0: "niosII" instantiated altera_up_avalon_parallel_port "port_gpio_0"
Info (12250): Port_key: Starting Generation of Parallel Port
Info (12250): Port_key: "niosII" instantiated altera_up_avalon_parallel_port "port_key"
Info (12250): Port_led: Starting Generation of Parallel Port
Info (12250): Port_led: "niosII" instantiated altera_up_avalon_parallel_port "port_led"
Info (12250): Port_sw: Starting Generation of Parallel Port
Info (12250): Port_sw: "niosII" instantiated altera_up_avalon_parallel_port "port_sw"
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "niosII" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Sdram: Starting RTL generation for module 'niosII_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0008_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'niosII_sdram'
Info (12250): Sdram: "niosII" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sys_id: "niosII" instantiated altera_avalon_sysid_qsys "sys_id"
Info (12250): Sys_pll: "niosII" instantiated altpll "sys_pll"
Info (12250): Timer_0: Starting RTL generation for module 'niosII_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0012_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'niosII_timer_0'
Info (12250): Timer_0: "niosII" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "niosII" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "niosII" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "niosII" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0016_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2017.07.22 20:40:27 (*) Starting Nios II generation
Info (12250): Cpu: # 2017.07.22 20:40:27 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2017.07.22 20:40:28 (*)   Plaintext license not found.
Info (12250): Cpu: # 2017.07.22 20:40:28 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2017.07.22 20:40:28 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2017.07.22 20:40:28 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2017.07.22 20:40:31 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2017.07.22 20:40:31 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2017.07.22 20:40:32 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info (12250): Jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info (12250): Router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info (12250): Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info (12250): NiosII: Done "niosII" with 44 modules, 73 files
Info (12249): Finished elaborating Qsys system entity "niosII.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v
    Info (12023): Found entity 1: niosII File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v
    Info (12023): Found entity 1: niosII_cpu File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v
    Info (12023): Found entity 1: niosII_cpu_cpu_register_bank_a_module File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: niosII_cpu_cpu_register_bank_b_module File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: niosII_cpu_cpu_nios2_oci_debug File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: niosII_cpu_cpu_nios2_oci_break File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: niosII_cpu_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: niosII_cpu_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: niosII_cpu_cpu_nios2_oci_pib File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: niosII_cpu_cpu_nios2_oci_im File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: niosII_cpu_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: niosII_cpu_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: niosII_cpu_cpu_nios2_ocimem File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: niosII_cpu_cpu_nios2_oci File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: niosII_cpu_cpu File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_tck File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: niosII_cpu_cpu_test_bench File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_epcs.v
    Info (12023): Found entity 1: niosII_epcs_sub File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 41
    Info (12023): Found entity 2: niosII_epcs File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 425
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv
    Info (12023): Found entity 1: niosII_irq_mapper File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag.v
    Info (12023): Found entity 1: niosII_jtag_sim_scfifo_w File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 21
    Info (12023): Found entity 2: niosII_jtag_scfifo_w File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 78
    Info (12023): Found entity 3: niosII_jtag_sim_scfifo_r File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 164
    Info (12023): Found entity 4: niosII_jtag_scfifo_r File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 243
    Info (12023): Found entity 5: niosII_jtag File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_mux_008 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_010_default_decode File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_010 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_013_default_decode File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_013 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_demux_001 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_demux_008 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_gpio_0.v
    Info (12023): Found entity 1: niosII_port_gpio_0 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_key.v
    Info (12023): Found entity 1: niosII_port_key File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_led.v
    Info (12023): Found entity 1: niosII_port_led File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_led.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_sw.v
    Info (12023): Found entity 1: niosII_port_sw File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_rs232_0.v
    Info (12023): Found entity 1: niosII_rs232_0 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_sdram.v
    Info (12023): Found entity 1: niosII_sdram_input_efifo_module File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 21
    Info (12023): Found entity 2: niosII_sdram File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_id.v
    Info (12023): Found entity 1: niosII_sys_id File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_id.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_sys_pll.v
    Info (12023): Found entity 1: niosII_sys_pll_dffpipe_l2c File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 38
    Info (12023): Found entity 2: niosII_sys_pll_stdsync_sv6 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 99
    Info (12023): Found entity 3: niosII_sys_pll_altpll_8ra2 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 131
    Info (12023): Found entity 4: niosII_sys_pll File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_0.v
    Info (12023): Found entity 1: niosII_timer_0 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v Line: 21
Warning (12125): Using design file de0nano_niosii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Nano_NIOSII File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 6
Info (12127): Elaborating entity "DE0Nano_NIOSII" for the top level hierarchy
Info (12128): Elaborating entity "niosII" for hierarchy "niosII:u0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 123
Info (12128): Elaborating entity "niosII_cpu" for hierarchy "niosII:u0|niosII_cpu:cpu" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 172
Info (12128): Elaborating entity "niosII_cpu_cpu" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v Line: 65
Info (12128): Elaborating entity "niosII_cpu_cpu_test_bench" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "niosII_cpu_cpu_register_bank_a_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_register_bank_b_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_debug" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_break" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_xbrk" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_dbrk" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_itrace" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_dtrace" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_td_mode" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_pib" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_im" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_avalon_reg" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_ocimem" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "niosII_cpu_cpu_ociram_sp_ram_module" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_wrapper" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_tck" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_sysclk" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "niosII_epcs" for hierarchy "niosII:u0|niosII_epcs:epcs" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 189
Info (12128): Elaborating entity "niosII_epcs_sub" for hierarchy "niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 507
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 551
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 551
Info (12133): Instantiated megafunction "niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 551
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "niosII_epcs_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0941.tdf
    Info (12023): Found entity 1: altsyncram_0941 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_0941.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0941" for hierarchy "niosII:u0|niosII_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0941:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosII_jtag" for hierarchy "niosII:u0|niosII_jtag:jtag" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 202
Info (12128): Elaborating entity "niosII_jtag_scfifo_w" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 139
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 139
Info (12133): Instantiated megafunction "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "niosII_jtag_scfifo_r" for hierarchy "niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 569
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 569
Info (12133): Instantiated megafunction "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "niosII_port_gpio_0" for hierarchy "niosII:u0|niosII_port_gpio_0:port_gpio_0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 215
Info (12128): Elaborating entity "niosII_port_key" for hierarchy "niosII:u0|niosII_port_key:port_key" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at niosii_port_key.v(91): object "data" assigned a value but never read File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v Line: 91
Info (12128): Elaborating entity "niosII_port_led" for hierarchy "niosII:u0|niosII_port_led:port_led" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 241
Info (12128): Elaborating entity "niosII_port_sw" for hierarchy "niosII:u0|niosII_port_sw:port_sw" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 254
Warning (10036): Verilog HDL or VHDL warning at niosii_port_sw.v(91): object "data" assigned a value but never read File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v Line: 91
Info (12128): Elaborating entity "niosII_rs232_0" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 269
Warning (10036): Verilog HDL or VHDL warning at niosii_rs232_0.v(104): object "write_data_parity" assigned a value but never read File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf
    Info (12023): Found entity 1: scfifo_a341 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_a341.tdf Line: 25
Info (12128): Elaborating entity "scfifo_a341" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf
    Info (12023): Found entity 1: a_dpfifo_tq31 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_tq31" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_a341.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf
    Info (12023): Found entity 1: altsyncram_dqb1 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dqb1" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v Line: 271
Info (12128): Elaborating entity "niosII_sdram" for hierarchy "niosII:u0|niosII_sdram:sdram" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 307
Info (12128): Elaborating entity "niosII_sdram_input_efifo_module" for hierarchy "niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 298
Info (12128): Elaborating entity "niosII_sys_id" for hierarchy "niosII:u0|niosII_sys_id:sys_id" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 314
Info (12128): Elaborating entity "niosII_sys_pll" for hierarchy "niosII:u0|niosII_sys_pll:sys_pll" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 338
Info (12128): Elaborating entity "niosII_sys_pll_stdsync_sv6" for hierarchy "niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 283
Info (12128): Elaborating entity "niosII_sys_pll_dffpipe_l2c" for hierarchy "niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 117
Info (12128): Elaborating entity "niosII_sys_pll_altpll_8ra2" for hierarchy "niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_altpll_8ra2:sd1" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v Line: 289
Info (12128): Elaborating entity "niosII_timer_0" for hierarchy "niosII:u0|niosII_timer_0:timer_0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 349
Info (12128): Elaborating entity "niosII_mm_interconnect_0" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 454
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1084
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1144
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1208
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1272
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1528
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1656
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1784
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1848
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1912
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1976
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2057
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2138
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2222
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2263
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2304
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3720
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3761
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3802
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3943
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3959
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_001_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_002" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3975
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_002_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_010" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4103
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_010_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_010:router_010|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_013" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4151
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_013_default_decode" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_013:router_013|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4217
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_demux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4306
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_demux_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4335
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_mux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4352
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_mux_008" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4494
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_demux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4591
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_demux_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4608
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_demux_008" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4733
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_mux" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4902
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_mux_001" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4931
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4997
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 5063
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 5097
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 5364
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter_011" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 5683
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" for hierarchy "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011|niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v Line: 200
Info (12128): Elaborating entity "niosII_irq_mapper" for hierarchy "niosII:u0|niosII_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 465
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "niosII:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 476
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosII:u0|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 550
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosII:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosII:u0|altera_reset_controller:rst_controller_001" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 613
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosII:u0|altera_reset_controller:rst_controller_002" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v Line: 676
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.07.22.20:41:09 Progress: Loading sldaac3538a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[32]" and its non-tri-state driver. File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 83
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[33]" and its non-tri-state driver. File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 83
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[32]~synth" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 83
    Warning (13010): Node "GPIO_0[33]~synth" File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v Line: 68
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 377 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4938 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 50 bidirectional pins
    Info (21061): Implemented 4662 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 847 megabytes
    Info: Processing ended: Sat Jul 22 20:41:59 2017
    Info: Elapsed time: 00:02:53
    Info: Total CPU time (on all processors): 00:04:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg.


