// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from draw_box_bb_B3_stall_region
// SystemVerilog created on Sun May 24 22:30:21 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module draw_box_bb_B3_stall_region (
    input wire [63:0] in_memdep_draw_box_avm_readdata,
    input wire [0:0] in_memdep_draw_box_avm_writeack,
    input wire [0:0] in_memdep_draw_box_avm_waitrequest,
    input wire [0:0] in_memdep_draw_box_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going109_draw_box4_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going109_draw_box4_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [0:0] in_intel_reserved_ffwd_10_0,
    input wire [0:0] in_intel_reserved_ffwd_11_0,
    input wire [0:0] in_intel_reserved_ffwd_12_0,
    input wire [32:0] in_intel_reserved_ffwd_13_0,
    input wire [31:0] in_intel_reserved_ffwd_1_0,
    input wire [31:0] in_intel_reserved_ffwd_2_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [31:0] in_intel_reserved_ffwd_4_0,
    input wire [31:0] in_intel_reserved_ffwd_5_0,
    input wire [31:0] in_intel_reserved_ffwd_6_0,
    input wire [31:0] in_intel_reserved_ffwd_7_0,
    input wire [0:0] in_intel_reserved_ffwd_9_0,
    output wire [63:0] out_intel_reserved_ffwd_17_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_memdep_1_draw_box_avm_readdata,
    input wire [0:0] in_memdep_1_draw_box_avm_writeack,
    input wire [0:0] in_memdep_1_draw_box_avm_waitrequest,
    input wire [0:0] in_memdep_1_draw_box_avm_readdatavalid,
    output wire [63:0] out_memdep_draw_box_avm_address,
    output wire [0:0] out_memdep_draw_box_avm_enable,
    output wire [0:0] out_memdep_draw_box_avm_read,
    output wire [0:0] out_memdep_draw_box_avm_write,
    output wire [63:0] out_memdep_draw_box_avm_writedata,
    output wire [7:0] out_memdep_draw_box_avm_byteenable,
    output wire [0:0] out_memdep_draw_box_avm_burstcount,
    output wire [31:0] out_intel_reserved_ffwd_18_0,
    output wire [0:0] out_masked118,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_memdep_5_draw_box_avm_readdata,
    input wire [0:0] in_memdep_5_draw_box_avm_writeack,
    input wire [0:0] in_memdep_5_draw_box_avm_waitrequest,
    input wire [0:0] in_memdep_5_draw_box_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_o_active,
    output wire [31:0] out_intel_reserved_ffwd_19_0,
    input wire [63:0] in_memdep_10_draw_box_avm_readdata,
    input wire [0:0] in_memdep_10_draw_box_avm_writeack,
    input wire [0:0] in_memdep_10_draw_box_avm_waitrequest,
    input wire [0:0] in_memdep_10_draw_box_avm_readdatavalid,
    output wire [63:0] out_memdep_1_draw_box_avm_address,
    output wire [0:0] out_memdep_1_draw_box_avm_enable,
    output wire [0:0] out_memdep_1_draw_box_avm_read,
    output wire [0:0] out_memdep_1_draw_box_avm_write,
    output wire [63:0] out_memdep_1_draw_box_avm_writedata,
    output wire [7:0] out_memdep_1_draw_box_avm_byteenable,
    output wire [0:0] out_memdep_1_draw_box_avm_burstcount,
    output wire [31:0] out_intel_reserved_ffwd_20_0,
    input wire [63:0] in_memdep_15_draw_box_avm_readdata,
    input wire [0:0] in_memdep_15_draw_box_avm_writeack,
    input wire [0:0] in_memdep_15_draw_box_avm_waitrequest,
    input wire [0:0] in_memdep_15_draw_box_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_1_o_active,
    output wire [31:0] out_intel_reserved_ffwd_21_0,
    input wire [63:0] in_memdep_20_draw_box_avm_readdata,
    input wire [0:0] in_memdep_20_draw_box_avm_writeack,
    input wire [0:0] in_memdep_20_draw_box_avm_waitrequest,
    input wire [0:0] in_memdep_20_draw_box_avm_readdatavalid,
    output wire [63:0] out_memdep_5_draw_box_avm_address,
    output wire [0:0] out_memdep_5_draw_box_avm_enable,
    output wire [0:0] out_memdep_5_draw_box_avm_read,
    output wire [0:0] out_memdep_5_draw_box_avm_write,
    output wire [63:0] out_memdep_5_draw_box_avm_writedata,
    output wire [7:0] out_memdep_5_draw_box_avm_byteenable,
    output wire [0:0] out_memdep_5_draw_box_avm_burstcount,
    output wire [0:0] out_lsu_memdep_5_o_active,
    output wire [63:0] out_memdep_10_draw_box_avm_address,
    output wire [0:0] out_memdep_10_draw_box_avm_enable,
    output wire [0:0] out_memdep_10_draw_box_avm_read,
    output wire [0:0] out_memdep_10_draw_box_avm_write,
    output wire [63:0] out_memdep_10_draw_box_avm_writedata,
    output wire [7:0] out_memdep_10_draw_box_avm_byteenable,
    output wire [0:0] out_memdep_10_draw_box_avm_burstcount,
    output wire [0:0] out_lsu_memdep_10_o_active,
    output wire [63:0] out_memdep_15_draw_box_avm_address,
    output wire [0:0] out_memdep_15_draw_box_avm_enable,
    output wire [0:0] out_memdep_15_draw_box_avm_read,
    output wire [0:0] out_memdep_15_draw_box_avm_write,
    output wire [63:0] out_memdep_15_draw_box_avm_writedata,
    output wire [7:0] out_memdep_15_draw_box_avm_byteenable,
    output wire [0:0] out_memdep_15_draw_box_avm_burstcount,
    output wire [0:0] out_lsu_memdep_15_o_active,
    output wire [63:0] out_memdep_20_draw_box_avm_address,
    output wire [0:0] out_memdep_20_draw_box_avm_enable,
    output wire [0:0] out_memdep_20_draw_box_avm_read,
    output wire [0:0] out_memdep_20_draw_box_avm_write,
    output wire [63:0] out_memdep_20_draw_box_avm_writedata,
    output wire [7:0] out_memdep_20_draw_box_avm_byteenable,
    output wire [0:0] out_memdep_20_draw_box_avm_burstcount,
    output wire [0:0] out_lsu_memdep_20_o_active,
    input wire [31:0] in_intel_reserved_ffwd_0_0_0_tpl,
    input wire [31:0] in_intel_reserved_ffwd_0_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_0_0_2_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0143_q;
    wire [31:0] c_i32_1142_q;
    wire [31:0] c_i32_1144_q;
    wire [32:0] c_i33_1146_q;
    wire [32:0] c_i33_undef140_q;
    wire [3:0] c_i4_7136_q;
    wire [32:0] i_add41_draw_box58_a;
    wire [32:0] i_add41_draw_box58_b;
    logic [32:0] i_add41_draw_box58_o;
    wire [32:0] i_add41_draw_box58_q;
    wire [32:0] i_add57_draw_box70_a;
    wire [32:0] i_add57_draw_box70_b;
    logic [32:0] i_add57_draw_box70_o;
    wire [32:0] i_add57_draw_box70_q;
    wire [32:0] i_add68_draw_box84_a;
    wire [32:0] i_add68_draw_box84_b;
    logic [32:0] i_add68_draw_box84_o;
    wire [32:0] i_add68_draw_box84_q;
    wire [32:0] i_add79_draw_box96_a;
    wire [32:0] i_add79_draw_box96_b;
    logic [32:0] i_add79_draw_box96_o;
    wire [32:0] i_add79_draw_box96_q;
    wire [32:0] i_add90_draw_box107_a;
    wire [32:0] i_add90_draw_box107_b;
    logic [32:0] i_add90_draw_box107_o;
    wire [32:0] i_add90_draw_box107_q;
    wire [32:0] i_add_draw_box42_a;
    wire [32:0] i_add_draw_box42_b;
    logic [32:0] i_add_draw_box42_o;
    wire [32:0] i_add_draw_box42_q;
    wire [3:0] i_cleanups_shl113_draw_box3_vt_join_q;
    wire [2:0] i_cleanups_shl113_draw_box3_vt_select_3_b;
    wire [33:0] i_cmp17_draw_box28_a;
    wire [33:0] i_cmp17_draw_box28_b;
    logic [33:0] i_cmp17_draw_box28_o;
    wire [0:0] i_cmp17_draw_box28_c;
    wire [33:0] i_cmp26_draw_box32_a;
    wire [33:0] i_cmp26_draw_box32_b;
    logic [33:0] i_cmp26_draw_box32_o;
    wire [0:0] i_cmp26_draw_box32_c;
    wire [0:0] i_first_cleanup114_xor121_or_draw_box67_q;
    wire [0:0] i_first_cleanup114_xor122_or_draw_box81_qi;
    reg [0:0] i_first_cleanup114_xor122_or_draw_box81_q;
    wire [0:0] i_first_cleanup114_xor123_or_draw_box93_qi;
    reg [0:0] i_first_cleanup114_xor123_or_draw_box93_q;
    wire [0:0] i_first_cleanup114_xor124_or_draw_box104_qi;
    reg [0:0] i_first_cleanup114_xor124_or_draw_box104_q;
    wire [0:0] i_first_cleanup114_xor125_or_draw_box114_qi;
    reg [0:0] i_first_cleanup114_xor125_or_draw_box114_q;
    wire [0:0] i_first_cleanup114_xor_or_draw_box56_q;
    wire [33:0] i_fpga_indvars_iv_next_draw_box121_a;
    wire [33:0] i_fpga_indvars_iv_next_draw_box121_b;
    logic [33:0] i_fpga_indvars_iv_next_draw_box121_o;
    wire [33:0] i_fpga_indvars_iv_next_draw_box121_q;
    wire [0:0] i_fpga_indvars_iv_replace_phi_draw_box12_s;
    reg [32:0] i_fpga_indvars_iv_replace_phi_draw_box12_q;
    wire [0:0] i_i_0105_replace_phi_draw_box15_s;
    reg [31:0] i_i_0105_replace_phi_draw_box15_q;
    wire [32:0] i_inc_draw_box117_a;
    wire [32:0] i_inc_draw_box117_b;
    logic [32:0] i_inc_draw_box117_o;
    wire [32:0] i_inc_draw_box117_q;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_dest_data_out_10_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_dest_data_out_9_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_dest_data_out_7_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_valid_out;
    wire [32:0] i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_dest_data_out_13_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_intel_reserved_ffwd_18_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_intel_reserved_ffwd_19_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_intel_reserved_ffwd_20_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_intel_reserved_ffwd_21_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_intel_reserved_ffwd_17_0;
    wire [0:0] i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_valid_out;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_lsu_memdep_10_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_10_draw_box94_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_lsu_memdep_15_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_15_draw_box105_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_lsu_memdep_1_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_1_draw_box68_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_lsu_memdep_20_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_20_draw_box115_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_lsu_memdep_5_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_5_draw_box82_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_lsu_memdep_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_draw_box57_out_o_writeack;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going109_draw_box4_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_feedback_stall_out_13;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_feedback_stall_out_14;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_feedback_stall_out_15;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_feedback_stall_out_11;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_feedback_stall_out_12;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_feedback_stall_out_10;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_feedback_stall_out_9;
    wire [0:0] i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_valid_out;
    wire [32:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_feedback_stall_out_8;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_valid_out;
    wire [3:0] i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_feedback_stall_out_17;
    wire [0:0] i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_valid_out;
    wire [3:0] i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_feedback_stall_out_16;
    wire [0:0] i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_feedback_valid_out_4;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_feedback_out_13;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_feedback_valid_out_13;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_feedback_out_14;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_feedback_valid_out_14;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_feedback_out_15;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_feedback_valid_out_15;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_feedback_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_feedback_valid_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_feedback_out_12;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_feedback_valid_out_12;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_feedback_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_feedback_valid_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_feedback_out_5;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_feedback_valid_out_5;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_feedback_out_9;
    wire [0:0] i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_feedback_valid_out_9;
    wire [0:0] i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_valid_out;
    wire [63:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_feedback_out_8;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_feedback_valid_out_8;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_feedback_out_17;
    wire [0:0] i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_feedback_valid_out_17;
    wire [0:0] i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_feedback_out_16;
    wire [0:0] i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_feedback_valid_out_16;
    wire [0:0] i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_valid_out;
    wire [0:0] i_masked118_draw_box135_qi;
    reg [0:0] i_masked118_draw_box135_q;
    wire [31:0] i_mul76_draw_box17_vt_join_q;
    wire [30:0] i_mul76_draw_box17_vt_select_31_b;
    wire [31:0] i_mul78_draw_box41_vt_join_q;
    wire [30:0] i_mul78_draw_box41_vt_select_31_b;
    wire [0:0] i_next_cleanups117_draw_box128_s;
    reg [3:0] i_next_cleanups117_draw_box128_q;
    wire [3:0] i_next_initerations108_draw_box6_vt_join_q;
    wire [2:0] i_next_initerations108_draw_box6_vt_select_2_b;
    wire [0:0] i_notcmp106_draw_box125_q;
    wire [0:0] i_or116_draw_box127_q;
    wire [0:0] i_reduction_draw_box_0_draw_box47_q;
    wire [0:0] i_reduction_draw_box_10_draw_box77_qi;
    reg [0:0] i_reduction_draw_box_10_draw_box77_q;
    wire [0:0] i_reduction_draw_box_11_draw_box78_q;
    wire [0:0] i_reduction_draw_box_12_draw_box87_q;
    wire [0:0] i_reduction_draw_box_13_draw_box88_q;
    wire [0:0] i_reduction_draw_box_14_draw_box89_qi;
    reg [0:0] i_reduction_draw_box_14_draw_box89_q;
    wire [0:0] i_reduction_draw_box_15_draw_box90_q;
    wire [0:0] i_reduction_draw_box_17_draw_box99_q;
    wire [0:0] i_reduction_draw_box_18_draw_box100_qi;
    reg [0:0] i_reduction_draw_box_18_draw_box100_q;
    wire [0:0] i_reduction_draw_box_19_draw_box101_q;
    wire [0:0] i_reduction_draw_box_1_draw_box49_q;
    wire [0:0] i_reduction_draw_box_22_draw_box110_qi;
    reg [0:0] i_reduction_draw_box_22_draw_box110_q;
    wire [0:0] i_reduction_draw_box_23_draw_box111_q;
    wire [0:0] i_reduction_draw_box_2_draw_box51_q;
    wire [0:0] i_reduction_draw_box_3_draw_box53_q;
    wire [0:0] i_reduction_draw_box_4_draw_box61_q;
    wire [0:0] i_reduction_draw_box_5_draw_box62_q;
    wire [0:0] i_reduction_draw_box_6_draw_box63_qi;
    reg [0:0] i_reduction_draw_box_6_draw_box63_q;
    wire [0:0] i_reduction_draw_box_7_draw_box64_q;
    wire [0:0] i_reduction_draw_box_8_draw_box75_q;
    wire [0:0] i_reduction_draw_box_9_draw_box76_q;
    wire [0:0] i_spec_select100_draw_box23_s;
    reg [31:0] i_spec_select100_draw_box23_q;
    wire [0:0] i_spec_select101_draw_box20_s;
    reg [31:0] i_spec_select101_draw_box20_q;
    wire [32:0] i_sub20_draw_box30_a;
    wire [32:0] i_sub20_draw_box30_b;
    logic [32:0] i_sub20_draw_box30_o;
    wire [32:0] i_sub20_draw_box30_q;
    wire [0:0] i_unnamed_draw_box124_q;
    wire [0:0] i_unnamed_draw_box31_s;
    reg [31:0] i_unnamed_draw_box31_q;
    wire [0:0] i_unnamed_draw_box34_s;
    reg [31:0] i_unnamed_draw_box34_q;
    wire [0:0] i_xor115_draw_box2_q;
    wire [31:0] bgTrunc_i_add41_draw_box58_sel_x_b;
    wire [31:0] bgTrunc_i_add57_draw_box70_sel_x_b;
    wire [31:0] bgTrunc_i_add68_draw_box84_sel_x_b;
    wire [31:0] bgTrunc_i_add79_draw_box96_sel_x_b;
    wire [31:0] bgTrunc_i_add90_draw_box107_sel_x_b;
    wire [31:0] bgTrunc_i_add_draw_box42_sel_x_b;
    wire [32:0] bgTrunc_i_fpga_indvars_iv_next_draw_box121_sel_x_b;
    wire [31:0] bgTrunc_i_inc_draw_box117_sel_x_b;
    wire [63:0] bgTrunc_i_mul40_draw_box38_sel_x_in;
    wire [31:0] bgTrunc_i_mul40_draw_box38_sel_x_b;
    wire [63:0] bgTrunc_i_mul56_draw_box40_sel_x_in;
    wire [31:0] bgTrunc_i_mul56_draw_box40_sel_x_b;
    wire [63:0] bgTrunc_i_mul78_draw_box41_sel_x_in;
    wire [31:0] bgTrunc_i_mul78_draw_box41_sel_x_b;
    wire [63:0] bgTrunc_i_mul_draw_box36_sel_x_in;
    wire [31:0] bgTrunc_i_mul_draw_box36_sel_x_b;
    wire [31:0] bgTrunc_i_sub20_draw_box30_sel_x_b;
    wire [0:0] draw_box_B3_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] draw_box_B3_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [64:0] i_arrayidx48_draw_box0_add_x_a;
    wire [64:0] i_arrayidx48_draw_box0_add_x_b;
    logic [64:0] i_arrayidx48_draw_box0_add_x_o;
    wire [64:0] i_arrayidx48_draw_box0_add_x_q;
    wire [127:0] i_arrayidx48_draw_box0_mult_extender_x_q;
    wire [60:0] i_arrayidx48_draw_box0_mult_multconst_x_q;
    wire [63:0] i_arrayidx48_draw_box0_trunc_sel_x_b;
    wire [63:0] i_arrayidx48_draw_box0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx59_draw_box0_add_x_a;
    wire [64:0] i_arrayidx59_draw_box0_add_x_b;
    logic [64:0] i_arrayidx59_draw_box0_add_x_o;
    wire [64:0] i_arrayidx59_draw_box0_add_x_q;
    wire [127:0] i_arrayidx59_draw_box0_mult_extender_x_q;
    wire [63:0] i_arrayidx59_draw_box0_trunc_sel_x_b;
    wire [63:0] i_arrayidx59_draw_box0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx70_draw_box0_add_x_a;
    wire [64:0] i_arrayidx70_draw_box0_add_x_b;
    logic [64:0] i_arrayidx70_draw_box0_add_x_o;
    wire [64:0] i_arrayidx70_draw_box0_add_x_q;
    wire [127:0] i_arrayidx70_draw_box0_mult_extender_x_q;
    wire [63:0] i_arrayidx70_draw_box0_trunc_sel_x_b;
    wire [63:0] i_arrayidx70_draw_box0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx81_draw_box0_add_x_a;
    wire [64:0] i_arrayidx81_draw_box0_add_x_b;
    logic [64:0] i_arrayidx81_draw_box0_add_x_o;
    wire [64:0] i_arrayidx81_draw_box0_add_x_q;
    wire [127:0] i_arrayidx81_draw_box0_mult_extender_x_q;
    wire [63:0] i_arrayidx81_draw_box0_trunc_sel_x_b;
    wire [63:0] i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx92_draw_box0_add_x_a;
    wire [64:0] i_arrayidx92_draw_box0_add_x_b;
    logic [64:0] i_arrayidx92_draw_box0_add_x_o;
    wire [64:0] i_arrayidx92_draw_box0_add_x_q;
    wire [127:0] i_arrayidx92_draw_box0_mult_extender_x_q;
    wire [63:0] i_arrayidx92_draw_box0_trunc_sel_x_b;
    wire [63:0] i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx_draw_box0_add_x_a;
    wire [64:0] i_arrayidx_draw_box0_add_x_b;
    logic [64:0] i_arrayidx_draw_box0_add_x_o;
    wire [64:0] i_arrayidx_draw_box0_add_x_q;
    wire [127:0] i_arrayidx_draw_box0_mult_extender_x_q;
    wire [63:0] i_arrayidx_draw_box0_trunc_sel_x_b;
    wire [63:0] i_arrayidx_draw_box0_dupName_0_trunc_sel_x_b;
    wire [0:0] i_first_cleanup114_draw_box1_sel_x_b;
    wire [63:0] i_idxprom47_draw_box59_sel_x_b;
    wire [63:0] i_idxprom58_draw_box71_sel_x_b;
    wire [63:0] i_idxprom69_draw_box85_sel_x_b;
    wire [63:0] i_idxprom80_draw_box97_sel_x_b;
    wire [63:0] i_idxprom91_draw_box108_sel_x_b;
    wire [63:0] i_idxprom_draw_box43_sel_x_b;
    wire [0:0] i_last_initeration110_draw_box8_sel_x_b;
    wire [0:0] i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl;
    wire [0:0] i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl;
    wire [0:0] i_exitcond_draw_box119_cmp_nsign_q;
    wire [63:0] i_mul40_draw_box38_sums_join_0_q;
    wire [50:0] i_mul40_draw_box38_sums_align_1_q;
    wire [50:0] i_mul40_draw_box38_sums_align_1_qint;
    wire [64:0] i_mul40_draw_box38_sums_result_add_0_0_a;
    wire [64:0] i_mul40_draw_box38_sums_result_add_0_0_b;
    logic [64:0] i_mul40_draw_box38_sums_result_add_0_0_o;
    wire [64:0] i_mul40_draw_box38_sums_result_add_0_0_q;
    wire [13:0] i_mul56_draw_box40_bs2_b;
    wire [17:0] i_mul56_draw_box40_bs7_in;
    wire [17:0] i_mul56_draw_box40_bs7_b;
    wire [63:0] i_mul56_draw_box40_sums_join_0_q;
    wire [50:0] i_mul56_draw_box40_sums_align_1_q;
    wire [50:0] i_mul56_draw_box40_sums_align_1_qint;
    wire [64:0] i_mul56_draw_box40_sums_result_add_0_0_a;
    wire [64:0] i_mul56_draw_box40_sums_result_add_0_0_b;
    logic [64:0] i_mul56_draw_box40_sums_result_add_0_0_o;
    wire [64:0] i_mul56_draw_box40_sums_result_add_0_0_q;
    wire [63:0] i_mul78_draw_box41_sums_join_0_q;
    wire [50:0] i_mul78_draw_box41_sums_align_1_q;
    wire [50:0] i_mul78_draw_box41_sums_align_1_qint;
    wire [64:0] i_mul78_draw_box41_sums_result_add_0_0_a;
    wire [64:0] i_mul78_draw_box41_sums_result_add_0_0_b;
    logic [64:0] i_mul78_draw_box41_sums_result_add_0_0_o;
    wire [64:0] i_mul78_draw_box41_sums_result_add_0_0_q;
    wire [63:0] i_mul_draw_box36_sums_join_0_q;
    wire [50:0] i_mul_draw_box36_sums_align_1_q;
    wire [50:0] i_mul_draw_box36_sums_align_1_qint;
    wire [64:0] i_mul_draw_box36_sums_result_add_0_0_a;
    wire [64:0] i_mul_draw_box36_sums_result_add_0_0_b;
    logic [64:0] i_mul_draw_box36_sums_result_add_0_0_o;
    wire [64:0] i_mul_draw_box36_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx48_draw_box0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx48_draw_box0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx48_draw_box0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx48_draw_box0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx48_draw_box0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx48_draw_box0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx48_draw_box0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx48_draw_box0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx59_draw_box0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx59_draw_box0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx59_draw_box0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx59_draw_box0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx59_draw_box0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx59_draw_box0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx59_draw_box0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx59_draw_box0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx70_draw_box0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx70_draw_box0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx70_draw_box0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx70_draw_box0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx70_draw_box0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx70_draw_box0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx70_draw_box0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx70_draw_box0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx81_draw_box0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx81_draw_box0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx81_draw_box0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx81_draw_box0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx81_draw_box0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx81_draw_box0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx81_draw_box0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx81_draw_box0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx92_draw_box0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx92_draw_box0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx92_draw_box0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx92_draw_box0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx92_draw_box0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx92_draw_box0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx92_draw_box0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx92_draw_box0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx_draw_box0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx_draw_box0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx_draw_box0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx_draw_box0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx_draw_box0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx_draw_box0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx_draw_box0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx_draw_box0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_q;
    wire [2:0] leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x_in;
    wire [2:0] leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x_b;
    wire [3:0] leftShiftStage0Idx1_uid638_i_cleanups_shl113_draw_box0_shift_x_q;
    wire [0:0] leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_s;
    reg [3:0] leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid646_i_mul76_draw_box0_shift_x_q;
    wire [0:0] leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_s;
    reg [31:0] leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_q;
    wire [2:0] rightShiftStage0Idx1Rng1_uid652_i_next_initerations108_draw_box0_shift_x_b;
    wire [3:0] rightShiftStage0Idx1_uid654_i_next_initerations108_draw_box0_shift_x_q;
    wire [0:0] rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_s;
    reg [3:0] rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_q;
    wire [11:0] i_arrayidx48_draw_box0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx48_draw_box0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx48_draw_box0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx48_draw_box0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx48_draw_box0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx48_draw_box0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx48_draw_box0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx48_draw_box0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx59_draw_box0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx59_draw_box0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx59_draw_box0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx59_draw_box0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx59_draw_box0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx59_draw_box0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx59_draw_box0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx59_draw_box0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx70_draw_box0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx70_draw_box0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx70_draw_box0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx70_draw_box0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx70_draw_box0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx70_draw_box0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx70_draw_box0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx70_draw_box0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx81_draw_box0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx81_draw_box0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx81_draw_box0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx81_draw_box0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx81_draw_box0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx81_draw_box0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx81_draw_box0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx81_draw_box0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx92_draw_box0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx92_draw_box0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx92_draw_box0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx92_draw_box0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx92_draw_box0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx92_draw_box0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx92_draw_box0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx92_draw_box0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx_draw_box0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx_draw_box0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx_draw_box0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx_draw_box0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx_draw_box0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx_draw_box0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx_draw_box0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx_draw_box0_mult_x_im9_shift0_qint;
    wire i_mul40_draw_box38_im0_cma_reset;
    wire [13:0] i_mul40_draw_box38_im0_cma_a0;
    wire [13:0] i_mul40_draw_box38_im0_cma_c0;
    wire [27:0] i_mul40_draw_box38_im0_cma_s0;
    wire [27:0] i_mul40_draw_box38_im0_cma_qq;
    wire [27:0] i_mul40_draw_box38_im0_cma_q;
    wire i_mul40_draw_box38_im0_cma_ena0;
    wire i_mul40_draw_box38_im0_cma_ena1;
    wire i_mul40_draw_box38_im0_cma_ena2;
    wire i_mul40_draw_box38_im8_cma_reset;
    wire [17:0] i_mul40_draw_box38_im8_cma_a0;
    wire [17:0] i_mul40_draw_box38_im8_cma_c0;
    wire [35:0] i_mul40_draw_box38_im8_cma_s0;
    wire [35:0] i_mul40_draw_box38_im8_cma_qq;
    wire [35:0] i_mul40_draw_box38_im8_cma_q;
    wire i_mul40_draw_box38_im8_cma_ena0;
    wire i_mul40_draw_box38_im8_cma_ena1;
    wire i_mul40_draw_box38_im8_cma_ena2;
    wire i_mul56_draw_box40_im0_cma_reset;
    wire [13:0] i_mul56_draw_box40_im0_cma_a0;
    wire [13:0] i_mul56_draw_box40_im0_cma_c0;
    wire [27:0] i_mul56_draw_box40_im0_cma_s0;
    wire [27:0] i_mul56_draw_box40_im0_cma_qq;
    wire [27:0] i_mul56_draw_box40_im0_cma_q;
    wire i_mul56_draw_box40_im0_cma_ena0;
    wire i_mul56_draw_box40_im0_cma_ena1;
    wire i_mul56_draw_box40_im0_cma_ena2;
    wire i_mul56_draw_box40_im8_cma_reset;
    wire [17:0] i_mul56_draw_box40_im8_cma_a0;
    wire [17:0] i_mul56_draw_box40_im8_cma_c0;
    wire [35:0] i_mul56_draw_box40_im8_cma_s0;
    wire [35:0] i_mul56_draw_box40_im8_cma_qq;
    wire [35:0] i_mul56_draw_box40_im8_cma_q;
    wire i_mul56_draw_box40_im8_cma_ena0;
    wire i_mul56_draw_box40_im8_cma_ena1;
    wire i_mul56_draw_box40_im8_cma_ena2;
    wire i_mul78_draw_box41_im0_cma_reset;
    wire [13:0] i_mul78_draw_box41_im0_cma_a0;
    wire [13:0] i_mul78_draw_box41_im0_cma_c0;
    wire [27:0] i_mul78_draw_box41_im0_cma_s0;
    wire [27:0] i_mul78_draw_box41_im0_cma_qq;
    wire [27:0] i_mul78_draw_box41_im0_cma_q;
    wire i_mul78_draw_box41_im0_cma_ena0;
    wire i_mul78_draw_box41_im0_cma_ena1;
    wire i_mul78_draw_box41_im0_cma_ena2;
    wire i_mul78_draw_box41_im8_cma_reset;
    wire [17:0] i_mul78_draw_box41_im8_cma_a0;
    wire [17:0] i_mul78_draw_box41_im8_cma_c0;
    wire [35:0] i_mul78_draw_box41_im8_cma_s0;
    wire [35:0] i_mul78_draw_box41_im8_cma_qq;
    wire [35:0] i_mul78_draw_box41_im8_cma_q;
    wire i_mul78_draw_box41_im8_cma_ena0;
    wire i_mul78_draw_box41_im8_cma_ena1;
    wire i_mul78_draw_box41_im8_cma_ena2;
    wire i_mul_draw_box36_im0_cma_reset;
    wire [13:0] i_mul_draw_box36_im0_cma_a0;
    wire [13:0] i_mul_draw_box36_im0_cma_c0;
    wire [27:0] i_mul_draw_box36_im0_cma_s0;
    wire [27:0] i_mul_draw_box36_im0_cma_qq;
    wire [27:0] i_mul_draw_box36_im0_cma_q;
    wire i_mul_draw_box36_im0_cma_ena0;
    wire i_mul_draw_box36_im0_cma_ena1;
    wire i_mul_draw_box36_im0_cma_ena2;
    wire i_mul_draw_box36_im8_cma_reset;
    wire [17:0] i_mul_draw_box36_im8_cma_a0;
    wire [17:0] i_mul_draw_box36_im8_cma_c0;
    wire [35:0] i_mul_draw_box36_im8_cma_s0;
    wire [35:0] i_mul_draw_box36_im8_cma_qq;
    wire [35:0] i_mul_draw_box36_im8_cma_q;
    wire i_mul_draw_box36_im8_cma_ena0;
    wire i_mul_draw_box36_im8_cma_ena1;
    wire i_mul_draw_box36_im8_cma_ena2;
    wire i_mul40_draw_box38_ma3_cma_reset;
    wire [13:0] i_mul40_draw_box38_ma3_cma_a0;
    wire [17:0] i_mul40_draw_box38_ma3_cma_c0;
    wire [13:0] i_mul40_draw_box38_ma3_cma_a1;
    wire [17:0] i_mul40_draw_box38_ma3_cma_c1;
    wire [32:0] i_mul40_draw_box38_ma3_cma_s0;
    wire [32:0] i_mul40_draw_box38_ma3_cma_qq;
    wire [32:0] i_mul40_draw_box38_ma3_cma_q;
    wire i_mul40_draw_box38_ma3_cma_ena0;
    wire i_mul40_draw_box38_ma3_cma_ena1;
    wire i_mul40_draw_box38_ma3_cma_ena2;
    wire i_mul56_draw_box40_ma3_cma_reset;
    wire [13:0] i_mul56_draw_box40_ma3_cma_a0;
    wire [17:0] i_mul56_draw_box40_ma3_cma_c0;
    wire [13:0] i_mul56_draw_box40_ma3_cma_a1;
    wire [17:0] i_mul56_draw_box40_ma3_cma_c1;
    wire [32:0] i_mul56_draw_box40_ma3_cma_s0;
    wire [32:0] i_mul56_draw_box40_ma3_cma_qq;
    wire [32:0] i_mul56_draw_box40_ma3_cma_q;
    wire i_mul56_draw_box40_ma3_cma_ena0;
    wire i_mul56_draw_box40_ma3_cma_ena1;
    wire i_mul56_draw_box40_ma3_cma_ena2;
    wire i_mul78_draw_box41_ma3_cma_reset;
    wire [13:0] i_mul78_draw_box41_ma3_cma_a0;
    wire [17:0] i_mul78_draw_box41_ma3_cma_c0;
    wire [13:0] i_mul78_draw_box41_ma3_cma_a1;
    wire [17:0] i_mul78_draw_box41_ma3_cma_c1;
    wire [32:0] i_mul78_draw_box41_ma3_cma_s0;
    wire [32:0] i_mul78_draw_box41_ma3_cma_qq;
    wire [32:0] i_mul78_draw_box41_ma3_cma_q;
    wire i_mul78_draw_box41_ma3_cma_ena0;
    wire i_mul78_draw_box41_ma3_cma_ena1;
    wire i_mul78_draw_box41_ma3_cma_ena2;
    wire i_mul_draw_box36_ma3_cma_reset;
    wire [13:0] i_mul_draw_box36_ma3_cma_a0;
    wire [17:0] i_mul_draw_box36_ma3_cma_c0;
    wire [13:0] i_mul_draw_box36_ma3_cma_a1;
    wire [17:0] i_mul_draw_box36_ma3_cma_c1;
    wire [32:0] i_mul_draw_box36_ma3_cma_s0;
    wire [32:0] i_mul_draw_box36_ma3_cma_qq;
    wire [32:0] i_mul_draw_box36_ma3_cma_q;
    wire i_mul_draw_box36_ma3_cma_ena0;
    wire i_mul_draw_box36_ma3_cma_ena1;
    wire i_mul_draw_box36_ma3_cma_ena2;
    wire [13:0] i_mul56_draw_box40_bs1_merged_bit_select_b;
    wire [17:0] i_mul56_draw_box40_bs1_merged_bit_select_c;
    wire [13:0] i_mul40_draw_box38_bs2_merged_bit_select_b;
    wire [17:0] i_mul40_draw_box38_bs2_merged_bit_select_c;
    wire [13:0] i_mul_draw_box36_bs2_merged_bit_select_b;
    wire [17:0] i_mul_draw_box36_bs2_merged_bit_select_c;
    wire [13:0] i_mul78_draw_box41_bs1_merged_bit_select_b;
    wire [17:0] i_mul78_draw_box41_bs1_merged_bit_select_c;
    wire [13:0] i_mul_draw_box36_bs1_merged_bit_select_b;
    wire [17:0] i_mul_draw_box36_bs1_merged_bit_select_c;
    wire [13:0] i_mul40_draw_box38_bs1_merged_bit_select_b;
    wire [17:0] i_mul40_draw_box38_bs1_merged_bit_select_c;
    wire [9:0] i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_e;
    wire [0:0] redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_in;
    wire redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_in;
    wire redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_data_in;
    wire [0:0] redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_out;
    wire redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_out;
    wire redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_data_out;
    wire [0:0] redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_in;
    wire redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_in;
    wire redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_data_in;
    wire [0:0] redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_out;
    wire redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_out;
    wire redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_data_out;
    wire [0:0] redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_in;
    wire redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_in;
    wire redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_data_in;
    wire [0:0] redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_out;
    wire redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_out;
    wire redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_data_out;
    reg [63:0] redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_q;
    wire [0:0] redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_in;
    wire redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_in;
    wire redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_data_in;
    wire [0:0] redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_out;
    wire redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_out;
    wire redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_data_out;
    reg [0:0] redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_q;
    reg [0:0] redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_q;
    reg [0:0] redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_q;
    reg [0:0] redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q;
    wire [0:0] redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_in;
    wire redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_in;
    wire redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_data_in;
    wire [0:0] redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_out;
    wire redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_out;
    wire redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_data_out;
    wire [0:0] redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_in;
    wire redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_in;
    wire redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_data_in;
    wire [0:0] redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_out;
    wire redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_out;
    wire redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_data_out;
    wire [0:0] redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_in;
    wire redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_in;
    wire redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_data_in;
    wire [0:0] redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_out;
    wire redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_out;
    wire redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_data_out;
    reg [0:0] redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_q;
    reg [0:0] redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_q;
    reg [0:0] redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_q;
    reg [0:0] redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q;
    reg [0:0] redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q;
    wire [0:0] redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_in;
    wire redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_in;
    wire redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_data_in;
    wire [0:0] redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_out;
    wire redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_out;
    wire redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_data_out;
    reg [31:0] redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_q;
    reg [31:0] redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_q;
    reg [31:0] redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_q;
    reg [31:0] redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q;
    wire [0:0] redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_in;
    wire redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_in;
    wire redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_data_in;
    wire [0:0] redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_out;
    wire redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_out;
    wire redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_data_out;
    wire [0:0] redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_in;
    wire redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_in;
    wire redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_data_in;
    wire [0:0] redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_out;
    wire redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_out;
    wire redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_data_out;
    wire [0:0] redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_in;
    wire redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_in;
    wire redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_data_in;
    wire [0:0] redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_out;
    wire redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_out;
    wire redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_data_out;
    wire [0:0] redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_in;
    wire redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_in;
    wire redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_data_in;
    wire [0:0] redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_out;
    wire redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_out;
    wire redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_data_out;
    reg [31:0] redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_q;
    wire [0:0] redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_in;
    wire redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_in;
    wire redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_data_in;
    wire [0:0] redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_out;
    wire redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_out;
    wire redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_data_out;
    wire [0:0] redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_in;
    wire redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_in;
    wire redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_data_in;
    wire [0:0] redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_out;
    wire redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_out;
    wire redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_data_out;
    reg [0:0] redist23_i_xor115_draw_box2_q_4_0_q;
    reg [0:0] redist23_i_xor115_draw_box2_q_4_1_q;
    reg [0:0] redist23_i_xor115_draw_box2_q_4_2_q;
    reg [0:0] redist23_i_xor115_draw_box2_q_4_3_q;
    reg [0:0] redist24_i_xor115_draw_box2_q_5_0_q;
    wire [0:0] redist25_i_xor115_draw_box2_q_36_fifo_valid_in;
    wire redist25_i_xor115_draw_box2_q_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist25_i_xor115_draw_box2_q_36_fifo_stall_in;
    wire redist25_i_xor115_draw_box2_q_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist25_i_xor115_draw_box2_q_36_fifo_data_in;
    wire [0:0] redist25_i_xor115_draw_box2_q_36_fifo_valid_out;
    wire redist25_i_xor115_draw_box2_q_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist25_i_xor115_draw_box2_q_36_fifo_stall_out;
    wire redist25_i_xor115_draw_box2_q_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist25_i_xor115_draw_box2_q_36_fifo_data_out;
    wire [0:0] redist26_i_xor115_draw_box2_q_66_fifo_valid_in;
    wire redist26_i_xor115_draw_box2_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist26_i_xor115_draw_box2_q_66_fifo_stall_in;
    wire redist26_i_xor115_draw_box2_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist26_i_xor115_draw_box2_q_66_fifo_data_in;
    wire [0:0] redist26_i_xor115_draw_box2_q_66_fifo_valid_out;
    wire redist26_i_xor115_draw_box2_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist26_i_xor115_draw_box2_q_66_fifo_stall_out;
    wire redist26_i_xor115_draw_box2_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist26_i_xor115_draw_box2_q_66_fifo_data_out;
    wire [0:0] redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_in;
    wire redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_in;
    wire redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_data_in;
    wire [0:0] redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_out;
    wire redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_out;
    wire redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_data_out;
    wire [0:0] redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_in;
    wire redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_in;
    wire redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_data_in;
    wire [0:0] redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_out;
    wire redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_out;
    wire redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_data_out;
    wire [0:0] redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_in;
    wire redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_in;
    wire redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_data_in;
    wire [0:0] redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_out;
    wire redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_out;
    wire redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_data_out;
    wire [0:0] redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_in;
    wire redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_in;
    wire redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_data_in;
    wire [0:0] redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_out;
    wire redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_out;
    wire redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_data_out;
    wire [0:0] redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_in;
    wire redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_in;
    wire redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_data_in;
    wire [0:0] redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_out;
    wire redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_out;
    wire redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_data_out;
    reg [30:0] redist32_i_mul78_draw_box41_vt_select_31_b_1_0_q;
    wire [0:0] redist33_i_masked118_draw_box135_q_187_fifo_valid_in;
    wire redist33_i_masked118_draw_box135_q_187_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist33_i_masked118_draw_box135_q_187_fifo_stall_in;
    wire redist33_i_masked118_draw_box135_q_187_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist33_i_masked118_draw_box135_q_187_fifo_data_in;
    wire [0:0] redist33_i_masked118_draw_box135_q_187_fifo_valid_out;
    wire redist33_i_masked118_draw_box135_q_187_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist33_i_masked118_draw_box135_q_187_fifo_stall_out;
    wire redist33_i_masked118_draw_box135_q_187_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist33_i_masked118_draw_box135_q_187_fifo_data_out;
    reg [3:0] redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_0_q;
    reg [3:0] redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_1_q;
    reg [3:0] redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_2_q;
    reg [3:0] redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q;
    wire [0:0] redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_in;
    wire redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_in;
    wire redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_data_in;
    wire [0:0] redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_out;
    wire redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_out;
    wire redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_data_out;
    wire [0:0] redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_in;
    wire redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_in;
    wire redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_data_in;
    wire [0:0] redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_out;
    wire redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_out;
    wire redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_data_out;
    wire [0:0] redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_in;
    wire redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_in;
    wire redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_data_in;
    wire [0:0] redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_out;
    wire redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_out;
    wire redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_data_out;
    wire [0:0] redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_in;
    wire redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_in;
    wire redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_data_in;
    wire [0:0] redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_out;
    wire redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_out;
    wire redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_data_out;
    wire [0:0] redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_in;
    wire redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_in;
    wire redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_data_in;
    wire [0:0] redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_out;
    wire redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_out;
    wire redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_data_out;
    wire [0:0] redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_in;
    wire redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_in;
    wire redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_data_in;
    wire [0:0] redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_out;
    wire redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_out;
    wire redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_data_out;
    reg [0:0] redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_q;
    reg [0:0] redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_q;
    reg [0:0] redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_q;
    reg [0:0] redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_q;
    reg [0:0] redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_q;
    reg [0:0] redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_q;
    wire [0:0] redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_in;
    wire redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_in;
    wire redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_data_in;
    wire [0:0] redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_out;
    wire redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_out;
    wire redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_data_out;
    wire [0:0] redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_in;
    wire redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_in;
    wire redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_data_in;
    wire [0:0] redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_out;
    wire redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_out;
    wire redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_data_out;
    wire [0:0] redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_in;
    wire redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_in;
    wire redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_data_in;
    wire [0:0] redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_out;
    wire redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_out;
    wire redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_in;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_in;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_out;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_out;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_in;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_in;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_out;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_out;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_data_out;
    wire [0:0] redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_in;
    wire redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_in;
    wire redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_data_in;
    wire [0:0] redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_out;
    wire redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_out;
    wire redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_data_out;
    wire [0:0] redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_in;
    wire redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_in;
    wire redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_data_in;
    wire [0:0] redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_out;
    wire redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_out;
    wire redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_data_out;
    wire [0:0] redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_in;
    wire redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_in;
    wire redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_data_in;
    wire [0:0] redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_out;
    wire redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_out;
    wire redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_data_out;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_b;
    wire [32:0] bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_q;
    wire [32:0] bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_10_draw_box94_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_10_draw_box94_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_15_draw_box105_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_15_draw_box105_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_1_draw_box68_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_1_draw_box68_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_20_draw_box115_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_5_draw_box82_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_5_draw_box82_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_draw_box57_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_draw_box57_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going109_draw_box4_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_b;
    wire [32:0] bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_q;
    wire [32:0] bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_b;
    wire [3:0] bubble_join_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_q;
    wire [3:0] bubble_select_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_b;
    wire [3:0] bubble_join_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_q;
    wire [3:0] bubble_select_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_draw_box_B3_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_draw_box_B3_merge_reg_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b;
    wire [27:0] bubble_join_i_mul40_draw_box38_im0_cma_q;
    wire [27:0] bubble_select_i_mul40_draw_box38_im0_cma_b;
    wire [35:0] bubble_join_i_mul40_draw_box38_im8_cma_q;
    wire [35:0] bubble_select_i_mul40_draw_box38_im8_cma_b;
    wire [27:0] bubble_join_i_mul56_draw_box40_im0_cma_q;
    wire [27:0] bubble_select_i_mul56_draw_box40_im0_cma_b;
    wire [35:0] bubble_join_i_mul56_draw_box40_im8_cma_q;
    wire [35:0] bubble_select_i_mul56_draw_box40_im8_cma_b;
    wire [27:0] bubble_join_i_mul78_draw_box41_im0_cma_q;
    wire [27:0] bubble_select_i_mul78_draw_box41_im0_cma_b;
    wire [35:0] bubble_join_i_mul78_draw_box41_im8_cma_q;
    wire [35:0] bubble_select_i_mul78_draw_box41_im8_cma_b;
    wire [27:0] bubble_join_i_mul_draw_box36_im0_cma_q;
    wire [27:0] bubble_select_i_mul_draw_box36_im0_cma_b;
    wire [35:0] bubble_join_i_mul_draw_box36_im8_cma_q;
    wire [35:0] bubble_select_i_mul_draw_box36_im8_cma_b;
    wire [32:0] bubble_join_i_mul40_draw_box38_ma3_cma_q;
    wire [32:0] bubble_select_i_mul40_draw_box38_ma3_cma_b;
    wire [32:0] bubble_join_i_mul56_draw_box40_ma3_cma_q;
    wire [32:0] bubble_select_i_mul56_draw_box40_ma3_cma_b;
    wire [32:0] bubble_join_i_mul78_draw_box41_ma3_cma_q;
    wire [32:0] bubble_select_i_mul78_draw_box41_ma3_cma_b;
    wire [32:0] bubble_join_i_mul_draw_box36_ma3_cma_q;
    wire [32:0] bubble_select_i_mul_draw_box36_ma3_cma_b;
    wire [31:0] bubble_join_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_q;
    wire [31:0] bubble_select_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_b;
    wire [63:0] bubble_join_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_q;
    wire [63:0] bubble_select_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_b;
    wire [63:0] bubble_join_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_q;
    wire [63:0] bubble_select_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_b;
    wire [63:0] bubble_join_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_q;
    wire [63:0] bubble_select_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_b;
    wire [63:0] bubble_join_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_q;
    wire [63:0] bubble_select_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_b;
    wire [63:0] bubble_join_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_q;
    wire [63:0] bubble_select_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_b;
    wire [0:0] bubble_join_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_q;
    wire [0:0] bubble_select_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_b;
    wire [0:0] bubble_join_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_q;
    wire [0:0] bubble_select_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_b;
    wire [31:0] bubble_join_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_q;
    wire [31:0] bubble_select_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_b;
    wire [31:0] bubble_join_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_q;
    wire [31:0] bubble_select_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_b;
    wire [31:0] bubble_join_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_q;
    wire [31:0] bubble_select_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_b;
    wire [31:0] bubble_join_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_q;
    wire [31:0] bubble_select_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_b;
    wire [31:0] bubble_join_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_q;
    wire [31:0] bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_b;
    wire [31:0] bubble_join_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_q;
    wire [31:0] bubble_select_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_b;
    wire [0:0] bubble_join_redist25_i_xor115_draw_box2_q_36_fifo_q;
    wire [0:0] bubble_select_redist25_i_xor115_draw_box2_q_36_fifo_b;
    wire [0:0] bubble_join_redist26_i_xor115_draw_box2_q_66_fifo_q;
    wire [0:0] bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b;
    wire [0:0] bubble_join_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_q;
    wire [0:0] bubble_select_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_b;
    wire [0:0] bubble_join_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_q;
    wire [0:0] bubble_select_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_b;
    wire [0:0] bubble_join_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_q;
    wire [0:0] bubble_select_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_b;
    wire [0:0] bubble_join_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_q;
    wire [0:0] bubble_select_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_b;
    wire [0:0] bubble_join_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_q;
    wire [0:0] bubble_select_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_b;
    wire [0:0] bubble_join_redist33_i_masked118_draw_box135_q_187_fifo_q;
    wire [0:0] bubble_select_redist33_i_masked118_draw_box135_q_187_fifo_b;
    wire [0:0] bubble_join_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_q;
    wire [0:0] bubble_select_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_b;
    wire [0:0] bubble_join_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_q;
    wire [0:0] bubble_select_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_b;
    wire [0:0] bubble_join_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_q;
    wire [0:0] bubble_select_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_b;
    wire [0:0] bubble_join_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_q;
    wire [0:0] bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b;
    wire [0:0] bubble_join_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_q;
    wire [0:0] bubble_select_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_b;
    wire [0:0] bubble_join_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_q;
    wire [0:0] bubble_select_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_b;
    wire [0:0] bubble_join_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_q;
    wire [0:0] bubble_select_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_b;
    wire [0:0] bubble_join_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_q;
    wire [0:0] bubble_select_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_b;
    wire [0:0] bubble_join_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_q;
    wire [0:0] bubble_select_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_b;
    wire [0:0] bubble_join_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_q;
    wire [0:0] bubble_select_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_b;
    wire [0:0] SE_i_add41_draw_box58_wireValid;
    wire [0:0] SE_i_add41_draw_box58_and0;
    wire [0:0] SE_i_add41_draw_box58_backStall;
    wire [0:0] SE_i_add41_draw_box58_V0;
    wire [0:0] SE_i_add57_draw_box70_wireValid;
    wire [0:0] SE_i_add57_draw_box70_and0;
    wire [0:0] SE_i_add57_draw_box70_backStall;
    wire [0:0] SE_i_add57_draw_box70_V0;
    wire [0:0] SE_i_add68_draw_box84_wireValid;
    wire [0:0] SE_i_add68_draw_box84_and0;
    wire [0:0] SE_i_add68_draw_box84_backStall;
    wire [0:0] SE_i_add68_draw_box84_V0;
    wire [0:0] SE_i_add79_draw_box96_wireValid;
    wire [0:0] SE_i_add79_draw_box96_and0;
    wire [0:0] SE_i_add79_draw_box96_backStall;
    wire [0:0] SE_i_add79_draw_box96_V0;
    wire [0:0] SE_i_add90_draw_box107_wireValid;
    wire [0:0] SE_i_add90_draw_box107_and0;
    wire [0:0] SE_i_add90_draw_box107_backStall;
    wire [0:0] SE_i_add90_draw_box107_V0;
    wire [0:0] SE_i_add_draw_box42_wireValid;
    wire [0:0] SE_i_add_draw_box42_and0;
    wire [0:0] SE_i_add_draw_box42_backStall;
    wire [0:0] SE_i_add_draw_box42_V0;
    reg [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0;
    wire [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_v_s_0;
    wire [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_s_tv_0;
    wire [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_backEN;
    wire [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_and0;
    wire [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_backStall;
    wire [0:0] SE_i_first_cleanup114_xor122_or_draw_box81_V0;
    reg [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0;
    wire [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_v_s_0;
    wire [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_s_tv_0;
    wire [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_backEN;
    wire [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_and0;
    wire [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_backStall;
    wire [0:0] SE_i_first_cleanup114_xor123_or_draw_box93_V0;
    reg [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0;
    wire [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_v_s_0;
    wire [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_s_tv_0;
    wire [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_backEN;
    wire [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_and0;
    wire [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_backStall;
    wire [0:0] SE_i_first_cleanup114_xor124_or_draw_box104_V0;
    reg [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0;
    wire [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_v_s_0;
    wire [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_s_tv_0;
    wire [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_backEN;
    wire [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_and0;
    wire [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_backStall;
    wire [0:0] SE_i_first_cleanup114_xor125_or_draw_box114_V0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireStall;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_StallValid;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_toReg0;
    reg [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_toReg1;
    reg [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_and0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_and1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_or0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_backStall;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_V0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_draw_box12_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_V1;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_and0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_V0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_and0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_V0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_and0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_V0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_and0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_V0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_and0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_draw_box57_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration111_draw_box9_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration111_draw_box9_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond119_draw_box126_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_0105_push9_draw_box118_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_0105_push9_draw_box118_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_initerations107_push16_draw_box7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_initerations107_push16_draw_box7_backStall;
    reg [0:0] SE_i_masked118_draw_box135_R_v_0;
    wire [0:0] SE_i_masked118_draw_box135_v_s_0;
    wire [0:0] SE_i_masked118_draw_box135_s_tv_0;
    wire [0:0] SE_i_masked118_draw_box135_backEN;
    wire [0:0] SE_i_masked118_draw_box135_backStall;
    wire [0:0] SE_i_masked118_draw_box135_V0;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_wireValid;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_wireStall;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_StallValid;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_toReg0;
    reg [0:0] SE_i_next_initerations108_draw_box6_vt_join_fromReg0;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_consumed0;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_toReg1;
    reg [0:0] SE_i_next_initerations108_draw_box6_vt_join_fromReg1;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_consumed1;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_or0;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_backStall;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_V0;
    wire [0:0] SE_i_next_initerations108_draw_box6_vt_join_V1;
    wire [0:0] SE_i_or116_draw_box127_wireValid;
    wire [0:0] SE_i_or116_draw_box127_backStall;
    wire [0:0] SE_i_or116_draw_box127_V0;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_wireValid;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and0;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and1;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and2;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and3;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and4;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and5;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and6;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and7;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_and8;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_backStall;
    wire [0:0] SE_i_reduction_draw_box_0_draw_box47_V0;
    reg [0:0] SE_i_reduction_draw_box_10_draw_box77_R_v_0;
    wire [0:0] SE_i_reduction_draw_box_10_draw_box77_v_s_0;
    wire [0:0] SE_i_reduction_draw_box_10_draw_box77_s_tv_0;
    wire [0:0] SE_i_reduction_draw_box_10_draw_box77_backEN;
    wire [0:0] SE_i_reduction_draw_box_10_draw_box77_and0;
    wire [0:0] SE_i_reduction_draw_box_10_draw_box77_backStall;
    wire [0:0] SE_i_reduction_draw_box_10_draw_box77_V0;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_wireValid;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_wireStall;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_StallValid;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_toReg0;
    reg [0:0] SE_i_reduction_draw_box_12_draw_box87_fromReg0;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_consumed0;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_toReg1;
    reg [0:0] SE_i_reduction_draw_box_12_draw_box87_fromReg1;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_consumed1;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_toReg2;
    reg [0:0] SE_i_reduction_draw_box_12_draw_box87_fromReg2;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_consumed2;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_and0;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_or0;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_or1;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_backStall;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_V0;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_V1;
    wire [0:0] SE_i_reduction_draw_box_12_draw_box87_V2;
    wire [0:0] SE_i_reduction_draw_box_13_draw_box88_wireValid;
    wire [0:0] SE_i_reduction_draw_box_13_draw_box88_and0;
    wire [0:0] SE_i_reduction_draw_box_13_draw_box88_backStall;
    wire [0:0] SE_i_reduction_draw_box_13_draw_box88_V0;
    reg [0:0] SE_i_reduction_draw_box_14_draw_box89_R_v_0;
    wire [0:0] SE_i_reduction_draw_box_14_draw_box89_v_s_0;
    wire [0:0] SE_i_reduction_draw_box_14_draw_box89_s_tv_0;
    wire [0:0] SE_i_reduction_draw_box_14_draw_box89_backEN;
    wire [0:0] SE_i_reduction_draw_box_14_draw_box89_and0;
    wire [0:0] SE_i_reduction_draw_box_14_draw_box89_backStall;
    wire [0:0] SE_i_reduction_draw_box_14_draw_box89_V0;
    wire [0:0] SE_i_reduction_draw_box_17_draw_box99_wireValid;
    wire [0:0] SE_i_reduction_draw_box_17_draw_box99_and0;
    wire [0:0] SE_i_reduction_draw_box_17_draw_box99_backStall;
    wire [0:0] SE_i_reduction_draw_box_17_draw_box99_V0;
    reg [0:0] SE_i_reduction_draw_box_18_draw_box100_R_v_0;
    wire [0:0] SE_i_reduction_draw_box_18_draw_box100_v_s_0;
    wire [0:0] SE_i_reduction_draw_box_18_draw_box100_s_tv_0;
    wire [0:0] SE_i_reduction_draw_box_18_draw_box100_backEN;
    wire [0:0] SE_i_reduction_draw_box_18_draw_box100_and0;
    wire [0:0] SE_i_reduction_draw_box_18_draw_box100_backStall;
    wire [0:0] SE_i_reduction_draw_box_18_draw_box100_V0;
    reg [0:0] SE_i_reduction_draw_box_22_draw_box110_R_v_0;
    wire [0:0] SE_i_reduction_draw_box_22_draw_box110_v_s_0;
    wire [0:0] SE_i_reduction_draw_box_22_draw_box110_s_tv_0;
    wire [0:0] SE_i_reduction_draw_box_22_draw_box110_backEN;
    wire [0:0] SE_i_reduction_draw_box_22_draw_box110_and0;
    wire [0:0] SE_i_reduction_draw_box_22_draw_box110_backStall;
    wire [0:0] SE_i_reduction_draw_box_22_draw_box110_V0;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_wireValid;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_wireStall;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_StallValid;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_toReg0;
    reg [0:0] SE_i_reduction_draw_box_4_draw_box61_fromReg0;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_consumed0;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_toReg1;
    reg [0:0] SE_i_reduction_draw_box_4_draw_box61_fromReg1;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_consumed1;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_and0;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_or0;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_backStall;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_V0;
    wire [0:0] SE_i_reduction_draw_box_4_draw_box61_V1;
    wire [0:0] SE_i_reduction_draw_box_5_draw_box62_wireValid;
    wire [0:0] SE_i_reduction_draw_box_5_draw_box62_and0;
    wire [0:0] SE_i_reduction_draw_box_5_draw_box62_backStall;
    wire [0:0] SE_i_reduction_draw_box_5_draw_box62_V0;
    reg [0:0] SE_i_reduction_draw_box_6_draw_box63_R_v_0;
    wire [0:0] SE_i_reduction_draw_box_6_draw_box63_v_s_0;
    wire [0:0] SE_i_reduction_draw_box_6_draw_box63_s_tv_0;
    wire [0:0] SE_i_reduction_draw_box_6_draw_box63_backEN;
    wire [0:0] SE_i_reduction_draw_box_6_draw_box63_and0;
    wire [0:0] SE_i_reduction_draw_box_6_draw_box63_backStall;
    wire [0:0] SE_i_reduction_draw_box_6_draw_box63_V0;
    wire [0:0] SE_i_reduction_draw_box_8_draw_box75_wireValid;
    wire [0:0] SE_i_reduction_draw_box_8_draw_box75_and0;
    wire [0:0] SE_i_reduction_draw_box_8_draw_box75_and1;
    wire [0:0] SE_i_reduction_draw_box_8_draw_box75_backStall;
    wire [0:0] SE_i_reduction_draw_box_8_draw_box75_V0;
    wire [0:0] SE_i_unnamed_draw_box124_wireValid;
    wire [0:0] SE_i_unnamed_draw_box124_wireStall;
    wire [0:0] SE_i_unnamed_draw_box124_StallValid;
    wire [0:0] SE_i_unnamed_draw_box124_toReg0;
    reg [0:0] SE_i_unnamed_draw_box124_fromReg0;
    wire [0:0] SE_i_unnamed_draw_box124_consumed0;
    wire [0:0] SE_i_unnamed_draw_box124_toReg1;
    reg [0:0] SE_i_unnamed_draw_box124_fromReg1;
    wire [0:0] SE_i_unnamed_draw_box124_consumed1;
    wire [0:0] SE_i_unnamed_draw_box124_toReg2;
    reg [0:0] SE_i_unnamed_draw_box124_fromReg2;
    wire [0:0] SE_i_unnamed_draw_box124_consumed2;
    wire [0:0] SE_i_unnamed_draw_box124_and0;
    wire [0:0] SE_i_unnamed_draw_box124_or0;
    wire [0:0] SE_i_unnamed_draw_box124_or1;
    wire [0:0] SE_i_unnamed_draw_box124_backStall;
    wire [0:0] SE_i_unnamed_draw_box124_V0;
    wire [0:0] SE_i_unnamed_draw_box124_V1;
    wire [0:0] SE_i_unnamed_draw_box124_V2;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_bgTrunc_i_inc_draw_box117_sel_x_wireValid;
    wire [0:0] SE_bgTrunc_i_inc_draw_box117_sel_x_and0;
    wire [0:0] SE_bgTrunc_i_inc_draw_box117_sel_x_backStall;
    wire [0:0] SE_bgTrunc_i_inc_draw_box117_sel_x_V0;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg16;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg16;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed16;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg17;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg17;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed17;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg18;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg18;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed18;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg19;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg19;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed19;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg20;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg20;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed20;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg21;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg21;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed21;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg22;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg22;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed22;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg23;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg23;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed23;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg24;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg24;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed24;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_toReg25;
    reg [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg25;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_consumed25;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or15;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or16;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or17;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or18;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or19;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or20;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or21;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or22;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or23;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_or24;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V15;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V16;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V17;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V18;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V19;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V20;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V21;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V22;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V23;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V24;
    wire [0:0] SE_out_draw_box_B3_merge_reg_aunroll_x_V25;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V2;
    reg [0:0] SE_i_mul40_draw_box38_im0_cma_R_s_0;
    reg [0:0] SE_i_mul40_draw_box38_im0_cma_R_s_1;
    reg [0:0] SE_i_mul40_draw_box38_im0_cma_R_v_0;
    reg [0:0] SE_i_mul40_draw_box38_im0_cma_R_v_1;
    reg [0:0] SE_i_mul40_draw_box38_im0_cma_R_v_2;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_v_s_0;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_backEN;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_and0;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_or0;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_or1;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_backStall;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_V0;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_V1;
    wire [0:0] SE_i_mul40_draw_box38_im0_cma_V2;
    reg [0:0] SE_i_mul56_draw_box40_im0_cma_R_s_0;
    reg [0:0] SE_i_mul56_draw_box40_im0_cma_R_s_1;
    reg [0:0] SE_i_mul56_draw_box40_im0_cma_R_v_0;
    reg [0:0] SE_i_mul56_draw_box40_im0_cma_R_v_1;
    reg [0:0] SE_i_mul56_draw_box40_im0_cma_R_v_2;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_v_s_0;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_backEN;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_and0;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_or0;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_or1;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_backStall;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_V0;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_V1;
    wire [0:0] SE_i_mul56_draw_box40_im0_cma_V2;
    reg [0:0] SE_i_mul78_draw_box41_im0_cma_R_s_0;
    reg [0:0] SE_i_mul78_draw_box41_im0_cma_R_s_1;
    reg [0:0] SE_i_mul78_draw_box41_im0_cma_R_v_0;
    reg [0:0] SE_i_mul78_draw_box41_im0_cma_R_v_1;
    reg [0:0] SE_i_mul78_draw_box41_im0_cma_R_v_2;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_v_s_0;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_backEN;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_and0;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_or0;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_or1;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_backStall;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_V0;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_V1;
    wire [0:0] SE_i_mul78_draw_box41_im0_cma_V2;
    reg [0:0] SE_i_mul_draw_box36_im0_cma_R_s_0;
    reg [0:0] SE_i_mul_draw_box36_im0_cma_R_s_1;
    reg [0:0] SE_i_mul_draw_box36_im0_cma_R_v_0;
    reg [0:0] SE_i_mul_draw_box36_im0_cma_R_v_1;
    reg [0:0] SE_i_mul_draw_box36_im0_cma_R_v_2;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_v_s_0;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_backEN;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_and0;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_or0;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_or1;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_backStall;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_V0;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_V1;
    wire [0:0] SE_i_mul_draw_box36_im0_cma_V2;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireStall;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_StallValid;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_toReg0;
    reg [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg0;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed0;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_toReg1;
    reg [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg1;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed1;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_or0;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_backStall;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_V0;
    wire [0:0] SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_V1;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireStall;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_StallValid;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_toReg0;
    reg [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg0;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed0;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_toReg1;
    reg [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg1;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed1;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_or0;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_backStall;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_V0;
    wire [0:0] SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_V1;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireStall;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_StallValid;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_toReg0;
    reg [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg0;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed0;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_toReg1;
    reg [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg1;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed1;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_or0;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_backStall;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_V0;
    wire [0:0] SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_V1;
    reg [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0;
    reg [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_v_s_0;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_0;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_1;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backEN;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_or0;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backStall;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_V0;
    wire [0:0] SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_V1;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireStall;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_StallValid;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg0;
    reg [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg0;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed0;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg1;
    reg [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg1;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed1;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg2;
    reg [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg2;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed2;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_or0;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_or1;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_backStall;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V0;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V1;
    wire [0:0] SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V2;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_v_s_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_s_tv_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backStall;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_V0;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_v_s_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_s_tv_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backStall;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_V0;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_v_s_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_s_tv_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backStall;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_V0;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2;
    reg [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_1;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_2;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_3;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or1;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or2;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backStall;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V0;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V1;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V2;
    wire [0:0] SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V3;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireStall;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_StallValid;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_toReg0;
    reg [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg0;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed0;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_toReg1;
    reg [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg1;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed1;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_or0;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_backStall;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_V0;
    wire [0:0] SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_V1;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_v_s_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_s_tv_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backEN;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backStall;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_V0;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_v_s_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_s_tv_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backEN;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backStall;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_V0;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_v_s_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_s_tv_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backEN;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backStall;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_V0;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2;
    reg [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_v_s_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_1;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_2;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_3;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or1;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or2;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backStall;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V0;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V1;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V2;
    wire [0:0] SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V3;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7;
    reg [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_0;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_1;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_2;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_3;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_4;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_5;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_6;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_7;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_8;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or0;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or1;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or2;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or3;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or4;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or5;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or6;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or7;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backStall;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V0;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V1;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V2;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V3;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V4;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V5;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V6;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V7;
    wire [0:0] SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V8;
    wire [0:0] SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_wireValid;
    wire [0:0] SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_backStall;
    wire [0:0] SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_V0;
    reg [0:0] SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_V0;
    reg [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1;
    reg [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_2;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_or0;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_or1;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V0;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V1;
    wire [0:0] SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V2;
    reg [0:0] SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_V0;
    reg [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_or0;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V0;
    wire [0:0] SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V1;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireStall;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_StallValid;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_toReg0;
    reg [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg0;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed0;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_toReg1;
    reg [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg1;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed1;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_or0;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_backStall;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_V0;
    wire [0:0] SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_V1;
    wire [0:0] SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_wireValid;
    wire [0:0] SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall;
    wire [0:0] SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_V0;
    wire [0:0] SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_wireValid;
    wire [0:0] SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall;
    wire [0:0] SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_V0;
    reg [0:0] SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_V0;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireStall;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_StallValid;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_toReg0;
    reg [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg0;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed0;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_toReg1;
    reg [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg1;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed1;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_or0;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_backStall;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_V0;
    wire [0:0] SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_V1;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireStall;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_StallValid;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_toReg0;
    reg [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg0;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed0;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_toReg1;
    reg [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg1;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed1;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_or0;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_backStall;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_V0;
    wire [0:0] SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_V1;
    reg [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0;
    reg [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_v_s_0;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_0;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_1;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_backEN;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_or0;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_backStall;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_V0;
    wire [0:0] SE_redist24_i_xor115_draw_box2_q_5_0_V1;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireStall;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_StallValid;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_toReg0;
    reg [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg0;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed0;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_toReg1;
    reg [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg1;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed1;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_or0;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_backStall;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_V0;
    wire [0:0] SE_out_redist25_i_xor115_draw_box2_q_36_fifo_V1;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg2;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg2;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed2;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg3;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg3;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed3;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg4;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg4;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed4;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg5;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg5;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed5;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg6;
    reg [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg6;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed6;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or0;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or1;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or2;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or3;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or4;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or5;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_backStall;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V0;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V1;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V2;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V3;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V4;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V5;
    wire [0:0] SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V6;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_wireValid;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and0;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and1;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and2;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and3;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and4;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall;
    wire [0:0] SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_V0;
    reg [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0;
    reg [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1;
    reg [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_v_s_0;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_0;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_1;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_2;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_or0;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_or1;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backStall;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V0;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V1;
    wire [0:0] SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V2;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireStall;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_StallValid;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_toReg0;
    reg [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_toReg1;
    reg [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg1;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed1;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_or0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_backStall;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_V0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_V1;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireStall;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_StallValid;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_toReg0;
    reg [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_toReg1;
    reg [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg1;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed1;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_or0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_V1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireStall;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_StallValid;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_toReg0;
    reg [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_toReg1;
    reg [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_or0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_backStall;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_V0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_V1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireStall;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_StallValid;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_toReg0;
    reg [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_toReg1;
    reg [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_or0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_backStall;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_V0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_V1;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireStall;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_StallValid;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_toReg0;
    reg [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_toReg1;
    reg [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg1;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed1;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_or0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_backStall;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_V0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_V1;
    reg [0:0] SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0;
    wire [0:0] SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_v_s_0;
    wire [0:0] SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_s_tv_0;
    wire [0:0] SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backEN;
    wire [0:0] SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backStall;
    wire [0:0] SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_V0;
    reg [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_v_s_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_s_tv_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backEN;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backStall;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_V0;
    reg [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_v_s_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_s_tv_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backEN;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backStall;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_V0;
    reg [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_v_s_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_s_tv_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backEN;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backStall;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_V0;
    reg [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_v_s_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_s_tv_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backEN;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backStall;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_V0;
    reg [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_v_s_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_s_tv_0;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backEN;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backStall;
    wire [0:0] SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_V0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_wireValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_V0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_backStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_backStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_V0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_V0;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_wireValid;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and0;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and1;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and2;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and3;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall;
    wire [0:0] SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_V0;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and0;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and1;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and2;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and3;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall;
    wire [0:0] SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_V0;
    wire [0:0] SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall;
    wire [0:0] SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_V0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_and0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_backStall;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and6;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and7;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and8;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and9;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and10;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_V0;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_wireValid;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_backStall;
    wire [0:0] SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_V0;
    wire [0:0] SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_V0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_out_bitsignaltemp;
    reg [0:0] bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_V0;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_in;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_out;
    wire bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul40_draw_box38_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul40_draw_box38_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul40_draw_box38_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul40_draw_box38_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul56_draw_box40_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul56_draw_box40_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul56_draw_box40_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul56_draw_box40_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul78_draw_box41_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul78_draw_box41_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul78_draw_box41_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul78_draw_box41_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul_draw_box36_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul_draw_box36_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul_draw_box36_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul_draw_box36_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul_draw_box36_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul_draw_box36_ma3_cma_data_reg_data_out;
    wire [0:0] SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_i_valid;
    reg [0:0] SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid;
    reg [0:0] SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_data0;
    wire [0:0] SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backStall;
    wire [0:0] SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V;
    wire [0:0] SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_D0;
    wire [0:0] SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_i_valid;
    reg [0:0] SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid;
    reg [30:0] SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_data0;
    wire [0:0] SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backStall;
    wire [0:0] SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V;
    wire [30:0] SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_D0;
    wire [0:0] SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_i_valid;
    reg [0:0] SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid;
    reg [31:0] SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_data0;
    wire [0:0] SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backStall;
    wire [0:0] SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V;
    wire [31:0] SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_D0;
    wire [0:0] SR_SE_i_masked118_draw_box135_i_valid;
    reg [0:0] SR_SE_i_masked118_draw_box135_r_valid;
    wire [0:0] SR_SE_i_masked118_draw_box135_and0;
    reg [0:0] SR_SE_i_masked118_draw_box135_r_data0;
    reg [0:0] SR_SE_i_masked118_draw_box135_r_data1;
    wire [0:0] SR_SE_i_masked118_draw_box135_backStall;
    wire [0:0] SR_SE_i_masked118_draw_box135_V;
    wire [0:0] SR_SE_i_masked118_draw_box135_D0;
    wire [0:0] SR_SE_i_masked118_draw_box135_D1;
    wire [0:0] SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_i_valid;
    reg [0:0] SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid;
    reg [31:0] SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_data0;
    wire [0:0] SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backStall;
    wire [0:0] SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_V;
    wire [31:0] SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_D0;
    wire [0:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_i_valid;
    reg [0:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid;
    wire [0:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_and0;
    reg [63:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_data0;
    wire [0:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall;
    wire [0:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_V;
    wire [63:0] SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_D0;
    wire [0:0] SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_i_valid;
    reg [0:0] SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid;
    reg [31:0] SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_data0;
    wire [0:0] SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backStall;
    wire [0:0] SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_V;
    wire [31:0] SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_D0;
    wire [0:0] SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_i_valid;
    reg [0:0] SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid;
    reg [31:0] SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_data0;
    wire [0:0] SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backStall;
    wire [0:0] SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V;
    wire [31:0] SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_D0;
    wire [0:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_i_valid;
    reg [0:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid;
    wire [0:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_and0;
    reg [63:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_data0;
    wire [0:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall;
    wire [0:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_V;
    wire [63:0] SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_D0;
    wire [0:0] SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_i_valid;
    reg [0:0] SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid;
    reg [0:0] SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_data0;
    wire [0:0] SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backStall;
    wire [0:0] SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_V;
    wire [0:0] SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_D0;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_i_valid;
    reg [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and0;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and1;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and2;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and3;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and4;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and5;
    reg [63:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data0;
    reg [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data1;
    reg [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data2;
    reg [31:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data3;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_V;
    wire [63:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D0;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D1;
    wire [0:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D2;
    wire [31:0] SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D3;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_i_valid;
    reg [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and0;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and1;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and2;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and3;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and4;
    reg [63:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data0;
    reg [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data1;
    reg [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data2;
    reg [31:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data3;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_V;
    wire [63:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D0;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D1;
    wire [0:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D2;
    wire [31:0] SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D3;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_i_valid;
    reg [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_and0;
    reg [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_r_data0;
    reg [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_r_data1;
    reg [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_r_data2;
    reg [3:0] SR_SE_i_next_initerations108_draw_box6_vt_join_r_data3;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_backStall;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_V;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_D0;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_D1;
    wire [0:0] SR_SE_i_next_initerations108_draw_box6_vt_join_D2;
    wire [3:0] SR_SE_i_next_initerations108_draw_box6_vt_join_D3;
    wire [0:0] SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_i_valid;
    reg [0:0] SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid;
    reg [0:0] SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_data0;
    wire [0:0] SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backStall;
    wire [0:0] SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_V;
    wire [0:0] SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_and0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data1;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_V;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_D1;
    wire [0:0] SR_SE_i_or116_draw_box127_i_valid;
    reg [0:0] SR_SE_i_or116_draw_box127_r_valid;
    wire [0:0] SR_SE_i_or116_draw_box127_and0;
    wire [0:0] SR_SE_i_or116_draw_box127_and1;
    reg [3:0] SR_SE_i_or116_draw_box127_r_data0;
    reg [0:0] SR_SE_i_or116_draw_box127_r_data1;
    wire [0:0] SR_SE_i_or116_draw_box127_backStall;
    wire [0:0] SR_SE_i_or116_draw_box127_V;
    wire [3:0] SR_SE_i_or116_draw_box127_D0;
    wire [0:0] SR_SE_i_or116_draw_box127_D1;


    // SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122(STALLENABLE,1264)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_V0 = SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall = i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_and0 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_V1;
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V2 & SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_and0;

    // bubble_join_i_llvm_fpga_pipeline_keep_going109_draw_box4(BITJOIN,919)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going109_draw_box4_q = i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4(BITSELECT,920)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going109_draw_box4_q[0:0]);

    // leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x(BITSELECT,636)@188
    assign leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x_in = redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q[2:0];
    assign leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x_b = leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x_in[2:0];

    // leftShiftStage0Idx1_uid638_i_cleanups_shl113_draw_box0_shift_x(BITJOIN,637)@188
    assign leftShiftStage0Idx1_uid638_i_cleanups_shl113_draw_box0_shift_x_q = {leftShiftStage0Idx1Rng1_uid637_i_cleanups_shl113_draw_box0_shift_x_b, GND_q};

    // leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x(MUX,639)@188
    assign leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_s or redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q or leftShiftStage0Idx1_uid638_i_cleanups_shl113_draw_box0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_s)
            1'b0 : leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_q = redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q;
            1'b1 : leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_q = leftShiftStage0Idx1_uid638_i_cleanups_shl113_draw_box0_shift_x_q;
            default : leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_q = 4'b0;
        endcase
    end

    // i_cleanups_shl113_draw_box3_vt_select_3(BITSELECT,37)@188
    assign i_cleanups_shl113_draw_box3_vt_select_3_b = leftShiftStage0_uid640_i_cleanups_shl113_draw_box0_shift_x_q[3:1];

    // i_cleanups_shl113_draw_box3_vt_join(BITJOIN,36)@188
    assign i_cleanups_shl113_draw_box3_vt_join_q = {i_cleanups_shl113_draw_box3_vt_select_3_b, GND_q};

    // SE_out_i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116(STALLENABLE,1253)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_wireValid = i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_valid_out;

    // redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo(STALLFIFO,803)
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V4;
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_in = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_backStall;
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b;
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_in_bitsignaltemp = redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_in[0];
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_in_bitsignaltemp = redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_in[0];
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_out[0] = redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_out[0] = redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo (
        .valid_in(redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b),
        .valid_out(redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo(BITJOIN,1095)
    assign bubble_join_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_q = redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_data_out;

    // bubble_select_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo(BITSELECT,1096)
    assign bubble_select_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_b = $unsigned(bubble_join_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74(STALLENABLE,1259)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_wireValid = i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_valid_out;

    // bubble_join_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102(BITJOIN,827)
    assign bubble_join_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_q = i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102(BITSELECT,828)
    assign bubble_select_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_q[31:0]);

    // bubble_join_draw_box_B3_merge_reg_aunroll_x(BITJOIN,959)
    assign bubble_join_draw_box_B3_merge_reg_aunroll_x_q = draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_draw_box_B3_merge_reg_aunroll_x(BITSELECT,960)
    assign bubble_select_draw_box_B3_merge_reg_aunroll_x_b = $unsigned(bubble_join_draw_box_B3_merge_reg_aunroll_x_q[0:0]);

    // SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2(STALLENABLE,1490)
    // Valid signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_V0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0;
    // Stall signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_s_tv_0 = SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backStall & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0;
    // Backward Enable generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backEN = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_v_s_0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backEN & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_V0;
    // Backward Stall generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backStall = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_s_tv_0;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_v_s_0;
            end

        end
    end

    // SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1(STALLENABLE,1489)
    // Valid signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_V0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0;
    // Stall signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_s_tv_0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backStall & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0;
    // Backward Enable generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backEN = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_v_s_0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backEN & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_V0;
    // Backward Stall generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backStall = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_s_tv_0;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_v_s_0;
            end

        end
    end

    // SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0(STALLENABLE,1488)
    // Valid signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_V0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0;
    // Stall signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_s_tv_0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backStall & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0;
    // Backward Enable generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backEN = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_v_s_0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backEN & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_V0;
    // Backward Stall generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backStall = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_s_tv_0;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_v_s_0;
            end

        end
    end

    // SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo(STALLENABLE,1487)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg0 <= '0;
            SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg0 <= SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_toReg0;
            // Successor 1
            SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg1 <= SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed0 = (~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backStall) & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid) | SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg0;
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed1 = (~ (i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_stall_out) & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid) | SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg1;
    // Consuming
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_StallValid = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_backStall & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid;
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_toReg0 = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_StallValid & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed0;
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_toReg1 = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_StallValid & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_or0 = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed0;
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireStall = ~ (SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_consumed1 & SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_or0);
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_backStall = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_V0 = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid & ~ (SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg0);
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_V1 = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid & ~ (SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_wireValid = redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_out;

    // redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo(STALLFIFO,767)
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V25;
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_in = SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_backStall;
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_data_in = bubble_select_draw_box_B3_merge_reg_aunroll_x_b;
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_in_bitsignaltemp = redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_in[0];
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_in_bitsignaltemp = redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_in[0];
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_out[0] = redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_out_bitsignaltemp;
    assign redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_out[0] = redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(183),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo (
        .valid_in(redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_in_bitsignaltemp),
        .stall_in(redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_draw_box_B3_merge_reg_aunroll_x_b),
        .valid_out(redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_valid_out_bitsignaltemp),
        .stall_out(redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_out_bitsignaltemp),
        .data_out(redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123(BLACKBOX,79)@188
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_30_draw_box0 thei_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25(STALLENABLE,1813)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg(STALLFIFO,2048)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V24;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_25_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113(BITJOIN,842)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_q = i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113(BITSELECT,843)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130(STALLENABLE,1211)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_V0 = SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall = bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid = i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_valid_out;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8(STALLENABLE,1779)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_backStall = i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x(BLACKBOX,428)@189
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_0 thei_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x (
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_V0),
        .in_intel_reserved_ffwd_0_0_0_tpl(in_intel_reserved_ffwd_0_0_0_tpl),
        .in_intel_reserved_ffwd_0_0_1_tpl(in_intel_reserved_ffwd_0_0_1_tpl),
        .in_intel_reserved_ffwd_0_0_2_tpl(in_intel_reserved_ffwd_0_0_2_tpl),
        .out_stall_out(i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_valid_out),
        .out_dest_data_out_0_0_0_tpl(),
        .out_dest_data_out_0_0_1_tpl(),
        .out_dest_data_out_0_0_2_tpl(i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x(BITJOIN,987)
    assign bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_q = i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl;

    // bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x(BITSELECT,988)
    assign bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_q[63:0]);

    // bubble_join_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54(BITJOIN,839)
    assign bubble_join_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_q = i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54(BITSELECT,840)
    assign bubble_select_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_q[31:0]);

    // redist23_i_xor115_draw_box2_q_4_0(REG,785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_xor115_draw_box2_q_4_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN == 1'b1)
        begin
            redist23_i_xor115_draw_box2_q_4_0_q <= $unsigned(i_xor115_draw_box2_q);
        end
    end

    // redist23_i_xor115_draw_box2_q_4_1(REG,786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_xor115_draw_box2_q_4_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN == 1'b1)
        begin
            redist23_i_xor115_draw_box2_q_4_1_q <= $unsigned(redist23_i_xor115_draw_box2_q_4_0_q);
        end
    end

    // redist23_i_xor115_draw_box2_q_4_2(REG,787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_xor115_draw_box2_q_4_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN == 1'b1)
        begin
            redist23_i_xor115_draw_box2_q_4_2_q <= $unsigned(redist23_i_xor115_draw_box2_q_4_1_q);
        end
    end

    // redist23_i_xor115_draw_box2_q_4_3(REG,788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_xor115_draw_box2_q_4_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b1)
        begin
            redist23_i_xor115_draw_box2_q_4_3_q <= $unsigned(redist23_i_xor115_draw_box2_q_4_2_q);
        end
    end

    // redist24_i_xor115_draw_box2_q_5_0(REG,789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_xor115_draw_box2_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist24_i_xor115_draw_box2_q_5_0_backEN == 1'b1)
        begin
            redist24_i_xor115_draw_box2_q_5_0_q <= $unsigned(redist23_i_xor115_draw_box2_q_4_3_q);
        end
    end

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14(STALLENABLE,1791)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_backStall = i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55(BLACKBOX,76)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110483_0 thei_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55(STALLENABLE,1179)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_backStall = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_valid_out;

    // SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0(STALLENABLE,1551)
    // Valid signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_V0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_s_tv_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backStall & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backEN = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_v_s_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backEN & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_V0;
    // Backward Stall generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backStall = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backEN == 1'b0)
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0 & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_s_tv_0;
            end
            else
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_v_s_0;
            end

        end
    end

    // SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1(STALLENABLE,1552)
    // Valid signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_V0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_s_tv_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backStall & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backEN = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_v_s_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backEN & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_V0;
    // Backward Stall generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backStall = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backEN == 1'b0)
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0 & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_s_tv_0;
            end
            else
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_v_s_0;
            end

        end
    end

    // SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2(STALLENABLE,1553)
    // Valid signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_V0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_s_tv_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backStall & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backEN = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_v_s_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backEN & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_V0;
    // Backward Stall generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backStall = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backEN == 1'b0)
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0 & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_s_tv_0;
            end
            else
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_v_s_0;
            end

        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55(BITJOIN,857)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_q = i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55(BITSELECT,858)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_q[0:0]);

    // redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0(REG,810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_backEN == 1'b1)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_q <= $unsigned(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_b);
        end
    end

    // redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1(REG,811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_backEN == 1'b1)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_q <= $unsigned(redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_0_q);
        end
    end

    // redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2(REG,812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_backEN == 1'b1)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_q <= $unsigned(redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_1_q);
        end
    end

    // redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3(REG,813)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backEN == 1'b1)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_q <= $unsigned(redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_q);
        end
    end

    // SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3(STALLENABLE,1554)
    // Valid signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_V0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_s_tv_0 = SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backStall & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backEN = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_v_s_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backEN & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_2_V0;
    // Backward Stall generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backStall = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_backEN == 1'b0)
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0 & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_s_tv_0;
            end
            else
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_v_s_0;
            end

        end
    end

    // SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4(STALLREG,2070)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid <= 1'b0;
            SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backStall & (SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid | SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_i_valid);

            if (SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_data0 <= $unsigned(redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_i_valid = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_V0;
    // Stall signal propagation
    assign SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backStall = SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid | ~ (SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_i_valid);

    // Valid
    assign SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_V = SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid == 1'b1 ? SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid : SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_i_valid;

    assign SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_D0 = SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_valid == 1'b1 ? SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_r_data0 : redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_3_q;

    // redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4(REG,814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backEN == 1'b1)
        begin
            redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_q <= $unsigned(SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_D0);
        end
    end

    // i_first_cleanup114_xor_or_draw_box56(LOGICAL,47)@189
    assign i_first_cleanup114_xor_or_draw_box56_q = redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_q | redist24_i_xor115_draw_box2_q_5_0_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91(BITJOIN,830)
    assign bubble_join_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_q = i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91(BITSELECT,831)
    assign bubble_select_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_q[31:0]);

    // bubble_join_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo(BITJOIN,1134)
    assign bubble_join_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_q = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_data_out;

    // bubble_select_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo(BITSELECT,1135)
    assign bubble_select_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_b = $unsigned(bubble_join_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_q[0:0]);

    // bubble_join_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo(BITJOIN,1086)
    assign bubble_join_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_q = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_data_out;

    // bubble_select_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo(BITSELECT,1087)
    assign bubble_select_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_b = $unsigned(bubble_join_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_q[0:0]);

    // i_reduction_draw_box_15_draw_box90(LOGICAL,145)@282
    assign i_reduction_draw_box_15_draw_box90_q = bubble_select_i_llvm_fpga_mem_memdep_5_draw_box82_b | bubble_select_redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_b;

    // i_arrayidx48_draw_box0_mult_multconst_x(CONSTANT,363)
    assign i_arrayidx48_draw_box0_mult_multconst_x_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // bubble_join_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo(BITJOIN,1062)
    assign bubble_join_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_q = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_data_out;

    // bubble_select_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo(BITSELECT,1063)
    assign bubble_select_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_q[31:0]);

    // i_idxprom69_draw_box85_sel_x(BITSELECT,423)@282
    assign i_idxprom69_draw_box85_sel_x_b = $unsigned({{32{bubble_select_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_b[31]}}, bubble_select_redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_b[31:0]});

    // i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select(BITSELECT,701)@282
    assign i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_b = i_idxprom69_draw_box85_sel_x_b[63:54];
    assign i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_c = i_idxprom69_draw_box85_sel_x_b[53:36];
    assign i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_d = i_idxprom69_draw_box85_sel_x_b[35:18];
    assign i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_e = i_idxprom69_draw_box85_sel_x_b[17:0];

    // i_arrayidx70_draw_box0_mult_x_im0_shift0(BITSHIFT,665)@282
    assign i_arrayidx70_draw_box0_mult_x_im0_shift0_qint = { i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx70_draw_box0_mult_x_im0_shift0_q = i_arrayidx70_draw_box0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx70_draw_box0_mult_x_sums_align_3(BITSHIFT,576)@282
    assign i_arrayidx70_draw_box0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx70_draw_box0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx70_draw_box0_mult_x_sums_align_3_q = i_arrayidx70_draw_box0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx70_draw_box0_mult_x_im6_shift0(BITSHIFT,667)@282
    assign i_arrayidx70_draw_box0_mult_x_im6_shift0_qint = { i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx70_draw_box0_mult_x_im6_shift0_q = i_arrayidx70_draw_box0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx70_draw_box0_mult_x_sums_align_2(BITSHIFT,575)@282
    assign i_arrayidx70_draw_box0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx70_draw_box0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx70_draw_box0_mult_x_sums_align_2_q = i_arrayidx70_draw_box0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx70_draw_box0_mult_x_sums_join_4(BITJOIN,577)@282
    assign i_arrayidx70_draw_box0_mult_x_sums_join_4_q = {i_arrayidx70_draw_box0_mult_x_sums_align_3_q, i_arrayidx70_draw_box0_mult_x_sums_align_2_q};

    // i_arrayidx70_draw_box0_mult_x_im3_shift0(BITSHIFT,666)@282
    assign i_arrayidx70_draw_box0_mult_x_im3_shift0_qint = { i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx70_draw_box0_mult_x_im3_shift0_q = i_arrayidx70_draw_box0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx70_draw_box0_mult_x_sums_align_0(BITSHIFT,573)@282
    assign i_arrayidx70_draw_box0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx70_draw_box0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx70_draw_box0_mult_x_sums_align_0_q = i_arrayidx70_draw_box0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx70_draw_box0_mult_x_im9_shift0(BITSHIFT,668)@282
    assign i_arrayidx70_draw_box0_mult_x_im9_shift0_qint = { i_arrayidx70_draw_box0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx70_draw_box0_mult_x_im9_shift0_q = i_arrayidx70_draw_box0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx70_draw_box0_mult_x_sums_join_1(BITJOIN,574)@282
    assign i_arrayidx70_draw_box0_mult_x_sums_join_1_q = {i_arrayidx70_draw_box0_mult_x_sums_align_0_q, {1'b0, i_arrayidx70_draw_box0_mult_x_im9_shift0_q}};

    // i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0(ADD,578)@282
    assign i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx70_draw_box0_mult_x_sums_join_1_q};
    assign i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx70_draw_box0_mult_x_sums_join_4_q};
    assign i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_q = i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx70_draw_box0_mult_extender_x(BITJOIN,382)@282
    assign i_arrayidx70_draw_box0_mult_extender_x_q = {i_arrayidx48_draw_box0_mult_multconst_x_q, i_arrayidx70_draw_box0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx70_draw_box0_trunc_sel_x(BITSELECT,384)@282
    assign i_arrayidx70_draw_box0_trunc_sel_x_b = i_arrayidx70_draw_box0_mult_extender_x_q[63:0];

    // redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0(REG,759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backEN == 1'b1)
        begin
            redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_q <= $unsigned(bubble_select_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_b);
        end
    end

    // SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0(STALLENABLE,1475)
    // Valid signal propagation
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_V0 = SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0;
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_V1 = SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1;
    // Stall signal propagation
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_0 = SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall & SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0;
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_1 = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_out & SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1;
    // Backward Enable generation
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_or0 = SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_0;
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backEN = ~ (SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_1 | SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_v_s_0 = SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backEN & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_V1;
    // Backward Stall generation
    assign SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backStall = ~ (SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0 <= 1'b0;
            SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0 <= SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0 & SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_0;
            end
            else
            begin
                SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_0 <= SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_v_s_0;
            end

            if (SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1 <= SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1 & SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_s_tv_1;
            end
            else
            begin
                SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_R_v_1 <= SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_v_s_0;
            end

        end
    end

    // redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo(STALLFIFO,760)
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_in = SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_V1;
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_in = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_backStall;
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_data_in = redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_q;
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_in_bitsignaltemp = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_in[0];
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_in_bitsignaltemp = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_in[0];
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_out[0] = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_out_bitsignaltemp;
    assign redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_out[0] = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo (
        .valid_in(redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_in_bitsignaltemp),
        .data_in(redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_q),
        .valid_out(redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo(BITJOIN,1038)
    assign bubble_join_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_q = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_data_out;

    // bubble_select_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo(BITSELECT,1039)
    assign bubble_select_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_b = $unsigned(bubble_join_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_q[63:0]);

    // i_arrayidx70_draw_box0_add_x(ADD,376)@282
    assign i_arrayidx70_draw_box0_add_x_a = {1'b0, bubble_select_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_b};
    assign i_arrayidx70_draw_box0_add_x_b = {1'b0, i_arrayidx70_draw_box0_trunc_sel_x_b};
    assign i_arrayidx70_draw_box0_add_x_o = $unsigned(i_arrayidx70_draw_box0_add_x_a) + $unsigned(i_arrayidx70_draw_box0_add_x_b);
    assign i_arrayidx70_draw_box0_add_x_q = i_arrayidx70_draw_box0_add_x_o[64:0];

    // i_arrayidx70_draw_box0_dupName_0_trunc_sel_x(BITSELECT,385)@282
    assign i_arrayidx70_draw_box0_dupName_0_trunc_sel_x_b = i_arrayidx70_draw_box0_add_x_q[63:0];

    // bubble_join_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo(BITJOIN,1056)
    assign bubble_join_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_q = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_data_out;

    // bubble_select_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo(BITSELECT,1057)
    assign bubble_select_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_q[31:0]);

    // i_idxprom91_draw_box108_sel_x(BITSELECT,425)@282
    assign i_idxprom91_draw_box108_sel_x_b = $unsigned({{32{bubble_select_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_b[31]}}, bubble_select_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_b[31:0]});

    // i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select(BITSELECT,703)@282
    assign i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_b = i_idxprom91_draw_box108_sel_x_b[63:54];
    assign i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_c = i_idxprom91_draw_box108_sel_x_b[53:36];
    assign i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_d = i_idxprom91_draw_box108_sel_x_b[35:18];
    assign i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_e = i_idxprom91_draw_box108_sel_x_b[17:0];

    // i_arrayidx92_draw_box0_mult_x_im0_shift0(BITSHIFT,673)@282
    assign i_arrayidx92_draw_box0_mult_x_im0_shift0_qint = { i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx92_draw_box0_mult_x_im0_shift0_q = i_arrayidx92_draw_box0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx92_draw_box0_mult_x_sums_align_3(BITSHIFT,612)@282
    assign i_arrayidx92_draw_box0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx92_draw_box0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx92_draw_box0_mult_x_sums_align_3_q = i_arrayidx92_draw_box0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx92_draw_box0_mult_x_im6_shift0(BITSHIFT,675)@282
    assign i_arrayidx92_draw_box0_mult_x_im6_shift0_qint = { i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx92_draw_box0_mult_x_im6_shift0_q = i_arrayidx92_draw_box0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx92_draw_box0_mult_x_sums_align_2(BITSHIFT,611)@282
    assign i_arrayidx92_draw_box0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx92_draw_box0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx92_draw_box0_mult_x_sums_align_2_q = i_arrayidx92_draw_box0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx92_draw_box0_mult_x_sums_join_4(BITJOIN,613)@282
    assign i_arrayidx92_draw_box0_mult_x_sums_join_4_q = {i_arrayidx92_draw_box0_mult_x_sums_align_3_q, i_arrayidx92_draw_box0_mult_x_sums_align_2_q};

    // i_arrayidx92_draw_box0_mult_x_im3_shift0(BITSHIFT,674)@282
    assign i_arrayidx92_draw_box0_mult_x_im3_shift0_qint = { i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx92_draw_box0_mult_x_im3_shift0_q = i_arrayidx92_draw_box0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx92_draw_box0_mult_x_sums_align_0(BITSHIFT,609)@282
    assign i_arrayidx92_draw_box0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx92_draw_box0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx92_draw_box0_mult_x_sums_align_0_q = i_arrayidx92_draw_box0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx92_draw_box0_mult_x_im9_shift0(BITSHIFT,676)@282
    assign i_arrayidx92_draw_box0_mult_x_im9_shift0_qint = { i_arrayidx92_draw_box0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx92_draw_box0_mult_x_im9_shift0_q = i_arrayidx92_draw_box0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx92_draw_box0_mult_x_sums_join_1(BITJOIN,610)@282
    assign i_arrayidx92_draw_box0_mult_x_sums_join_1_q = {i_arrayidx92_draw_box0_mult_x_sums_align_0_q, {1'b0, i_arrayidx92_draw_box0_mult_x_im9_shift0_q}};

    // i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0(ADD,614)@282
    assign i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx92_draw_box0_mult_x_sums_join_1_q};
    assign i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx92_draw_box0_mult_x_sums_join_4_q};
    assign i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_q = i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx92_draw_box0_mult_extender_x(BITJOIN,402)@282
    assign i_arrayidx92_draw_box0_mult_extender_x_q = {i_arrayidx48_draw_box0_mult_multconst_x_q, i_arrayidx92_draw_box0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx92_draw_box0_trunc_sel_x(BITSELECT,404)@282
    assign i_arrayidx92_draw_box0_trunc_sel_x_b = i_arrayidx92_draw_box0_mult_extender_x_q[63:0];

    // i_arrayidx92_draw_box0_add_x(ADD,396)@282
    assign i_arrayidx92_draw_box0_add_x_a = {1'b0, bubble_select_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_b};
    assign i_arrayidx92_draw_box0_add_x_b = {1'b0, i_arrayidx92_draw_box0_trunc_sel_x_b};
    assign i_arrayidx92_draw_box0_add_x_o = $unsigned(i_arrayidx92_draw_box0_add_x_a) + $unsigned(i_arrayidx92_draw_box0_add_x_b);
    assign i_arrayidx92_draw_box0_add_x_q = i_arrayidx92_draw_box0_add_x_o[64:0];

    // i_arrayidx92_draw_box0_dupName_0_trunc_sel_x(BITSELECT,405)@282
    assign i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b = i_arrayidx92_draw_box0_add_x_q[63:0];

    // SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0(STALLENABLE,1495)
    // Valid signal propagation
    assign SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_V0 = SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_s_tv_0 = SE_i_add_draw_box42_backStall & SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backEN = ~ (SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_v_s_0 = SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backEN & SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_V;
    // Backward Stall generation
    assign SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backStall = ~ (SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0 <= SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0 & SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_R_v_0 <= SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10(STALLENABLE,1783)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_backStall = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35(STALLENABLE,1193)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_backStall = SE_i_mul_draw_box36_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_wireValid = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35(BLACKBOX,83)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_0 thei_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35(BITJOIN,879)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_q = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35(BITSELECT,880)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_q[31:0]);

    // i_mul_draw_box36_bs2_merged_bit_select(BITSELECT,695)@184
    assign i_mul_draw_box36_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_b[31:18];
    assign i_mul_draw_box36_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_b[17:0];

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6(STALLENABLE,1775)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_backStall = i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_out;

    // bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x(BITJOIN,990)
    assign bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_q = i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl;

    // bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x(BITSELECT,991)
    assign bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_q[31:0]);

    // bubble_join_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo(BITJOIN,1029)
    assign bubble_join_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_q = redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_data_out;

    // bubble_select_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo(BITSELECT,1030)
    assign bubble_select_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_b = $unsigned(bubble_join_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_q[31:0]);

    // i_mul56_draw_box40_bs2(BITSELECT,482)@246
    assign i_mul56_draw_box40_bs2_b = bubble_select_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_b[31:18];

    // i_mul56_draw_box40_bs7(BITSELECT,487)@246
    assign i_mul56_draw_box40_bs7_in = bubble_select_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_b[17:0];
    assign i_mul56_draw_box40_bs7_b = i_mul56_draw_box40_bs7_in[17:0];

    // leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x(BITSELECT,644)@246
    assign leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x_in = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_b[30:0];
    assign leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x_b = leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid646_i_mul76_draw_box0_shift_x(BITJOIN,645)@246
    assign leftShiftStage0Idx1_uid646_i_mul76_draw_box0_shift_x_q = {leftShiftStage0Idx1Rng1_uid645_i_mul76_draw_box0_shift_x_b, GND_q};

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3(STALLENABLE,1769)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16(BLACKBOX,80)@246
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_0 thei_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16(BITJOIN,870)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_q = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16(BITSELECT,871)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_q[31:0]);

    // leftShiftStage0_uid648_i_mul76_draw_box0_shift_x(MUX,647)@246
    assign leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_s or bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_b or leftShiftStage0Idx1_uid646_i_mul76_draw_box0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_s)
            1'b0 : leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_q = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_b;
            1'b1 : leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_q = leftShiftStage0Idx1_uid646_i_mul76_draw_box0_shift_x_q;
            default : leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_q = 32'b0;
        endcase
    end

    // i_mul76_draw_box17_vt_select_31(BITSELECT,127)@246
    assign i_mul76_draw_box17_vt_select_31_b = leftShiftStage0_uid648_i_mul76_draw_box0_shift_x_q[31:1];

    // i_mul76_draw_box17_vt_join(BITJOIN,126)@246
    assign i_mul76_draw_box17_vt_join_q = {i_mul76_draw_box17_vt_select_31_b, GND_q};

    // i_mul78_draw_box41_bs1_merged_bit_select(BITSELECT,696)@246
    assign i_mul78_draw_box41_bs1_merged_bit_select_b = i_mul76_draw_box17_vt_join_q[31:18];
    assign i_mul78_draw_box41_bs1_merged_bit_select_c = i_mul76_draw_box17_vt_join_q[17:0];

    // i_mul78_draw_box41_ma3_cma(CHAINMULTADD,691)@246 + 3
    assign i_mul78_draw_box41_ma3_cma_reset = ~ (resetn);
    assign i_mul78_draw_box41_ma3_cma_ena0 = SE_i_mul78_draw_box41_im0_cma_backEN[0];
    assign i_mul78_draw_box41_ma3_cma_ena1 = i_mul78_draw_box41_ma3_cma_ena0;
    assign i_mul78_draw_box41_ma3_cma_ena2 = i_mul78_draw_box41_ma3_cma_ena0;

    assign i_mul78_draw_box41_ma3_cma_a0 = i_mul78_draw_box41_bs1_merged_bit_select_b;
    assign i_mul78_draw_box41_ma3_cma_c0 = i_mul56_draw_box40_bs7_b;
    assign i_mul78_draw_box41_ma3_cma_a1 = i_mul56_draw_box40_bs2_b;
    assign i_mul78_draw_box41_ma3_cma_c1 = i_mul78_draw_box41_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul78_draw_box41_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_draw_box41_ma3_cma_ena2, i_mul78_draw_box41_ma3_cma_ena1, i_mul78_draw_box41_ma3_cma_ena0 }),
        .aclr({ i_mul78_draw_box41_ma3_cma_reset, i_mul78_draw_box41_ma3_cma_reset }),
        .ay(i_mul78_draw_box41_ma3_cma_a1),
        .by(i_mul78_draw_box41_ma3_cma_a0),
        .ax(i_mul78_draw_box41_ma3_cma_c1),
        .bx(i_mul78_draw_box41_ma3_cma_c0),
        .resulta(i_mul78_draw_box41_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_draw_box41_ma3_cma_delay ( .xin(i_mul78_draw_box41_ma3_cma_s0), .xout(i_mul78_draw_box41_ma3_cma_qq), .ena(SE_i_mul78_draw_box41_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_draw_box41_ma3_cma_q = $unsigned(i_mul78_draw_box41_ma3_cma_qq[32:0]);

    // bubble_join_i_mul78_draw_box41_ma3_cma(BITJOIN,1023)
    assign bubble_join_i_mul78_draw_box41_ma3_cma_q = i_mul78_draw_box41_ma3_cma_q;

    // SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data(STALLENABLE,1863)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_V0 = SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_backStall = SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_and0 = bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_and1 = bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_wireValid = bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_and1;

    // bubble_out_i_mul78_draw_box41_ma3_cma_data_reg(STALLFIFO,2059)
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_in = SE_i_mul78_draw_box41_im0_cma_V2;
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_data_in = bubble_join_i_mul78_draw_box41_ma3_cma_q;
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_draw_box41_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_draw_box41_ma3_cma_q),
        .valid_out(bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul78_draw_box41_im8_cma(CHAINMULTADD,686)@246 + 3
    assign i_mul78_draw_box41_im8_cma_reset = ~ (resetn);
    assign i_mul78_draw_box41_im8_cma_ena0 = SE_i_mul78_draw_box41_im0_cma_backEN[0];
    assign i_mul78_draw_box41_im8_cma_ena1 = i_mul78_draw_box41_im8_cma_ena0;
    assign i_mul78_draw_box41_im8_cma_ena2 = i_mul78_draw_box41_im8_cma_ena0;

    assign i_mul78_draw_box41_im8_cma_a0 = i_mul78_draw_box41_bs1_merged_bit_select_c;
    assign i_mul78_draw_box41_im8_cma_c0 = i_mul56_draw_box40_bs7_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul78_draw_box41_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_draw_box41_im8_cma_ena2, i_mul78_draw_box41_im8_cma_ena1, i_mul78_draw_box41_im8_cma_ena0 }),
        .aclr({ i_mul78_draw_box41_im8_cma_reset, i_mul78_draw_box41_im8_cma_reset }),
        .ay(i_mul78_draw_box41_im8_cma_a0),
        .ax(i_mul78_draw_box41_im8_cma_c0),
        .resulta(i_mul78_draw_box41_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_draw_box41_im8_cma_delay ( .xin(i_mul78_draw_box41_im8_cma_s0), .xout(i_mul78_draw_box41_im8_cma_qq), .ena(SE_i_mul78_draw_box41_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_draw_box41_im8_cma_q = $unsigned(i_mul78_draw_box41_im8_cma_qq[35:0]);

    // bubble_join_i_mul78_draw_box41_im8_cma(BITJOIN,1008)
    assign bubble_join_i_mul78_draw_box41_im8_cma_q = i_mul78_draw_box41_im8_cma_q;

    // bubble_out_i_mul78_draw_box41_im8_cma_data_reg(STALLFIFO,2054)
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_in = SE_i_mul78_draw_box41_im0_cma_V1;
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_data_in = bubble_join_i_mul78_draw_box41_im8_cma_q;
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_draw_box41_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_draw_box41_im8_cma_q),
        .valid_out(bubble_out_i_mul78_draw_box41_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_draw_box41_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul78_draw_box41_im0_cma(CHAINMULTADD,685)@246 + 3
    assign i_mul78_draw_box41_im0_cma_reset = ~ (resetn);
    assign i_mul78_draw_box41_im0_cma_ena0 = SE_i_mul78_draw_box41_im0_cma_backEN[0];
    assign i_mul78_draw_box41_im0_cma_ena1 = i_mul78_draw_box41_im0_cma_ena0;
    assign i_mul78_draw_box41_im0_cma_ena2 = i_mul78_draw_box41_im0_cma_ena0;

    assign i_mul78_draw_box41_im0_cma_a0 = i_mul78_draw_box41_bs1_merged_bit_select_b;
    assign i_mul78_draw_box41_im0_cma_c0 = i_mul56_draw_box40_bs2_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul78_draw_box41_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_draw_box41_im0_cma_ena2, i_mul78_draw_box41_im0_cma_ena1, i_mul78_draw_box41_im0_cma_ena0 }),
        .aclr({ i_mul78_draw_box41_im0_cma_reset, i_mul78_draw_box41_im0_cma_reset }),
        .ay(i_mul78_draw_box41_im0_cma_a0),
        .ax(i_mul78_draw_box41_im0_cma_c0),
        .resulta(i_mul78_draw_box41_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_draw_box41_im0_cma_delay ( .xin(i_mul78_draw_box41_im0_cma_s0), .xout(i_mul78_draw_box41_im0_cma_qq), .ena(SE_i_mul78_draw_box41_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_draw_box41_im0_cma_q = $unsigned(i_mul78_draw_box41_im0_cma_qq[27:0]);

    // bubble_join_i_mul78_draw_box41_im0_cma(BITJOIN,1005)
    assign bubble_join_i_mul78_draw_box41_im0_cma_q = i_mul78_draw_box41_im0_cma_q;

    // bubble_out_i_mul78_draw_box41_im0_cma_data_reg(STALLFIFO,2053)
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_in = SE_i_mul78_draw_box41_im0_cma_V0;
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_data_in = bubble_join_i_mul78_draw_box41_im0_cma_q;
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_draw_box41_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_draw_box41_im0_cma_q),
        .valid_out(bubble_out_i_mul78_draw_box41_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_draw_box41_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16(STALLENABLE,1187)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_backStall = SE_i_mul78_draw_box41_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_wireValid = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_out_valid_out;

    // SE_i_mul78_draw_box41_im0_cma(STALLENABLE,1449)
    // Valid signal propagation
    assign SE_i_mul78_draw_box41_im0_cma_V0 = SE_i_mul78_draw_box41_im0_cma_R_v_0;
    assign SE_i_mul78_draw_box41_im0_cma_V1 = SE_i_mul78_draw_box41_im0_cma_R_v_1;
    assign SE_i_mul78_draw_box41_im0_cma_V2 = SE_i_mul78_draw_box41_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul78_draw_box41_im0_cma_s_tv_0 = bubble_out_i_mul78_draw_box41_im0_cma_data_reg_stall_out & SE_i_mul78_draw_box41_im0_cma_R_v_0;
    assign SE_i_mul78_draw_box41_im0_cma_s_tv_1 = bubble_out_i_mul78_draw_box41_im8_cma_data_reg_stall_out & SE_i_mul78_draw_box41_im0_cma_R_v_1;
    assign SE_i_mul78_draw_box41_im0_cma_s_tv_2 = bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_stall_out & SE_i_mul78_draw_box41_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul78_draw_box41_im0_cma_or0 = SE_i_mul78_draw_box41_im0_cma_s_tv_0;
    assign SE_i_mul78_draw_box41_im0_cma_or1 = SE_i_mul78_draw_box41_im0_cma_s_tv_1 | SE_i_mul78_draw_box41_im0_cma_or0;
    assign SE_i_mul78_draw_box41_im0_cma_backEN = ~ (SE_i_mul78_draw_box41_im0_cma_s_tv_2 | SE_i_mul78_draw_box41_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul78_draw_box41_im0_cma_and0 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_V1 & SE_i_mul78_draw_box41_im0_cma_backEN;
    assign SE_i_mul78_draw_box41_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_draw_box16_V0 & SE_i_mul78_draw_box41_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul78_draw_box41_im0_cma_backStall = ~ (SE_i_mul78_draw_box41_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul78_draw_box41_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul78_draw_box41_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul78_draw_box41_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul78_draw_box41_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul78_draw_box41_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul78_draw_box41_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul78_draw_box41_im0_cma_R_s_0 <= SE_i_mul78_draw_box41_im0_cma_v_s_0;
            end

            if (SE_i_mul78_draw_box41_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul78_draw_box41_im0_cma_R_s_1 <= SE_i_mul78_draw_box41_im0_cma_R_s_0;
            end

            if (SE_i_mul78_draw_box41_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_draw_box41_im0_cma_R_v_0 <= SE_i_mul78_draw_box41_im0_cma_R_v_0 & SE_i_mul78_draw_box41_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul78_draw_box41_im0_cma_R_v_0 <= SE_i_mul78_draw_box41_im0_cma_R_s_1;
            end

            if (SE_i_mul78_draw_box41_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_draw_box41_im0_cma_R_v_1 <= SE_i_mul78_draw_box41_im0_cma_R_v_1 & SE_i_mul78_draw_box41_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul78_draw_box41_im0_cma_R_v_1 <= SE_i_mul78_draw_box41_im0_cma_R_s_1;
            end

            if (SE_i_mul78_draw_box41_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_draw_box41_im0_cma_R_v_2 <= SE_i_mul78_draw_box41_im0_cma_R_v_2 & SE_i_mul78_draw_box41_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul78_draw_box41_im0_cma_R_v_2 <= SE_i_mul78_draw_box41_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12(STALLENABLE,1787)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_backStall = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39(BLACKBOX,81)@246
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_0 thei_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39(BITJOIN,873)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_q = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39(BITSELECT,874)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_q[31:0]);

    // i_mul56_draw_box40_bs1_merged_bit_select(BITSELECT,693)@246
    assign i_mul56_draw_box40_bs1_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_b[31:18];
    assign i_mul56_draw_box40_bs1_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_b[17:0];

    // i_mul56_draw_box40_ma3_cma(CHAINMULTADD,690)@246 + 3
    assign i_mul56_draw_box40_ma3_cma_reset = ~ (resetn);
    assign i_mul56_draw_box40_ma3_cma_ena0 = SE_i_mul56_draw_box40_im0_cma_backEN[0];
    assign i_mul56_draw_box40_ma3_cma_ena1 = i_mul56_draw_box40_ma3_cma_ena0;
    assign i_mul56_draw_box40_ma3_cma_ena2 = i_mul56_draw_box40_ma3_cma_ena0;

    assign i_mul56_draw_box40_ma3_cma_a0 = i_mul56_draw_box40_bs1_merged_bit_select_b;
    assign i_mul56_draw_box40_ma3_cma_c0 = i_mul56_draw_box40_bs7_b;
    assign i_mul56_draw_box40_ma3_cma_a1 = i_mul56_draw_box40_bs2_b;
    assign i_mul56_draw_box40_ma3_cma_c1 = i_mul56_draw_box40_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul56_draw_box40_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul56_draw_box40_ma3_cma_ena2, i_mul56_draw_box40_ma3_cma_ena1, i_mul56_draw_box40_ma3_cma_ena0 }),
        .aclr({ i_mul56_draw_box40_ma3_cma_reset, i_mul56_draw_box40_ma3_cma_reset }),
        .ay(i_mul56_draw_box40_ma3_cma_a1),
        .by(i_mul56_draw_box40_ma3_cma_a0),
        .ax(i_mul56_draw_box40_ma3_cma_c1),
        .bx(i_mul56_draw_box40_ma3_cma_c0),
        .resulta(i_mul56_draw_box40_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul56_draw_box40_ma3_cma_delay ( .xin(i_mul56_draw_box40_ma3_cma_s0), .xout(i_mul56_draw_box40_ma3_cma_qq), .ena(SE_i_mul56_draw_box40_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul56_draw_box40_ma3_cma_q = $unsigned(i_mul56_draw_box40_ma3_cma_qq[32:0]);

    // bubble_join_i_mul56_draw_box40_ma3_cma(BITJOIN,1020)
    assign bubble_join_i_mul56_draw_box40_ma3_cma_q = i_mul56_draw_box40_ma3_cma_q;

    // bubble_select_i_mul56_draw_box40_ma3_cma(BITSELECT,1021)
    assign bubble_select_i_mul56_draw_box40_ma3_cma_b = $unsigned(bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_data_out[32:0]);

    // i_mul56_draw_box40_sums_align_1(BITSHIFT,492)@249
    assign i_mul56_draw_box40_sums_align_1_qint = { bubble_select_i_mul56_draw_box40_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul56_draw_box40_sums_align_1_q = i_mul56_draw_box40_sums_align_1_qint[50:0];

    // bubble_select_i_mul56_draw_box40_im0_cma(BITSELECT,1000)
    assign bubble_select_i_mul56_draw_box40_im0_cma_b = $unsigned(bubble_out_i_mul56_draw_box40_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul56_draw_box40_im8_cma(BITSELECT,1003)
    assign bubble_select_i_mul56_draw_box40_im8_cma_b = $unsigned(bubble_out_i_mul56_draw_box40_im8_cma_data_reg_data_out[35:0]);

    // i_mul56_draw_box40_sums_join_0(BITJOIN,491)@249
    assign i_mul56_draw_box40_sums_join_0_q = {bubble_select_i_mul56_draw_box40_im0_cma_b, bubble_select_i_mul56_draw_box40_im8_cma_b};

    // i_mul56_draw_box40_sums_result_add_0_0(ADD,494)@249
    assign i_mul56_draw_box40_sums_result_add_0_0_a = {1'b0, i_mul56_draw_box40_sums_join_0_q};
    assign i_mul56_draw_box40_sums_result_add_0_0_b = {14'b00000000000000, i_mul56_draw_box40_sums_align_1_q};
    assign i_mul56_draw_box40_sums_result_add_0_0_o = $unsigned(i_mul56_draw_box40_sums_result_add_0_0_a) + $unsigned(i_mul56_draw_box40_sums_result_add_0_0_b);
    assign i_mul56_draw_box40_sums_result_add_0_0_q = i_mul56_draw_box40_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul56_draw_box40_sel_x(BITSELECT,323)@249
    assign bgTrunc_i_mul56_draw_box40_sel_x_in = i_mul56_draw_box40_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul56_draw_box40_sel_x_b = bgTrunc_i_mul56_draw_box40_sel_x_in[31:0];

    // SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0(STALLENABLE,1497)
    // Valid signal propagation
    assign SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_V0 = SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_s_tv_0 = SE_i_add41_draw_box58_backStall & SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backEN = ~ (SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_v_s_0 = SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backEN & SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_V;
    // Backward Stall generation
    assign SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backStall = ~ (SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0 <= SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0 & SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_R_v_0 <= SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11(STALLENABLE,1785)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_backStall = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37(STALLENABLE,1191)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_backStall = SE_i_mul40_draw_box38_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_wireValid = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37(BLACKBOX,82)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_0 thei_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37(BITJOIN,876)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_q = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37(BITSELECT,877)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_q[31:0]);

    // i_mul40_draw_box38_bs2_merged_bit_select(BITSELECT,694)@184
    assign i_mul40_draw_box38_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_b[31:18];
    assign i_mul40_draw_box38_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_b[17:0];

    // i_mul40_draw_box38_bs1_merged_bit_select(BITSELECT,698)@184
    assign i_mul40_draw_box38_bs1_merged_bit_select_b = i_unnamed_draw_box34_q[31:18];
    assign i_mul40_draw_box38_bs1_merged_bit_select_c = i_unnamed_draw_box34_q[17:0];

    // i_mul40_draw_box38_ma3_cma(CHAINMULTADD,689)@184 + 3
    assign i_mul40_draw_box38_ma3_cma_reset = ~ (resetn);
    assign i_mul40_draw_box38_ma3_cma_ena0 = SE_i_mul40_draw_box38_im0_cma_backEN[0];
    assign i_mul40_draw_box38_ma3_cma_ena1 = i_mul40_draw_box38_ma3_cma_ena0;
    assign i_mul40_draw_box38_ma3_cma_ena2 = i_mul40_draw_box38_ma3_cma_ena0;

    assign i_mul40_draw_box38_ma3_cma_a0 = i_mul40_draw_box38_bs1_merged_bit_select_b;
    assign i_mul40_draw_box38_ma3_cma_c0 = i_mul40_draw_box38_bs2_merged_bit_select_c;
    assign i_mul40_draw_box38_ma3_cma_a1 = i_mul40_draw_box38_bs2_merged_bit_select_b;
    assign i_mul40_draw_box38_ma3_cma_c1 = i_mul40_draw_box38_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul40_draw_box38_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul40_draw_box38_ma3_cma_ena2, i_mul40_draw_box38_ma3_cma_ena1, i_mul40_draw_box38_ma3_cma_ena0 }),
        .aclr({ i_mul40_draw_box38_ma3_cma_reset, i_mul40_draw_box38_ma3_cma_reset }),
        .ay(i_mul40_draw_box38_ma3_cma_a1),
        .by(i_mul40_draw_box38_ma3_cma_a0),
        .ax(i_mul40_draw_box38_ma3_cma_c1),
        .bx(i_mul40_draw_box38_ma3_cma_c0),
        .resulta(i_mul40_draw_box38_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul40_draw_box38_ma3_cma_delay ( .xin(i_mul40_draw_box38_ma3_cma_s0), .xout(i_mul40_draw_box38_ma3_cma_qq), .ena(SE_i_mul40_draw_box38_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul40_draw_box38_ma3_cma_q = $unsigned(i_mul40_draw_box38_ma3_cma_qq[32:0]);

    // bubble_join_i_mul40_draw_box38_ma3_cma(BITJOIN,1017)
    assign bubble_join_i_mul40_draw_box38_ma3_cma_q = i_mul40_draw_box38_ma3_cma_q;

    // i_mul40_draw_box38_im8_cma(CHAINMULTADD,682)@184 + 3
    assign i_mul40_draw_box38_im8_cma_reset = ~ (resetn);
    assign i_mul40_draw_box38_im8_cma_ena0 = SE_i_mul40_draw_box38_im0_cma_backEN[0];
    assign i_mul40_draw_box38_im8_cma_ena1 = i_mul40_draw_box38_im8_cma_ena0;
    assign i_mul40_draw_box38_im8_cma_ena2 = i_mul40_draw_box38_im8_cma_ena0;

    assign i_mul40_draw_box38_im8_cma_a0 = i_mul40_draw_box38_bs1_merged_bit_select_c;
    assign i_mul40_draw_box38_im8_cma_c0 = i_mul40_draw_box38_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul40_draw_box38_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul40_draw_box38_im8_cma_ena2, i_mul40_draw_box38_im8_cma_ena1, i_mul40_draw_box38_im8_cma_ena0 }),
        .aclr({ i_mul40_draw_box38_im8_cma_reset, i_mul40_draw_box38_im8_cma_reset }),
        .ay(i_mul40_draw_box38_im8_cma_a0),
        .ax(i_mul40_draw_box38_im8_cma_c0),
        .resulta(i_mul40_draw_box38_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul40_draw_box38_im8_cma_delay ( .xin(i_mul40_draw_box38_im8_cma_s0), .xout(i_mul40_draw_box38_im8_cma_qq), .ena(SE_i_mul40_draw_box38_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul40_draw_box38_im8_cma_q = $unsigned(i_mul40_draw_box38_im8_cma_qq[35:0]);

    // bubble_join_i_mul40_draw_box38_im8_cma(BITJOIN,996)
    assign bubble_join_i_mul40_draw_box38_im8_cma_q = i_mul40_draw_box38_im8_cma_q;

    // bubble_out_i_mul40_draw_box38_im8_cma_data_reg(STALLFIFO,2050)
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_in = SE_i_mul40_draw_box38_im0_cma_V1;
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_backStall;
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_data_in = bubble_join_i_mul40_draw_box38_im8_cma_q;
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul40_draw_box38_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul40_draw_box38_im8_cma_q),
        .valid_out(bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul40_draw_box38_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul40_draw_box38_im0_cma(CHAINMULTADD,681)@184 + 3
    assign i_mul40_draw_box38_im0_cma_reset = ~ (resetn);
    assign i_mul40_draw_box38_im0_cma_ena0 = SE_i_mul40_draw_box38_im0_cma_backEN[0];
    assign i_mul40_draw_box38_im0_cma_ena1 = i_mul40_draw_box38_im0_cma_ena0;
    assign i_mul40_draw_box38_im0_cma_ena2 = i_mul40_draw_box38_im0_cma_ena0;

    assign i_mul40_draw_box38_im0_cma_a0 = i_mul40_draw_box38_bs1_merged_bit_select_b;
    assign i_mul40_draw_box38_im0_cma_c0 = i_mul40_draw_box38_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul40_draw_box38_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul40_draw_box38_im0_cma_ena2, i_mul40_draw_box38_im0_cma_ena1, i_mul40_draw_box38_im0_cma_ena0 }),
        .aclr({ i_mul40_draw_box38_im0_cma_reset, i_mul40_draw_box38_im0_cma_reset }),
        .ay(i_mul40_draw_box38_im0_cma_a0),
        .ax(i_mul40_draw_box38_im0_cma_c0),
        .resulta(i_mul40_draw_box38_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul40_draw_box38_im0_cma_delay ( .xin(i_mul40_draw_box38_im0_cma_s0), .xout(i_mul40_draw_box38_im0_cma_qq), .ena(SE_i_mul40_draw_box38_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul40_draw_box38_im0_cma_q = $unsigned(i_mul40_draw_box38_im0_cma_qq[27:0]);

    // bubble_join_i_mul40_draw_box38_im0_cma(BITJOIN,993)
    assign bubble_join_i_mul40_draw_box38_im0_cma_q = i_mul40_draw_box38_im0_cma_q;

    // bubble_out_i_mul40_draw_box38_im0_cma_data_reg(STALLFIFO,2049)
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_in = SE_i_mul40_draw_box38_im0_cma_V0;
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_backStall;
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_data_in = bubble_join_i_mul40_draw_box38_im0_cma_q;
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul40_draw_box38_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul40_draw_box38_im0_cma_q),
        .valid_out(bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul40_draw_box38_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_mul40_draw_box38_im0_cma(STALLENABLE,1445)
    // Valid signal propagation
    assign SE_i_mul40_draw_box38_im0_cma_V0 = SE_i_mul40_draw_box38_im0_cma_R_v_0;
    assign SE_i_mul40_draw_box38_im0_cma_V1 = SE_i_mul40_draw_box38_im0_cma_R_v_1;
    assign SE_i_mul40_draw_box38_im0_cma_V2 = SE_i_mul40_draw_box38_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul40_draw_box38_im0_cma_s_tv_0 = bubble_out_i_mul40_draw_box38_im0_cma_data_reg_stall_out & SE_i_mul40_draw_box38_im0_cma_R_v_0;
    assign SE_i_mul40_draw_box38_im0_cma_s_tv_1 = bubble_out_i_mul40_draw_box38_im8_cma_data_reg_stall_out & SE_i_mul40_draw_box38_im0_cma_R_v_1;
    assign SE_i_mul40_draw_box38_im0_cma_s_tv_2 = bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_out & SE_i_mul40_draw_box38_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul40_draw_box38_im0_cma_or0 = SE_i_mul40_draw_box38_im0_cma_s_tv_0;
    assign SE_i_mul40_draw_box38_im0_cma_or1 = SE_i_mul40_draw_box38_im0_cma_s_tv_1 | SE_i_mul40_draw_box38_im0_cma_or0;
    assign SE_i_mul40_draw_box38_im0_cma_backEN = ~ (SE_i_mul40_draw_box38_im0_cma_s_tv_2 | SE_i_mul40_draw_box38_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul40_draw_box38_im0_cma_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_draw_box37_V0 & SE_i_mul40_draw_box38_im0_cma_backEN;
    assign SE_i_mul40_draw_box38_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_V1 & SE_i_mul40_draw_box38_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul40_draw_box38_im0_cma_backStall = ~ (SE_i_mul40_draw_box38_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul40_draw_box38_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul40_draw_box38_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul40_draw_box38_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul40_draw_box38_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul40_draw_box38_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul40_draw_box38_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul40_draw_box38_im0_cma_R_s_0 <= SE_i_mul40_draw_box38_im0_cma_v_s_0;
            end

            if (SE_i_mul40_draw_box38_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul40_draw_box38_im0_cma_R_s_1 <= SE_i_mul40_draw_box38_im0_cma_R_s_0;
            end

            if (SE_i_mul40_draw_box38_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul40_draw_box38_im0_cma_R_v_0 <= SE_i_mul40_draw_box38_im0_cma_R_v_0 & SE_i_mul40_draw_box38_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul40_draw_box38_im0_cma_R_v_0 <= SE_i_mul40_draw_box38_im0_cma_R_s_1;
            end

            if (SE_i_mul40_draw_box38_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul40_draw_box38_im0_cma_R_v_1 <= SE_i_mul40_draw_box38_im0_cma_R_v_1 & SE_i_mul40_draw_box38_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul40_draw_box38_im0_cma_R_v_1 <= SE_i_mul40_draw_box38_im0_cma_R_s_1;
            end

            if (SE_i_mul40_draw_box38_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul40_draw_box38_im0_cma_R_v_2 <= SE_i_mul40_draw_box38_im0_cma_R_v_2 & SE_i_mul40_draw_box38_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul40_draw_box38_im0_cma_R_v_2 <= SE_i_mul40_draw_box38_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul40_draw_box38_ma3_cma_data_reg(STALLFIFO,2057)
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_in = SE_i_mul40_draw_box38_im0_cma_V2;
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_backStall;
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_data_in = bubble_join_i_mul40_draw_box38_ma3_cma_q;
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul40_draw_box38_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul40_draw_box38_ma3_cma_q),
        .valid_out(bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_mul40_draw_box38_ma3_cma(BITSELECT,1018)
    assign bubble_select_i_mul40_draw_box38_ma3_cma_b = $unsigned(bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_data_out[32:0]);

    // i_mul40_draw_box38_sums_align_1(BITSHIFT,477)@187
    assign i_mul40_draw_box38_sums_align_1_qint = { bubble_select_i_mul40_draw_box38_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul40_draw_box38_sums_align_1_q = i_mul40_draw_box38_sums_align_1_qint[50:0];

    // bubble_select_i_mul40_draw_box38_im0_cma(BITSELECT,994)
    assign bubble_select_i_mul40_draw_box38_im0_cma_b = $unsigned(bubble_out_i_mul40_draw_box38_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul40_draw_box38_im8_cma(BITSELECT,997)
    assign bubble_select_i_mul40_draw_box38_im8_cma_b = $unsigned(bubble_out_i_mul40_draw_box38_im8_cma_data_reg_data_out[35:0]);

    // i_mul40_draw_box38_sums_join_0(BITJOIN,476)@187
    assign i_mul40_draw_box38_sums_join_0_q = {bubble_select_i_mul40_draw_box38_im0_cma_b, bubble_select_i_mul40_draw_box38_im8_cma_b};

    // i_mul40_draw_box38_sums_result_add_0_0(ADD,479)@187
    assign i_mul40_draw_box38_sums_result_add_0_0_a = {1'b0, i_mul40_draw_box38_sums_join_0_q};
    assign i_mul40_draw_box38_sums_result_add_0_0_b = {14'b00000000000000, i_mul40_draw_box38_sums_align_1_q};
    assign i_mul40_draw_box38_sums_result_add_0_0_o = $unsigned(i_mul40_draw_box38_sums_result_add_0_0_a) + $unsigned(i_mul40_draw_box38_sums_result_add_0_0_b);
    assign i_mul40_draw_box38_sums_result_add_0_0_q = i_mul40_draw_box38_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul40_draw_box38_sel_x(BITSELECT,322)@187
    assign bgTrunc_i_mul40_draw_box38_sel_x_in = i_mul40_draw_box38_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul40_draw_box38_sel_x_b = bgTrunc_i_mul40_draw_box38_sel_x_in[31:0];

    // SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data(STALLENABLE,1855)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_V0 = SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_backStall = SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_and0 = bubble_out_i_mul40_draw_box38_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_and1 = bubble_out_i_mul40_draw_box38_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_wireValid = bubble_out_i_mul40_draw_box38_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_and1;

    // SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0(STALLREG,2065)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid <= 1'b0;
            SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid <= SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backStall & (SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid | SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_i_valid);

            if (SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_data0 <= bgTrunc_i_mul40_draw_box38_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_i_valid = SE_out_bubble_out_i_mul40_draw_box38_ma3_cma_data_V0;
    // Stall signal propagation
    assign SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backStall = SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid | ~ (SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_V = SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid : SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_i_valid;

    assign SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_D0 = SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_r_data0 : bgTrunc_i_mul40_draw_box38_sel_x_b;

    // redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0(REG,776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_q <= $unsigned(SR_SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_D0);
        end
    end

    // i_add41_draw_box58(ADD,29)@188
    assign i_add41_draw_box58_a = {1'b0, i_i_0105_replace_phi_draw_box15_q};
    assign i_add41_draw_box58_b = {1'b0, redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_q};
    assign i_add41_draw_box58_o = $unsigned(i_add41_draw_box58_a) + $unsigned(i_add41_draw_box58_b);
    assign i_add41_draw_box58_q = i_add41_draw_box58_o[32:0];

    // bgTrunc_i_add41_draw_box58_sel_x(BITSELECT,314)@188
    assign bgTrunc_i_add41_draw_box58_sel_x_b = i_add41_draw_box58_q[31:0];

    // SE_out_i_llvm_fpga_push_i32_i_0105_push9_draw_box118(STALLENABLE,1263)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_i_0105_push9_draw_box118_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_i_0105_push9_draw_box118_wireValid = i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_valid_out;

    // c_i32_1142(CONSTANT,18)
    assign c_i32_1142_q = $unsigned(32'b00000000000000000000000000000001);

    // i_inc_draw_box117(ADD,63)@188
    assign i_inc_draw_box117_a = {1'b0, i_i_0105_replace_phi_draw_box15_q};
    assign i_inc_draw_box117_b = {1'b0, c_i32_1142_q};
    assign i_inc_draw_box117_o = $unsigned(i_inc_draw_box117_a) + $unsigned(i_inc_draw_box117_b);
    assign i_inc_draw_box117_q = i_inc_draw_box117_o[32:0];

    // bgTrunc_i_inc_draw_box117_sel_x(BITSELECT,321)@188
    assign bgTrunc_i_inc_draw_box117_sel_x_b = i_inc_draw_box117_q[31:0];

    // i_llvm_fpga_push_i32_i_0105_push9_draw_box118(BLACKBOX,118)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_out_9@20000000
    // out out_feedback_valid_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_push_i32_i_0105_push9_0 thei_llvm_fpga_push_i32_i_0105_push9_draw_box118 (
        .in_data_in(bgTrunc_i_inc_draw_box117_sel_x_b),
        .in_feedback_stall_in_9(i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_feedback_stall_out_9),
        .in_keep_going109(bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_i_0105_push9_draw_box118_backStall),
        .in_valid_in(SE_bgTrunc_i_inc_draw_box117_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_9(i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_feedback_out_9),
        .out_feedback_valid_out_9(i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_feedback_valid_out_9),
        .out_stall_out(i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_bgTrunc_i_inc_draw_box117_sel_x(STALLENABLE,1317)
    // Valid signal propagation
    assign SE_bgTrunc_i_inc_draw_box117_sel_x_V0 = SE_bgTrunc_i_inc_draw_box117_sel_x_wireValid;
    // Backward Stall generation
    assign SE_bgTrunc_i_inc_draw_box117_sel_x_backStall = i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_stall_out | ~ (SE_bgTrunc_i_inc_draw_box117_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_bgTrunc_i_inc_draw_box117_sel_x_and0 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V2;
    assign SE_bgTrunc_i_inc_draw_box117_sel_x_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V1 & SE_bgTrunc_i_inc_draw_box117_sel_x_and0;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2(STALLENABLE,1767)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13(BLACKBOX,84)@188
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_27_draw_box0 thei_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13 (
        .in_intel_reserved_ffwd_7_0(in_intel_reserved_ffwd_7_0),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_7_0(i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_dest_data_out_7_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14(STALLENABLE,1239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg2 <= SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed0 = (~ (SE_i_add41_draw_box58_backStall) & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed1 = (~ (SE_i_add_draw_box42_backStall) & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed2 = (~ (SE_bgTrunc_i_inc_draw_box117_sel_x_backStall) & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_StallValid = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_backStall & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg0 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_StallValid & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg1 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_StallValid & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed1;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_toReg2 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_StallValid & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_or0 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_or1 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed1 & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_or0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_consumed2 & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_or1);
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_backStall = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V0 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V1 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V2 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_and0 = i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_and1 = i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_valid_out & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_and0;
    assign SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_wireValid = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V1 & SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_and1;

    // SE_i_add41_draw_box58(STALLENABLE,1136)
    // Valid signal propagation
    assign SE_i_add41_draw_box58_V0 = SE_i_add41_draw_box58_wireValid;
    // Backward Stall generation
    assign SE_i_add41_draw_box58_backStall = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_out | ~ (SE_i_add41_draw_box58_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add41_draw_box58_and0 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V0;
    assign SE_i_add41_draw_box58_wireValid = SE_redist14_bgTrunc_i_mul40_draw_box38_sel_x_b_1_0_V0 & SE_i_add41_draw_box58_and0;

    // redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo(STALLFIFO,783)
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_in = SE_i_add41_draw_box58_V0;
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_in = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_backStall;
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_data_in = bgTrunc_i_add41_draw_box58_sel_x_b;
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_in[0];
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_in[0];
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_out[0] = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_out[0] = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo (
        .valid_in(redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(bgTrunc_i_add41_draw_box58_sel_x_b),
        .valid_out(redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo(BITJOIN,1065)
    assign bubble_join_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_q = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_data_out;

    // bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo(BITSELECT,1066)
    assign bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_q[31:0]);

    // bubble_join_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65(BITJOIN,836)
    assign bubble_join_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_q = i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65(BITSELECT,837)
    assign bubble_select_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_q[31:0]);

    // redist25_i_xor115_draw_box2_q_36_fifo(STALLFIFO,790)
    assign redist25_i_xor115_draw_box2_q_36_fifo_valid_in = SE_redist24_i_xor115_draw_box2_q_5_0_V1;
    assign redist25_i_xor115_draw_box2_q_36_fifo_stall_in = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_backStall;
    assign redist25_i_xor115_draw_box2_q_36_fifo_data_in = redist24_i_xor115_draw_box2_q_5_0_q;
    assign redist25_i_xor115_draw_box2_q_36_fifo_valid_in_bitsignaltemp = redist25_i_xor115_draw_box2_q_36_fifo_valid_in[0];
    assign redist25_i_xor115_draw_box2_q_36_fifo_stall_in_bitsignaltemp = redist25_i_xor115_draw_box2_q_36_fifo_stall_in[0];
    assign redist25_i_xor115_draw_box2_q_36_fifo_valid_out[0] = redist25_i_xor115_draw_box2_q_36_fifo_valid_out_bitsignaltemp;
    assign redist25_i_xor115_draw_box2_q_36_fifo_stall_out[0] = redist25_i_xor115_draw_box2_q_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist25_i_xor115_draw_box2_q_36_fifo (
        .valid_in(redist25_i_xor115_draw_box2_q_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist25_i_xor115_draw_box2_q_36_fifo_stall_in_bitsignaltemp),
        .data_in(redist24_i_xor115_draw_box2_q_5_0_q),
        .valid_out(redist25_i_xor115_draw_box2_q_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist25_i_xor115_draw_box2_q_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist25_i_xor115_draw_box2_q_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist25_i_xor115_draw_box2_q_36_fifo(BITJOIN,1071)
    assign bubble_join_redist25_i_xor115_draw_box2_q_36_fifo_q = redist25_i_xor115_draw_box2_q_36_fifo_data_out;

    // bubble_select_redist25_i_xor115_draw_box2_q_36_fifo(BITSELECT,1072)
    assign bubble_select_redist25_i_xor115_draw_box2_q_36_fifo_b = $unsigned(bubble_join_redist25_i_xor115_draw_box2_q_36_fifo_q[0:0]);

    // bubble_join_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo(BITJOIN,1113)
    assign bubble_join_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_q = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_data_out;

    // bubble_select_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo(BITSELECT,1114)
    assign bubble_select_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_b = $unsigned(bubble_join_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_q[0:0]);

    // i_first_cleanup114_xor121_or_draw_box67(LOGICAL,42)@220
    assign i_first_cleanup114_xor121_or_draw_box67_q = bubble_select_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_b | bubble_select_redist25_i_xor115_draw_box2_q_36_fifo_b;

    // bubble_join_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo(BITJOIN,1077)
    assign bubble_join_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_q = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_data_out;

    // bubble_select_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo(BITSELECT,1078)
    assign bubble_select_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_b = $unsigned(bubble_join_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_q[0:0]);

    // i_reduction_draw_box_7_draw_box64(LOGICAL,157)@220
    assign i_reduction_draw_box_7_draw_box64_q = bubble_select_i_llvm_fpga_mem_memdep_draw_box57_b | bubble_select_redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_b;

    // i_idxprom47_draw_box59_sel_x(BITSELECT,421)@220
    assign i_idxprom47_draw_box59_sel_x_b = $unsigned({{32{bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_b[31]}}, bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_b[31:0]});

    // i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select(BITSELECT,699)@220
    assign i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_b = i_idxprom47_draw_box59_sel_x_b[63:54];
    assign i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_c = i_idxprom47_draw_box59_sel_x_b[53:36];
    assign i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_d = i_idxprom47_draw_box59_sel_x_b[35:18];
    assign i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_e = i_idxprom47_draw_box59_sel_x_b[17:0];

    // i_arrayidx48_draw_box0_mult_x_im0_shift0(BITSHIFT,657)@220
    assign i_arrayidx48_draw_box0_mult_x_im0_shift0_qint = { i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx48_draw_box0_mult_x_im0_shift0_q = i_arrayidx48_draw_box0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx48_draw_box0_mult_x_sums_align_3(BITSHIFT,540)@220
    assign i_arrayidx48_draw_box0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx48_draw_box0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx48_draw_box0_mult_x_sums_align_3_q = i_arrayidx48_draw_box0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx48_draw_box0_mult_x_im6_shift0(BITSHIFT,659)@220
    assign i_arrayidx48_draw_box0_mult_x_im6_shift0_qint = { i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx48_draw_box0_mult_x_im6_shift0_q = i_arrayidx48_draw_box0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx48_draw_box0_mult_x_sums_align_2(BITSHIFT,539)@220
    assign i_arrayidx48_draw_box0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx48_draw_box0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx48_draw_box0_mult_x_sums_align_2_q = i_arrayidx48_draw_box0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx48_draw_box0_mult_x_sums_join_4(BITJOIN,541)@220
    assign i_arrayidx48_draw_box0_mult_x_sums_join_4_q = {i_arrayidx48_draw_box0_mult_x_sums_align_3_q, i_arrayidx48_draw_box0_mult_x_sums_align_2_q};

    // i_arrayidx48_draw_box0_mult_x_im3_shift0(BITSHIFT,658)@220
    assign i_arrayidx48_draw_box0_mult_x_im3_shift0_qint = { i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx48_draw_box0_mult_x_im3_shift0_q = i_arrayidx48_draw_box0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx48_draw_box0_mult_x_sums_align_0(BITSHIFT,537)@220
    assign i_arrayidx48_draw_box0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx48_draw_box0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx48_draw_box0_mult_x_sums_align_0_q = i_arrayidx48_draw_box0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx48_draw_box0_mult_x_im9_shift0(BITSHIFT,660)@220
    assign i_arrayidx48_draw_box0_mult_x_im9_shift0_qint = { i_arrayidx48_draw_box0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx48_draw_box0_mult_x_im9_shift0_q = i_arrayidx48_draw_box0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx48_draw_box0_mult_x_sums_join_1(BITJOIN,538)@220
    assign i_arrayidx48_draw_box0_mult_x_sums_join_1_q = {i_arrayidx48_draw_box0_mult_x_sums_align_0_q, {1'b0, i_arrayidx48_draw_box0_mult_x_im9_shift0_q}};

    // i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0(ADD,542)@220
    assign i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx48_draw_box0_mult_x_sums_join_1_q};
    assign i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx48_draw_box0_mult_x_sums_join_4_q};
    assign i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_q = i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx48_draw_box0_mult_extender_x(BITJOIN,362)@220
    assign i_arrayidx48_draw_box0_mult_extender_x_q = {i_arrayidx48_draw_box0_mult_multconst_x_q, i_arrayidx48_draw_box0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx48_draw_box0_trunc_sel_x(BITSELECT,364)@220
    assign i_arrayidx48_draw_box0_trunc_sel_x_b = i_arrayidx48_draw_box0_mult_extender_x_q[63:0];

    // i_arrayidx48_draw_box0_add_x(ADD,356)@220
    assign i_arrayidx48_draw_box0_add_x_a = {1'b0, bubble_select_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_b};
    assign i_arrayidx48_draw_box0_add_x_b = {1'b0, i_arrayidx48_draw_box0_trunc_sel_x_b};
    assign i_arrayidx48_draw_box0_add_x_o = $unsigned(i_arrayidx48_draw_box0_add_x_a) + $unsigned(i_arrayidx48_draw_box0_add_x_b);
    assign i_arrayidx48_draw_box0_add_x_q = i_arrayidx48_draw_box0_add_x_o[64:0];

    // i_arrayidx48_draw_box0_dupName_0_trunc_sel_x(BITSELECT,365)@220
    assign i_arrayidx48_draw_box0_dupName_0_trunc_sel_x_b = i_arrayidx48_draw_box0_add_x_q[63:0];

    // SE_out_redist25_i_xor115_draw_box2_q_36_fifo(STALLENABLE,1518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg0 <= '0;
            SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg0 <= SE_out_redist25_i_xor115_draw_box2_q_36_fifo_toReg0;
            // Successor 1
            SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg1 <= SE_out_redist25_i_xor115_draw_box2_q_36_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed0 = (~ (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall) & SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid) | SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg0;
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed1 = (~ (redist26_i_xor115_draw_box2_q_66_fifo_stall_out) & SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid) | SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg1;
    // Consuming
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_StallValid = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_backStall & SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid;
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_toReg0 = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_StallValid & SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed0;
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_toReg1 = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_StallValid & SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_or0 = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed0;
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireStall = ~ (SE_out_redist25_i_xor115_draw_box2_q_36_fifo_consumed1 & SE_out_redist25_i_xor115_draw_box2_q_36_fifo_or0);
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_backStall = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_V0 = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid & ~ (SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg0);
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_V1 = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid & ~ (SE_out_redist25_i_xor115_draw_box2_q_36_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist25_i_xor115_draw_box2_q_36_fifo_wireValid = redist25_i_xor115_draw_box2_q_36_fifo_valid_out;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15(STALLENABLE,1793)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_backStall = i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65(BLACKBOX,69)@220
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_f32_r11163_0 thei_llvm_fpga_ffwd_dest_f32_r11163_draw_box65 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_draw_box_4_draw_box61(LOGICAL,154)@189
    assign i_reduction_draw_box_4_draw_box61_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_b;

    // i_reduction_draw_box_5_draw_box62(LOGICAL,155)@189
    assign i_reduction_draw_box_5_draw_box62_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_b | i_reduction_draw_box_4_draw_box61_q;

    // i_reduction_draw_box_6_draw_box63(LOGICAL,156)@189 + 1
    assign i_reduction_draw_box_6_draw_box63_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b | i_reduction_draw_box_5_draw_box62_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_draw_box_6_draw_box63_delay ( .xin(i_reduction_draw_box_6_draw_box63_qi), .xout(i_reduction_draw_box_6_draw_box63_q), .ena(SE_i_reduction_draw_box_6_draw_box63_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_draw_box_22_draw_box110(STALLENABLE,1291)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_22_draw_box110_V0 = SE_i_reduction_draw_box_22_draw_box110_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_draw_box_22_draw_box110_s_tv_0 = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_out & SE_i_reduction_draw_box_22_draw_box110_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_draw_box_22_draw_box110_backEN = ~ (SE_i_reduction_draw_box_22_draw_box110_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_draw_box_22_draw_box110_and0 = SE_i_reduction_draw_box_12_draw_box87_V2 & SE_i_reduction_draw_box_22_draw_box110_backEN;
    assign SE_i_reduction_draw_box_22_draw_box110_v_s_0 = SE_i_reduction_draw_box_4_draw_box61_V0 & SE_i_reduction_draw_box_22_draw_box110_and0;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_22_draw_box110_backStall = ~ (SE_i_reduction_draw_box_22_draw_box110_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_22_draw_box110_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_draw_box_22_draw_box110_backEN == 1'b0)
            begin
                SE_i_reduction_draw_box_22_draw_box110_R_v_0 <= SE_i_reduction_draw_box_22_draw_box110_R_v_0 & SE_i_reduction_draw_box_22_draw_box110_s_tv_0;
            end
            else
            begin
                SE_i_reduction_draw_box_22_draw_box110_R_v_0 <= SE_i_reduction_draw_box_22_draw_box110_v_s_0;
            end

        end
    end

    // SE_i_reduction_draw_box_4_draw_box61(STALLENABLE,1295)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_4_draw_box61_fromReg0 <= '0;
            SE_i_reduction_draw_box_4_draw_box61_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_draw_box_4_draw_box61_fromReg0 <= SE_i_reduction_draw_box_4_draw_box61_toReg0;
            // Successor 1
            SE_i_reduction_draw_box_4_draw_box61_fromReg1 <= SE_i_reduction_draw_box_4_draw_box61_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_draw_box_4_draw_box61_consumed0 = (~ (SE_i_reduction_draw_box_22_draw_box110_backStall) & SE_i_reduction_draw_box_4_draw_box61_wireValid) | SE_i_reduction_draw_box_4_draw_box61_fromReg0;
    assign SE_i_reduction_draw_box_4_draw_box61_consumed1 = (~ (SE_i_reduction_draw_box_5_draw_box62_backStall) & SE_i_reduction_draw_box_4_draw_box61_wireValid) | SE_i_reduction_draw_box_4_draw_box61_fromReg1;
    // Consuming
    assign SE_i_reduction_draw_box_4_draw_box61_StallValid = SE_i_reduction_draw_box_4_draw_box61_backStall & SE_i_reduction_draw_box_4_draw_box61_wireValid;
    assign SE_i_reduction_draw_box_4_draw_box61_toReg0 = SE_i_reduction_draw_box_4_draw_box61_StallValid & SE_i_reduction_draw_box_4_draw_box61_consumed0;
    assign SE_i_reduction_draw_box_4_draw_box61_toReg1 = SE_i_reduction_draw_box_4_draw_box61_StallValid & SE_i_reduction_draw_box_4_draw_box61_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_4_draw_box61_or0 = SE_i_reduction_draw_box_4_draw_box61_consumed0;
    assign SE_i_reduction_draw_box_4_draw_box61_wireStall = ~ (SE_i_reduction_draw_box_4_draw_box61_consumed1 & SE_i_reduction_draw_box_4_draw_box61_or0);
    assign SE_i_reduction_draw_box_4_draw_box61_backStall = SE_i_reduction_draw_box_4_draw_box61_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_draw_box_4_draw_box61_V0 = SE_i_reduction_draw_box_4_draw_box61_wireValid & ~ (SE_i_reduction_draw_box_4_draw_box61_fromReg0);
    assign SE_i_reduction_draw_box_4_draw_box61_V1 = SE_i_reduction_draw_box_4_draw_box61_wireValid & ~ (SE_i_reduction_draw_box_4_draw_box61_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_4_draw_box61_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V1;
    assign SE_i_reduction_draw_box_4_draw_box61_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V2 & SE_i_reduction_draw_box_4_draw_box61_and0;

    // SE_i_reduction_draw_box_5_draw_box62(STALLENABLE,1296)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_5_draw_box62_V0 = SE_i_reduction_draw_box_5_draw_box62_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_5_draw_box62_backStall = SE_i_reduction_draw_box_6_draw_box63_backStall | ~ (SE_i_reduction_draw_box_5_draw_box62_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_5_draw_box62_and0 = SE_i_reduction_draw_box_4_draw_box61_V1;
    assign SE_i_reduction_draw_box_5_draw_box62_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V2 & SE_i_reduction_draw_box_5_draw_box62_and0;

    // SE_i_reduction_draw_box_6_draw_box63(STALLENABLE,1297)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_6_draw_box63_V0 = SE_i_reduction_draw_box_6_draw_box63_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_draw_box_6_draw_box63_s_tv_0 = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_out & SE_i_reduction_draw_box_6_draw_box63_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_draw_box_6_draw_box63_backEN = ~ (SE_i_reduction_draw_box_6_draw_box63_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_draw_box_6_draw_box63_and0 = SE_i_reduction_draw_box_5_draw_box62_V0 & SE_i_reduction_draw_box_6_draw_box63_backEN;
    assign SE_i_reduction_draw_box_6_draw_box63_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V4 & SE_i_reduction_draw_box_6_draw_box63_and0;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_6_draw_box63_backStall = ~ (SE_i_reduction_draw_box_6_draw_box63_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_6_draw_box63_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_draw_box_6_draw_box63_backEN == 1'b0)
            begin
                SE_i_reduction_draw_box_6_draw_box63_R_v_0 <= SE_i_reduction_draw_box_6_draw_box63_R_v_0 & SE_i_reduction_draw_box_6_draw_box63_s_tv_0;
            end
            else
            begin
                SE_i_reduction_draw_box_6_draw_box63_R_v_0 <= SE_i_reduction_draw_box_6_draw_box63_v_s_0;
            end

        end
    end

    // redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo(STALLFIFO,792)
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_in = SE_i_reduction_draw_box_6_draw_box63_V0;
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_in = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall;
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_data_in = i_reduction_draw_box_6_draw_box63_q;
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_in_bitsignaltemp = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_in[0];
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_in_bitsignaltemp = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_in[0];
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_out[0] = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_out_bitsignaltemp;
    assign redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_out[0] = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist27_i_reduction_draw_box_6_draw_box63_q_31_fifo (
        .valid_in(redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_draw_box_6_draw_box63_q),
        .valid_out(redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16(STALLENABLE,1795)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_backStall = i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66(BLACKBOX,75)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110482_0 thei_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66(BITJOIN,854)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_q = i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66(BITSELECT,855)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66(STALLENABLE,1177)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_backStall = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_valid_out;

    // redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo(STALLFIFO,815)
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_V0;
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_in = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall;
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_b;
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_in_bitsignaltemp = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_in[0];
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_in_bitsignaltemp = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_in[0];
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_out[0] = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_out_bitsignaltemp;
    assign redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_out[0] = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo (
        .valid_in(redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_b),
        .valid_out(redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69(STALLENABLE,1255)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_wireValid = i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45(BLACKBOX,103)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_stall_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_0 thei_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45 (
        .in_data_in(GND_q),
        .in_dir(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .in_feedback_in_11(i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_feedback_out_11),
        .in_feedback_valid_in_11(i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_feedback_valid_out_11),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_backStall),
        .in_valid_in(SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_feedback_stall_out_11),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_1_draw_box68(BITJOIN,906)
    assign bubble_join_i_llvm_fpga_mem_memdep_1_draw_box68_q = i_llvm_fpga_mem_memdep_1_draw_box68_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_1_draw_box68(BITSELECT,907)
    assign bubble_select_i_llvm_fpga_mem_memdep_1_draw_box68_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_1_draw_box68_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69(BLACKBOX,114)@251
    // in in_stall_in@20000000
    // out out_data_out@252
    // out out_feedback_out_11@20000000
    // out out_feedback_valid_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@252
    draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_0 thei_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_1_draw_box68_b),
        .in_feedback_stall_in_11(i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_feedback_stall_out_11),
        .in_keep_going109(bubble_select_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_V0),
        .out_data_out(),
        .out_feedback_out_11(i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_feedback_out_11),
        .out_feedback_valid_out_11(i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_feedback_valid_out_11),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69(STALLENABLE,1254)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall = i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_and0 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_wireValid = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_and0;

    // SE_out_i_llvm_fpga_mem_memdep_1_draw_box68(STALLENABLE,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall) & SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid) | SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed1 = (~ (SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid) | SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_StallValid = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_backStall & SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_toReg0 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_StallValid & SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_toReg1 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_StallValid & SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_or0 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_consumed1 & SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_backStall = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_V0 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_V1 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_wireValid = i_llvm_fpga_mem_memdep_1_draw_box68_out_o_valid;

    // i_llvm_fpga_mem_memdep_1_draw_box68(BLACKBOX,95)@220
    // in in_i_stall@20000000
    // out out_lsu_memdep_1_o_active@20000000
    // out out_memdep_1_draw_box_avm_address@20000000
    // out out_memdep_1_draw_box_avm_burstcount@20000000
    // out out_memdep_1_draw_box_avm_byteenable@20000000
    // out out_memdep_1_draw_box_avm_enable@20000000
    // out out_memdep_1_draw_box_avm_read@20000000
    // out out_memdep_1_draw_box_avm_write@20000000
    // out out_memdep_1_draw_box_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@251
    // out out_o_writeack@251
    draw_box_i_llvm_fpga_mem_memdep_1_0 thei_llvm_fpga_mem_memdep_1_draw_box68 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D0),
        .in_i_dependence(SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D1),
        .in_i_predicate(SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_backStall),
        .in_i_valid(SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_V0),
        .in_i_writedata(SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D3),
        .in_memdep_1_draw_box_avm_readdata(in_memdep_1_draw_box_avm_readdata),
        .in_memdep_1_draw_box_avm_readdatavalid(in_memdep_1_draw_box_avm_readdatavalid),
        .in_memdep_1_draw_box_avm_waitrequest(in_memdep_1_draw_box_avm_waitrequest),
        .in_memdep_1_draw_box_avm_writeack(in_memdep_1_draw_box_avm_writeack),
        .out_lsu_memdep_1_o_active(i_llvm_fpga_mem_memdep_1_draw_box68_out_lsu_memdep_1_o_active),
        .out_memdep_1_draw_box_avm_address(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_address),
        .out_memdep_1_draw_box_avm_burstcount(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_burstcount),
        .out_memdep_1_draw_box_avm_byteenable(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_byteenable),
        .out_memdep_1_draw_box_avm_enable(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_enable),
        .out_memdep_1_draw_box_avm_read(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_read),
        .out_memdep_1_draw_box_avm_write(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_write),
        .out_memdep_1_draw_box_avm_writedata(i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_1_draw_box68_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_1_draw_box68_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_1_draw_box68_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo(STALLENABLE,1557)
    // Valid signal propagation
    assign SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_V0 = SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall = i_llvm_fpga_mem_memdep_1_draw_box68_out_o_stall | ~ (SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_wireValid = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_V;

    // SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo(STALLREG,2071)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid <= 1'b0;
            SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data2 <= 1'bx;
            SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data3 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid <= SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall & (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid | SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_i_valid);

            if (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data0 <= i_arrayidx48_draw_box0_dupName_0_trunc_sel_x_b;
                SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data1 <= i_reduction_draw_box_7_draw_box64_q;
                SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data2 <= i_first_cleanup114_xor121_or_draw_box67_q;
                SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data3 <= $unsigned(bubble_select_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and0 = redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_valid_out;
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and1 = redist27_i_reduction_draw_box_6_draw_box63_q_31_fifo_valid_out & SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and0;
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_V1 & SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and1;
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and3 = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_V1 & SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and2;
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and4 = i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_out_valid_out & SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and3;
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and5 = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_V0 & SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and4;
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_i_valid = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_V0 & SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_and5;
    // Stall signal propagation
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid | ~ (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_V = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid == 1'b1 ? SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid : SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D0 = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid == 1'b1 ? SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data0 : i_arrayidx48_draw_box0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D1 = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid == 1'b1 ? SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data1 : i_reduction_draw_box_7_draw_box64_q;
    // Data2
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D2 = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid == 1'b1 ? SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data2 : i_first_cleanup114_xor121_or_draw_box67_q;
    // Data3
    assign SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_D3 = SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_valid == 1'b1 ? SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_r_data3 : bubble_select_i_llvm_fpga_ffwd_dest_f32_r11163_draw_box65_b;

    // SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo(STALLENABLE,1509)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg0 <= '0;
            SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg0 <= SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_toReg0;
            // Successor 1
            SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg1 <= SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed0 = (~ (redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_out) & SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid) | SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg0;
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed1 = (~ (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall) & SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid) | SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_StallValid = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_backStall & SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid;
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_toReg0 = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_StallValid & SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed0;
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_toReg1 = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_StallValid & SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_or0 = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed0;
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireStall = ~ (SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_consumed1 & SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_or0);
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_backStall = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_V0 = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid & ~ (SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg0);
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_V1 = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid & ~ (SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_wireValid = redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_valid_out;

    // redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo(STALLFIFO,784)
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_in = SE_out_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_V0;
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_in = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_backStall;
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_data_in = bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_b;
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_in_bitsignaltemp = redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_in[0];
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_in_bitsignaltemp = redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_in[0];
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_out[0] = redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    assign redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_out[0] = redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo (
        .valid_in(redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist21_bgTrunc_i_add41_draw_box58_sel_x_b_32_fifo_b),
        .valid_out(redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo(STALLENABLE,1511)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg0 <= '0;
            SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg0 <= SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_toReg0;
            // Successor 1
            SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg1 <= SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed0 = (~ (SE_i_add68_draw_box84_backStall) & SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid) | SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg0;
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed1 = (~ (SE_i_add90_draw_box107_backStall) & SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid) | SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_StallValid = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_backStall & SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid;
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_toReg0 = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_StallValid & SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_toReg1 = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_StallValid & SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_or0 = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireStall = ~ (SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_consumed1 & SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_or0);
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_backStall = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_V0 = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg0);
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_V1 = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_wireValid = redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_valid_out;

    // SE_i_add68_draw_box84(STALLENABLE,1138)
    // Valid signal propagation
    assign SE_i_add68_draw_box84_V0 = SE_i_add68_draw_box84_wireValid;
    // Backward Stall generation
    assign SE_i_add68_draw_box84_backStall = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_out | ~ (SE_i_add68_draw_box84_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add68_draw_box84_and0 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V1;
    assign SE_i_add68_draw_box84_wireValid = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_V0 & SE_i_add68_draw_box84_and0;

    // SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0(STALLENABLE,1507)
    // Valid signal propagation
    assign SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_V0 = SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_s_tv_0 = SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall & SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backEN = ~ (SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_v_s_0 = SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backEN & SE_i_add57_draw_box70_V0;
    // Backward Stall generation
    assign SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backStall = ~ (SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0 <= SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0 & SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_R_v_0 <= SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_add57_draw_box70(STALLENABLE,1137)
    // Valid signal propagation
    assign SE_i_add57_draw_box70_V0 = SE_i_add57_draw_box70_wireValid;
    // Backward Stall generation
    assign SE_i_add57_draw_box70_backStall = SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backStall | ~ (SE_i_add57_draw_box70_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add57_draw_box70_and0 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V0;
    assign SE_i_add57_draw_box70_wireValid = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_V0 & SE_i_add57_draw_box70_and0;

    // SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0(STALLENABLE,1496)
    // Valid signal propagation
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V0 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0;
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V1 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1;
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V2 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2;
    // Stall signal propagation
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_0 = SE_i_add57_draw_box70_backStall & SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0;
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_1 = SE_i_add68_draw_box84_backStall & SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1;
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_2 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall & SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2;
    // Backward Enable generation
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_or0 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_0;
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_or1 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_1 | SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_or0;
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN = ~ (SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_2 | SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_v_s_0 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN & SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V;
    // Backward Stall generation
    assign SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backStall = ~ (SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1 <= 1'b0;
            SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0 <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0 & SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_0 <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1 <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1 & SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_1 <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2 <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2 & SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_s_tv_2;
            end
            else
            begin
                SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_R_v_2 <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0(STALLREG,2063)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid <= 1'b0;
            SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid <= SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backStall & (SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid | SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_i_valid);

            if (SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_data0 <= bgTrunc_i_mul56_draw_box40_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_i_valid = SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_V0;
    // Stall signal propagation
    assign SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backStall = SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid | ~ (SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V = SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid : SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_i_valid;

    assign SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_D0 = SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_r_data0 : bgTrunc_i_mul56_draw_box40_sel_x_b;

    // SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data(STALLENABLE,1859)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_V0 = SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_backStall = SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_and0 = bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_and1 = bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_wireValid = bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_and1;

    // bubble_out_i_mul56_draw_box40_ma3_cma_data_reg(STALLFIFO,2058)
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_in = SE_i_mul56_draw_box40_im0_cma_V2;
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_backStall;
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_data_in = bubble_join_i_mul56_draw_box40_ma3_cma_q;
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul56_draw_box40_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul56_draw_box40_ma3_cma_q),
        .valid_out(bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul56_draw_box40_im8_cma(CHAINMULTADD,684)@246 + 3
    assign i_mul56_draw_box40_im8_cma_reset = ~ (resetn);
    assign i_mul56_draw_box40_im8_cma_ena0 = SE_i_mul56_draw_box40_im0_cma_backEN[0];
    assign i_mul56_draw_box40_im8_cma_ena1 = i_mul56_draw_box40_im8_cma_ena0;
    assign i_mul56_draw_box40_im8_cma_ena2 = i_mul56_draw_box40_im8_cma_ena0;

    assign i_mul56_draw_box40_im8_cma_a0 = i_mul56_draw_box40_bs1_merged_bit_select_c;
    assign i_mul56_draw_box40_im8_cma_c0 = i_mul56_draw_box40_bs7_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul56_draw_box40_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul56_draw_box40_im8_cma_ena2, i_mul56_draw_box40_im8_cma_ena1, i_mul56_draw_box40_im8_cma_ena0 }),
        .aclr({ i_mul56_draw_box40_im8_cma_reset, i_mul56_draw_box40_im8_cma_reset }),
        .ay(i_mul56_draw_box40_im8_cma_a0),
        .ax(i_mul56_draw_box40_im8_cma_c0),
        .resulta(i_mul56_draw_box40_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul56_draw_box40_im8_cma_delay ( .xin(i_mul56_draw_box40_im8_cma_s0), .xout(i_mul56_draw_box40_im8_cma_qq), .ena(SE_i_mul56_draw_box40_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul56_draw_box40_im8_cma_q = $unsigned(i_mul56_draw_box40_im8_cma_qq[35:0]);

    // bubble_join_i_mul56_draw_box40_im8_cma(BITJOIN,1002)
    assign bubble_join_i_mul56_draw_box40_im8_cma_q = i_mul56_draw_box40_im8_cma_q;

    // bubble_out_i_mul56_draw_box40_im8_cma_data_reg(STALLFIFO,2052)
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_in = SE_i_mul56_draw_box40_im0_cma_V1;
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_backStall;
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_data_in = bubble_join_i_mul56_draw_box40_im8_cma_q;
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul56_draw_box40_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul56_draw_box40_im8_cma_q),
        .valid_out(bubble_out_i_mul56_draw_box40_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul56_draw_box40_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul56_draw_box40_im0_cma(CHAINMULTADD,683)@246 + 3
    assign i_mul56_draw_box40_im0_cma_reset = ~ (resetn);
    assign i_mul56_draw_box40_im0_cma_ena0 = SE_i_mul56_draw_box40_im0_cma_backEN[0];
    assign i_mul56_draw_box40_im0_cma_ena1 = i_mul56_draw_box40_im0_cma_ena0;
    assign i_mul56_draw_box40_im0_cma_ena2 = i_mul56_draw_box40_im0_cma_ena0;

    assign i_mul56_draw_box40_im0_cma_a0 = i_mul56_draw_box40_bs1_merged_bit_select_b;
    assign i_mul56_draw_box40_im0_cma_c0 = i_mul56_draw_box40_bs2_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul56_draw_box40_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul56_draw_box40_im0_cma_ena2, i_mul56_draw_box40_im0_cma_ena1, i_mul56_draw_box40_im0_cma_ena0 }),
        .aclr({ i_mul56_draw_box40_im0_cma_reset, i_mul56_draw_box40_im0_cma_reset }),
        .ay(i_mul56_draw_box40_im0_cma_a0),
        .ax(i_mul56_draw_box40_im0_cma_c0),
        .resulta(i_mul56_draw_box40_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul56_draw_box40_im0_cma_delay ( .xin(i_mul56_draw_box40_im0_cma_s0), .xout(i_mul56_draw_box40_im0_cma_qq), .ena(SE_i_mul56_draw_box40_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul56_draw_box40_im0_cma_q = $unsigned(i_mul56_draw_box40_im0_cma_qq[27:0]);

    // bubble_join_i_mul56_draw_box40_im0_cma(BITJOIN,999)
    assign bubble_join_i_mul56_draw_box40_im0_cma_q = i_mul56_draw_box40_im0_cma_q;

    // bubble_out_i_mul56_draw_box40_im0_cma_data_reg(STALLFIFO,2051)
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_in = SE_i_mul56_draw_box40_im0_cma_V0;
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul56_draw_box40_ma3_cma_data_backStall;
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_data_in = bubble_join_i_mul56_draw_box40_im0_cma_q;
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul56_draw_box40_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul56_draw_box40_im0_cma_q),
        .valid_out(bubble_out_i_mul56_draw_box40_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul56_draw_box40_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39(STALLENABLE,1189)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_backStall = SE_i_mul56_draw_box40_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_wireValid = i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_out_valid_out;

    // SE_i_mul56_draw_box40_im0_cma(STALLENABLE,1447)
    // Valid signal propagation
    assign SE_i_mul56_draw_box40_im0_cma_V0 = SE_i_mul56_draw_box40_im0_cma_R_v_0;
    assign SE_i_mul56_draw_box40_im0_cma_V1 = SE_i_mul56_draw_box40_im0_cma_R_v_1;
    assign SE_i_mul56_draw_box40_im0_cma_V2 = SE_i_mul56_draw_box40_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul56_draw_box40_im0_cma_s_tv_0 = bubble_out_i_mul56_draw_box40_im0_cma_data_reg_stall_out & SE_i_mul56_draw_box40_im0_cma_R_v_0;
    assign SE_i_mul56_draw_box40_im0_cma_s_tv_1 = bubble_out_i_mul56_draw_box40_im8_cma_data_reg_stall_out & SE_i_mul56_draw_box40_im0_cma_R_v_1;
    assign SE_i_mul56_draw_box40_im0_cma_s_tv_2 = bubble_out_i_mul56_draw_box40_ma3_cma_data_reg_stall_out & SE_i_mul56_draw_box40_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul56_draw_box40_im0_cma_or0 = SE_i_mul56_draw_box40_im0_cma_s_tv_0;
    assign SE_i_mul56_draw_box40_im0_cma_or1 = SE_i_mul56_draw_box40_im0_cma_s_tv_1 | SE_i_mul56_draw_box40_im0_cma_or0;
    assign SE_i_mul56_draw_box40_im0_cma_backEN = ~ (SE_i_mul56_draw_box40_im0_cma_s_tv_2 | SE_i_mul56_draw_box40_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul56_draw_box40_im0_cma_and0 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_V0 & SE_i_mul56_draw_box40_im0_cma_backEN;
    assign SE_i_mul56_draw_box40_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_draw_box39_V0 & SE_i_mul56_draw_box40_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul56_draw_box40_im0_cma_backStall = ~ (SE_i_mul56_draw_box40_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul56_draw_box40_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul56_draw_box40_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul56_draw_box40_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul56_draw_box40_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul56_draw_box40_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul56_draw_box40_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul56_draw_box40_im0_cma_R_s_0 <= SE_i_mul56_draw_box40_im0_cma_v_s_0;
            end

            if (SE_i_mul56_draw_box40_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul56_draw_box40_im0_cma_R_s_1 <= SE_i_mul56_draw_box40_im0_cma_R_s_0;
            end

            if (SE_i_mul56_draw_box40_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul56_draw_box40_im0_cma_R_v_0 <= SE_i_mul56_draw_box40_im0_cma_R_v_0 & SE_i_mul56_draw_box40_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul56_draw_box40_im0_cma_R_v_0 <= SE_i_mul56_draw_box40_im0_cma_R_s_1;
            end

            if (SE_i_mul56_draw_box40_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul56_draw_box40_im0_cma_R_v_1 <= SE_i_mul56_draw_box40_im0_cma_R_v_1 & SE_i_mul56_draw_box40_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul56_draw_box40_im0_cma_R_v_1 <= SE_i_mul56_draw_box40_im0_cma_R_s_1;
            end

            if (SE_i_mul56_draw_box40_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul56_draw_box40_im0_cma_R_v_2 <= SE_i_mul56_draw_box40_im0_cma_R_v_2 & SE_i_mul56_draw_box40_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul56_draw_box40_im0_cma_R_v_2 <= SE_i_mul56_draw_box40_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo(STALLENABLE,1470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg0 <= '0;
            SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg0 <= SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_toReg0;
            // Successor 1
            SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg1 <= SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed0 = (~ (SE_i_mul56_draw_box40_im0_cma_backStall) & SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid) | SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg0;
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed1 = (~ (SE_i_mul78_draw_box41_im0_cma_backStall) & SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid) | SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_StallValid = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_backStall & SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid;
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_toReg0 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_StallValid & SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed0;
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_toReg1 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_StallValid & SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_or0 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed0;
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireStall = ~ (SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_consumed1 & SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_or0);
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_backStall = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_V0 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid & ~ (SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg0);
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_V1 = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid & ~ (SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_wireValid = redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_out;

    // redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo(STALLFIFO,756)
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V2;
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_in = SE_out_redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_backStall;
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b;
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_in_bitsignaltemp = redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_in[0];
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_in_bitsignaltemp = redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_in[0];
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_out[0] = redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_out_bitsignaltemp;
    assign redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_out[0] = redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo (
        .valid_in(redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b),
        .valid_out(redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9(STALLENABLE,1781)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_backStall = i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x(BLACKBOX,429)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_0 thei_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x (
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_V0),
        .in_intel_reserved_ffwd_0_0_0_tpl(in_intel_reserved_ffwd_0_0_0_tpl),
        .in_intel_reserved_ffwd_0_0_1_tpl(in_intel_reserved_ffwd_0_0_1_tpl),
        .in_intel_reserved_ffwd_0_0_2_tpl(in_intel_reserved_ffwd_0_0_2_tpl),
        .out_stall_out(i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_valid_out),
        .out_dest_data_out_0_0_0_tpl(),
        .out_dest_data_out_0_0_1_tpl(i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl),
        .out_dest_data_out_0_0_2_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x(STALLENABLE,1360)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_backStall) & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed1 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_backStall) & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed2 = (~ (redist0_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_dest_data_out_0_0_1_tpl_62_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_StallValid = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_backStall & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_StallValid & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_StallValid & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_StallValid & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_or0 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_or1 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_or1);
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_backStall = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V0 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V1 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V2 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_wireValid = i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_out_valid_out;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7(STALLENABLE,1777)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22(BLACKBOX,78)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_29_draw_box0 thei_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22 (
        .in_intel_reserved_ffwd_9_0(in_intel_reserved_ffwd_9_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_V0),
        .out_dest_data_out_9_0(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_dest_data_out_9_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21(STALLENABLE,1197)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed0 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed1 = (~ (SE_i_mul_draw_box36_im0_cma_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_and0 = i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_and1 = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_valid_out & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_wireValid = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_and1;

    // i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21(BLACKBOX,85)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_y110859_0 thei_llvm_fpga_ffwd_dest_i32_y110859_draw_box21 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21(BITJOIN,885)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_q = i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21(BITSELECT,886)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_q[31:0]);

    // c_i32_0143(CONSTANT,17)
    assign c_i32_0143_q = $unsigned(32'b00000000000000000000000000000000);

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22(BITJOIN,863)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_q = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_out_dest_data_out_9_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22(BITSELECT,864)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_q[0:0]);

    // i_spec_select100_draw_box23(MUX,160)@184
    assign i_spec_select100_draw_box23_s = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box29_draw_box22_b;
    always @(i_spec_select100_draw_box23_s or c_i32_0143_q or bubble_select_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_b)
    begin
        unique case (i_spec_select100_draw_box23_s)
            1'b0 : i_spec_select100_draw_box23_q = c_i32_0143_q;
            1'b1 : i_spec_select100_draw_box23_q = bubble_select_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_b;
            default : i_spec_select100_draw_box23_q = 32'b0;
        endcase
    end

    // c_i32_1144(CONSTANT,19)
    assign c_i32_1144_q = $unsigned(32'b11111111111111111111111111111111);

    // i_sub20_draw_box30(ADD,162)@184
    assign i_sub20_draw_box30_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b};
    assign i_sub20_draw_box30_b = {1'b0, c_i32_1144_q};
    assign i_sub20_draw_box30_o = $unsigned(i_sub20_draw_box30_a) + $unsigned(i_sub20_draw_box30_b);
    assign i_sub20_draw_box30_q = i_sub20_draw_box30_o[32:0];

    // bgTrunc_i_sub20_draw_box30_sel_x(BITSELECT,326)@184
    assign bgTrunc_i_sub20_draw_box30_sel_x_b = i_sub20_draw_box30_q[31:0];

    // i_cmp17_draw_box28(COMPARE,38)@184
    assign i_cmp17_draw_box28_a = $unsigned({{2{i_spec_select100_draw_box23_q[31]}}, i_spec_select100_draw_box23_q});
    assign i_cmp17_draw_box28_b = $unsigned({{2{bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b[31]}}, bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b});
    assign i_cmp17_draw_box28_o = $unsigned($signed(i_cmp17_draw_box28_a) - $signed(i_cmp17_draw_box28_b));
    assign i_cmp17_draw_box28_c[0] = i_cmp17_draw_box28_o[33];

    // i_unnamed_draw_box31(MUX,164)@184
    assign i_unnamed_draw_box31_s = i_cmp17_draw_box28_c;
    always @(i_unnamed_draw_box31_s or bgTrunc_i_sub20_draw_box30_sel_x_b or i_spec_select100_draw_box23_q)
    begin
        unique case (i_unnamed_draw_box31_s)
            1'b0 : i_unnamed_draw_box31_q = bgTrunc_i_sub20_draw_box30_sel_x_b;
            1'b1 : i_unnamed_draw_box31_q = i_spec_select100_draw_box23_q;
            default : i_unnamed_draw_box31_q = 32'b0;
        endcase
    end

    // i_mul_draw_box36_bs1_merged_bit_select(BITSELECT,697)@184
    assign i_mul_draw_box36_bs1_merged_bit_select_b = i_unnamed_draw_box31_q[31:18];
    assign i_mul_draw_box36_bs1_merged_bit_select_c = i_unnamed_draw_box31_q[17:0];

    // i_mul_draw_box36_ma3_cma(CHAINMULTADD,692)@184 + 3
    assign i_mul_draw_box36_ma3_cma_reset = ~ (resetn);
    assign i_mul_draw_box36_ma3_cma_ena0 = SE_i_mul_draw_box36_im0_cma_backEN[0];
    assign i_mul_draw_box36_ma3_cma_ena1 = i_mul_draw_box36_ma3_cma_ena0;
    assign i_mul_draw_box36_ma3_cma_ena2 = i_mul_draw_box36_ma3_cma_ena0;

    assign i_mul_draw_box36_ma3_cma_a0 = i_mul_draw_box36_bs1_merged_bit_select_b;
    assign i_mul_draw_box36_ma3_cma_c0 = i_mul_draw_box36_bs2_merged_bit_select_c;
    assign i_mul_draw_box36_ma3_cma_a1 = i_mul_draw_box36_bs2_merged_bit_select_b;
    assign i_mul_draw_box36_ma3_cma_c1 = i_mul_draw_box36_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul_draw_box36_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul_draw_box36_ma3_cma_ena2, i_mul_draw_box36_ma3_cma_ena1, i_mul_draw_box36_ma3_cma_ena0 }),
        .aclr({ i_mul_draw_box36_ma3_cma_reset, i_mul_draw_box36_ma3_cma_reset }),
        .ay(i_mul_draw_box36_ma3_cma_a1),
        .by(i_mul_draw_box36_ma3_cma_a0),
        .ax(i_mul_draw_box36_ma3_cma_c1),
        .bx(i_mul_draw_box36_ma3_cma_c0),
        .resulta(i_mul_draw_box36_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_draw_box36_ma3_cma_delay ( .xin(i_mul_draw_box36_ma3_cma_s0), .xout(i_mul_draw_box36_ma3_cma_qq), .ena(SE_i_mul_draw_box36_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul_draw_box36_ma3_cma_q = $unsigned(i_mul_draw_box36_ma3_cma_qq[32:0]);

    // bubble_join_i_mul_draw_box36_ma3_cma(BITJOIN,1026)
    assign bubble_join_i_mul_draw_box36_ma3_cma_q = i_mul_draw_box36_ma3_cma_q;

    // i_mul_draw_box36_im8_cma(CHAINMULTADD,688)@184 + 3
    assign i_mul_draw_box36_im8_cma_reset = ~ (resetn);
    assign i_mul_draw_box36_im8_cma_ena0 = SE_i_mul_draw_box36_im0_cma_backEN[0];
    assign i_mul_draw_box36_im8_cma_ena1 = i_mul_draw_box36_im8_cma_ena0;
    assign i_mul_draw_box36_im8_cma_ena2 = i_mul_draw_box36_im8_cma_ena0;

    assign i_mul_draw_box36_im8_cma_a0 = i_mul_draw_box36_bs1_merged_bit_select_c;
    assign i_mul_draw_box36_im8_cma_c0 = i_mul_draw_box36_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul_draw_box36_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul_draw_box36_im8_cma_ena2, i_mul_draw_box36_im8_cma_ena1, i_mul_draw_box36_im8_cma_ena0 }),
        .aclr({ i_mul_draw_box36_im8_cma_reset, i_mul_draw_box36_im8_cma_reset }),
        .ay(i_mul_draw_box36_im8_cma_a0),
        .ax(i_mul_draw_box36_im8_cma_c0),
        .resulta(i_mul_draw_box36_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_draw_box36_im8_cma_delay ( .xin(i_mul_draw_box36_im8_cma_s0), .xout(i_mul_draw_box36_im8_cma_qq), .ena(SE_i_mul_draw_box36_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul_draw_box36_im8_cma_q = $unsigned(i_mul_draw_box36_im8_cma_qq[35:0]);

    // bubble_join_i_mul_draw_box36_im8_cma(BITJOIN,1014)
    assign bubble_join_i_mul_draw_box36_im8_cma_q = i_mul_draw_box36_im8_cma_q;

    // bubble_out_i_mul_draw_box36_im8_cma_data_reg(STALLFIFO,2056)
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_in = SE_i_mul_draw_box36_im0_cma_V1;
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_backStall;
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_data_in = bubble_join_i_mul_draw_box36_im8_cma_q;
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul_draw_box36_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul_draw_box36_im8_cma_q),
        .valid_out(bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul_draw_box36_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul_draw_box36_im0_cma(CHAINMULTADD,687)@184 + 3
    assign i_mul_draw_box36_im0_cma_reset = ~ (resetn);
    assign i_mul_draw_box36_im0_cma_ena0 = SE_i_mul_draw_box36_im0_cma_backEN[0];
    assign i_mul_draw_box36_im0_cma_ena1 = i_mul_draw_box36_im0_cma_ena0;
    assign i_mul_draw_box36_im0_cma_ena2 = i_mul_draw_box36_im0_cma_ena0;

    assign i_mul_draw_box36_im0_cma_a0 = i_mul_draw_box36_bs1_merged_bit_select_b;
    assign i_mul_draw_box36_im0_cma_c0 = i_mul_draw_box36_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul_draw_box36_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul_draw_box36_im0_cma_ena2, i_mul_draw_box36_im0_cma_ena1, i_mul_draw_box36_im0_cma_ena0 }),
        .aclr({ i_mul_draw_box36_im0_cma_reset, i_mul_draw_box36_im0_cma_reset }),
        .ay(i_mul_draw_box36_im0_cma_a0),
        .ax(i_mul_draw_box36_im0_cma_c0),
        .resulta(i_mul_draw_box36_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_draw_box36_im0_cma_delay ( .xin(i_mul_draw_box36_im0_cma_s0), .xout(i_mul_draw_box36_im0_cma_qq), .ena(SE_i_mul_draw_box36_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul_draw_box36_im0_cma_q = $unsigned(i_mul_draw_box36_im0_cma_qq[27:0]);

    // bubble_join_i_mul_draw_box36_im0_cma(BITJOIN,1011)
    assign bubble_join_i_mul_draw_box36_im0_cma_q = i_mul_draw_box36_im0_cma_q;

    // bubble_out_i_mul_draw_box36_im0_cma_data_reg(STALLFIFO,2055)
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_in = SE_i_mul_draw_box36_im0_cma_V0;
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_backStall;
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_data_in = bubble_join_i_mul_draw_box36_im0_cma_q;
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul_draw_box36_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul_draw_box36_im0_cma_q),
        .valid_out(bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul_draw_box36_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_mul_draw_box36_im0_cma(STALLENABLE,1451)
    // Valid signal propagation
    assign SE_i_mul_draw_box36_im0_cma_V0 = SE_i_mul_draw_box36_im0_cma_R_v_0;
    assign SE_i_mul_draw_box36_im0_cma_V1 = SE_i_mul_draw_box36_im0_cma_R_v_1;
    assign SE_i_mul_draw_box36_im0_cma_V2 = SE_i_mul_draw_box36_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul_draw_box36_im0_cma_s_tv_0 = bubble_out_i_mul_draw_box36_im0_cma_data_reg_stall_out & SE_i_mul_draw_box36_im0_cma_R_v_0;
    assign SE_i_mul_draw_box36_im0_cma_s_tv_1 = bubble_out_i_mul_draw_box36_im8_cma_data_reg_stall_out & SE_i_mul_draw_box36_im0_cma_R_v_1;
    assign SE_i_mul_draw_box36_im0_cma_s_tv_2 = bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_out & SE_i_mul_draw_box36_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul_draw_box36_im0_cma_or0 = SE_i_mul_draw_box36_im0_cma_s_tv_0;
    assign SE_i_mul_draw_box36_im0_cma_or1 = SE_i_mul_draw_box36_im0_cma_s_tv_1 | SE_i_mul_draw_box36_im0_cma_or0;
    assign SE_i_mul_draw_box36_im0_cma_backEN = ~ (SE_i_mul_draw_box36_im0_cma_s_tv_2 | SE_i_mul_draw_box36_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul_draw_box36_im0_cma_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_draw_box35_V0 & SE_i_mul_draw_box36_im0_cma_backEN;
    assign SE_i_mul_draw_box36_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_V1 & SE_i_mul_draw_box36_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul_draw_box36_im0_cma_backStall = ~ (SE_i_mul_draw_box36_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul_draw_box36_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul_draw_box36_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul_draw_box36_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul_draw_box36_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul_draw_box36_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul_draw_box36_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul_draw_box36_im0_cma_R_s_0 <= SE_i_mul_draw_box36_im0_cma_v_s_0;
            end

            if (SE_i_mul_draw_box36_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul_draw_box36_im0_cma_R_s_1 <= SE_i_mul_draw_box36_im0_cma_R_s_0;
            end

            if (SE_i_mul_draw_box36_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul_draw_box36_im0_cma_R_v_0 <= SE_i_mul_draw_box36_im0_cma_R_v_0 & SE_i_mul_draw_box36_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul_draw_box36_im0_cma_R_v_0 <= SE_i_mul_draw_box36_im0_cma_R_s_1;
            end

            if (SE_i_mul_draw_box36_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul_draw_box36_im0_cma_R_v_1 <= SE_i_mul_draw_box36_im0_cma_R_v_1 & SE_i_mul_draw_box36_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul_draw_box36_im0_cma_R_v_1 <= SE_i_mul_draw_box36_im0_cma_R_s_1;
            end

            if (SE_i_mul_draw_box36_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul_draw_box36_im0_cma_R_v_2 <= SE_i_mul_draw_box36_im0_cma_R_v_2 & SE_i_mul_draw_box36_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul_draw_box36_im0_cma_R_v_2 <= SE_i_mul_draw_box36_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul_draw_box36_ma3_cma_data_reg(STALLFIFO,2060)
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_in = SE_i_mul_draw_box36_im0_cma_V2;
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_backStall;
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_data_in = bubble_join_i_mul_draw_box36_ma3_cma_q;
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul_draw_box36_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul_draw_box36_ma3_cma_q),
        .valid_out(bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul_draw_box36_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul_draw_box36_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_mul_draw_box36_ma3_cma(BITSELECT,1027)
    assign bubble_select_i_mul_draw_box36_ma3_cma_b = $unsigned(bubble_out_i_mul_draw_box36_ma3_cma_data_reg_data_out[32:0]);

    // i_mul_draw_box36_sums_align_1(BITSHIFT,522)@187
    assign i_mul_draw_box36_sums_align_1_qint = { bubble_select_i_mul_draw_box36_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul_draw_box36_sums_align_1_q = i_mul_draw_box36_sums_align_1_qint[50:0];

    // bubble_select_i_mul_draw_box36_im0_cma(BITSELECT,1012)
    assign bubble_select_i_mul_draw_box36_im0_cma_b = $unsigned(bubble_out_i_mul_draw_box36_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul_draw_box36_im8_cma(BITSELECT,1015)
    assign bubble_select_i_mul_draw_box36_im8_cma_b = $unsigned(bubble_out_i_mul_draw_box36_im8_cma_data_reg_data_out[35:0]);

    // i_mul_draw_box36_sums_join_0(BITJOIN,521)@187
    assign i_mul_draw_box36_sums_join_0_q = {bubble_select_i_mul_draw_box36_im0_cma_b, bubble_select_i_mul_draw_box36_im8_cma_b};

    // i_mul_draw_box36_sums_result_add_0_0(ADD,524)@187
    assign i_mul_draw_box36_sums_result_add_0_0_a = {1'b0, i_mul_draw_box36_sums_join_0_q};
    assign i_mul_draw_box36_sums_result_add_0_0_b = {14'b00000000000000, i_mul_draw_box36_sums_align_1_q};
    assign i_mul_draw_box36_sums_result_add_0_0_o = $unsigned(i_mul_draw_box36_sums_result_add_0_0_a) + $unsigned(i_mul_draw_box36_sums_result_add_0_0_b);
    assign i_mul_draw_box36_sums_result_add_0_0_q = i_mul_draw_box36_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul_draw_box36_sel_x(BITSELECT,325)@187
    assign bgTrunc_i_mul_draw_box36_sel_x_in = i_mul_draw_box36_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul_draw_box36_sel_x_b = bgTrunc_i_mul_draw_box36_sel_x_in[31:0];

    // SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data(STALLENABLE,1867)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_V0 = SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_backStall = SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_and0 = bubble_out_i_mul_draw_box36_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_and1 = bubble_out_i_mul_draw_box36_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_wireValid = bubble_out_i_mul_draw_box36_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_and1;

    // SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0(STALLREG,2067)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid <= 1'b0;
            SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid <= SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backStall & (SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid | SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_i_valid);

            if (SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_data0 <= bgTrunc_i_mul_draw_box36_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_i_valid = SE_out_bubble_out_i_mul_draw_box36_ma3_cma_data_V0;
    // Stall signal propagation
    assign SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backStall = SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid | ~ (SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_V = SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid : SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_i_valid;

    assign SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_D0 = SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_r_data0 : bgTrunc_i_mul_draw_box36_sel_x_b;

    // redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0(REG,774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_q <= $unsigned(SR_SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_D0);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13(BITJOIN,882)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_q = i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_out_dest_data_out_7_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13(BITSELECT,883)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_q[31:0]);

    // bubble_join_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14(BITJOIN,941)
    assign bubble_join_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_q = i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14(BITSELECT,942)
    assign bubble_select_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_q[31:0]);

    // i_i_0105_replace_phi_draw_box15(MUX,50)@188
    assign i_i_0105_replace_phi_draw_box15_s = redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q;
    always @(i_i_0105_replace_phi_draw_box15_s or bubble_select_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_b or bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_b)
    begin
        unique case (i_i_0105_replace_phi_draw_box15_s)
            1'b0 : i_i_0105_replace_phi_draw_box15_q = bubble_select_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_b;
            1'b1 : i_i_0105_replace_phi_draw_box15_q = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_draw_box27_draw_box13_b;
            default : i_i_0105_replace_phi_draw_box15_q = 32'b0;
        endcase
    end

    // i_add_draw_box42(ADD,34)@188
    assign i_add_draw_box42_a = {1'b0, i_i_0105_replace_phi_draw_box15_q};
    assign i_add_draw_box42_b = {1'b0, redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_q};
    assign i_add_draw_box42_o = $unsigned(i_add_draw_box42_a) + $unsigned(i_add_draw_box42_b);
    assign i_add_draw_box42_q = i_add_draw_box42_o[32:0];

    // bgTrunc_i_add_draw_box42_sel_x(BITSELECT,319)@188
    assign bgTrunc_i_add_draw_box42_sel_x_b = i_add_draw_box42_q[31:0];

    // SE_i_add_draw_box42(STALLENABLE,1141)
    // Valid signal propagation
    assign SE_i_add_draw_box42_V0 = SE_i_add_draw_box42_wireValid;
    // Backward Stall generation
    assign SE_i_add_draw_box42_backStall = SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backStall | ~ (SE_i_add_draw_box42_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add_draw_box42_and0 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_V1;
    assign SE_i_add_draw_box42_wireValid = SE_redist12_bgTrunc_i_mul_draw_box36_sel_x_b_1_0_V0 & SE_i_add_draw_box42_and0;

    // SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0(STALLREG,2068)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid <= 1'b0;
            SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid <= SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backStall & (SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid | SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_i_valid);

            if (SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_data0 <= bgTrunc_i_add_draw_box42_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_i_valid = SE_i_add_draw_box42_V0;
    // Stall signal propagation
    assign SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backStall = SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid | ~ (SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V = SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid : SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_i_valid;

    assign SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_D0 = SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_r_data0 : bgTrunc_i_add_draw_box42_sel_x_b;

    // redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0(REG,777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q <= $unsigned(SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_D0);
        end
    end

    // redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo(STALLFIFO,778)
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_in = SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V0;
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_in = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_backStall;
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_data_in = redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q;
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_in_bitsignaltemp = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_in[0];
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_in_bitsignaltemp = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_in[0];
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_out[0] = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    assign redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_out[0] = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo (
        .valid_in(redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_in_bitsignaltemp),
        .data_in(redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q),
        .valid_out(redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo(BITJOIN,1053)
    assign bubble_join_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_q = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_data_out;

    // bubble_select_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo(BITSELECT,1054)
    assign bubble_select_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_b = $unsigned(bubble_join_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_q[31:0]);

    // i_add79_draw_box96(ADD,32)@250
    assign i_add79_draw_box96_a = {1'b0, bubble_select_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_b};
    assign i_add79_draw_box96_b = {1'b0, i_mul78_draw_box41_vt_join_q};
    assign i_add79_draw_box96_o = $unsigned(i_add79_draw_box96_a) + $unsigned(i_add79_draw_box96_b);
    assign i_add79_draw_box96_q = i_add79_draw_box96_o[32:0];

    // bgTrunc_i_add79_draw_box96_sel_x(BITSELECT,317)@250
    assign bgTrunc_i_add79_draw_box96_sel_x_b = i_add79_draw_box96_q[31:0];

    // redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo(STALLFIFO,780)
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_in = SE_i_add79_draw_box96_V0;
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_in = SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall;
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_data_in = bgTrunc_i_add79_draw_box96_sel_x_b;
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_in[0];
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_in[0];
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_out[0] = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_out[0] = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo (
        .valid_in(redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(bgTrunc_i_add79_draw_box96_sel_x_b),
        .valid_out(redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo(STALLENABLE,1500)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg0 <= '0;
            SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg0 <= SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_toReg0;
            // Successor 1
            SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg1 <= SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed0 = (~ (SE_i_add57_draw_box70_backStall) & SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid) | SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg0;
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed1 = (~ (SE_i_add79_draw_box96_backStall) & SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid) | SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_StallValid = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_backStall & SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid;
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_toReg0 = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_StallValid & SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_toReg1 = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_StallValid & SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_or0 = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireStall = ~ (SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_consumed1 & SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_or0);
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_backStall = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_V0 = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg0);
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_V1 = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_wireValid = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_valid_out;

    // SE_i_add79_draw_box96(STALLENABLE,1139)
    // Valid signal propagation
    assign SE_i_add79_draw_box96_V0 = SE_i_add79_draw_box96_wireValid;
    // Backward Stall generation
    assign SE_i_add79_draw_box96_backStall = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_stall_out | ~ (SE_i_add79_draw_box96_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add79_draw_box96_and0 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V0;
    assign SE_i_add79_draw_box96_wireValid = SE_out_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_V1 & SE_i_add79_draw_box96_and0;

    // SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0(STALLENABLE,1531)
    // Valid signal propagation
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V0 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0;
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V1 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1;
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V2 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2;
    // Stall signal propagation
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_0 = SE_i_add79_draw_box96_backStall & SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0;
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_1 = SE_i_add90_draw_box107_backStall & SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1;
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_2 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall & SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2;
    // Backward Enable generation
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_or0 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_0;
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_or1 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_1 | SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_or0;
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN = ~ (SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_2 | SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_v_s_0 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN & SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V;
    // Backward Stall generation
    assign SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backStall = ~ (SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0 <= 1'b0;
            SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1 <= 1'b0;
            SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN == 1'b0)
            begin
                SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0 <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0 & SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_0 <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_v_s_0;
            end

            if (SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN == 1'b0)
            begin
                SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1 <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1 & SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_1 <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_v_s_0;
            end

            if (SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN == 1'b0)
            begin
                SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2 <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2 & SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_s_tv_2;
            end
            else
            begin
                SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_R_v_2 <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_v_s_0;
            end

        end
    end

    // bubble_select_i_mul78_draw_box41_ma3_cma(BITSELECT,1024)
    assign bubble_select_i_mul78_draw_box41_ma3_cma_b = $unsigned(bubble_out_i_mul78_draw_box41_ma3_cma_data_reg_data_out[32:0]);

    // i_mul78_draw_box41_sums_align_1(BITSHIFT,507)@249
    assign i_mul78_draw_box41_sums_align_1_qint = { bubble_select_i_mul78_draw_box41_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul78_draw_box41_sums_align_1_q = i_mul78_draw_box41_sums_align_1_qint[50:0];

    // bubble_select_i_mul78_draw_box41_im0_cma(BITSELECT,1006)
    assign bubble_select_i_mul78_draw_box41_im0_cma_b = $unsigned(bubble_out_i_mul78_draw_box41_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul78_draw_box41_im8_cma(BITSELECT,1009)
    assign bubble_select_i_mul78_draw_box41_im8_cma_b = $unsigned(bubble_out_i_mul78_draw_box41_im8_cma_data_reg_data_out[35:0]);

    // i_mul78_draw_box41_sums_join_0(BITJOIN,506)@249
    assign i_mul78_draw_box41_sums_join_0_q = {bubble_select_i_mul78_draw_box41_im0_cma_b, bubble_select_i_mul78_draw_box41_im8_cma_b};

    // i_mul78_draw_box41_sums_result_add_0_0(ADD,509)@249
    assign i_mul78_draw_box41_sums_result_add_0_0_a = {1'b0, i_mul78_draw_box41_sums_join_0_q};
    assign i_mul78_draw_box41_sums_result_add_0_0_b = {14'b00000000000000, i_mul78_draw_box41_sums_align_1_q};
    assign i_mul78_draw_box41_sums_result_add_0_0_o = $unsigned(i_mul78_draw_box41_sums_result_add_0_0_a) + $unsigned(i_mul78_draw_box41_sums_result_add_0_0_b);
    assign i_mul78_draw_box41_sums_result_add_0_0_q = i_mul78_draw_box41_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul78_draw_box41_sel_x(BITSELECT,324)@249
    assign bgTrunc_i_mul78_draw_box41_sel_x_in = i_mul78_draw_box41_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul78_draw_box41_sel_x_b = bgTrunc_i_mul78_draw_box41_sel_x_in[31:0];

    // i_mul78_draw_box41_vt_select_31(BITSELECT,131)@249
    assign i_mul78_draw_box41_vt_select_31_b = bgTrunc_i_mul78_draw_box41_sel_x_b[31:1];

    // SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0(STALLREG,2062)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid <= 1'b0;
            SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_data0 <= 31'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid <= SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backStall & (SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid | SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_i_valid);

            if (SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_data0 <= i_mul78_draw_box41_vt_select_31_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_i_valid = SE_out_bubble_out_i_mul78_draw_box41_ma3_cma_data_V0;
    // Stall signal propagation
    assign SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backStall = SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid | ~ (SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V = SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid == 1'b1 ? SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid : SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_i_valid;

    assign SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_D0 = SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_valid == 1'b1 ? SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_r_data0 : i_mul78_draw_box41_vt_select_31_b;

    // redist32_i_mul78_draw_box41_vt_select_31_b_1_0(REG,797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_mul78_draw_box41_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist32_i_mul78_draw_box41_vt_select_31_b_1_0_q <= $unsigned(SR_SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_D0);
        end
    end

    // i_mul78_draw_box41_vt_join(BITJOIN,130)@250
    assign i_mul78_draw_box41_vt_join_q = {redist32_i_mul78_draw_box41_vt_select_31_b_1_0_q, GND_q};

    // bubble_join_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo(BITJOIN,1068)
    assign bubble_join_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_q = redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_data_out;

    // bubble_select_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo(BITSELECT,1069)
    assign bubble_select_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_b = $unsigned(bubble_join_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_q[31:0]);

    // i_add90_draw_box107(ADD,33)@250
    assign i_add90_draw_box107_a = {1'b0, bubble_select_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_b};
    assign i_add90_draw_box107_b = {1'b0, i_mul78_draw_box41_vt_join_q};
    assign i_add90_draw_box107_o = $unsigned(i_add90_draw_box107_a) + $unsigned(i_add90_draw_box107_b);
    assign i_add90_draw_box107_q = i_add90_draw_box107_o[32:0];

    // bgTrunc_i_add90_draw_box107_sel_x(BITSELECT,318)@250
    assign bgTrunc_i_add90_draw_box107_sel_x_b = i_add90_draw_box107_q[31:0];

    // SE_i_add90_draw_box107(STALLENABLE,1140)
    // Valid signal propagation
    assign SE_i_add90_draw_box107_V0 = SE_i_add90_draw_box107_wireValid;
    // Backward Stall generation
    assign SE_i_add90_draw_box107_backStall = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_out | ~ (SE_i_add90_draw_box107_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add90_draw_box107_and0 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V1;
    assign SE_i_add90_draw_box107_wireValid = SE_out_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_V1 & SE_i_add90_draw_box107_and0;

    // redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo(STALLFIFO,779)
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_in = SE_i_add90_draw_box107_V0;
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_in = SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall;
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_data_in = bgTrunc_i_add90_draw_box107_sel_x_b;
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_in[0];
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_in[0];
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_out[0] = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_out[0] = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo (
        .valid_in(redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(bgTrunc_i_add90_draw_box107_sel_x_b),
        .valid_out(redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo(STALLENABLE,1502)
    // Valid signal propagation
    assign SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_V0 = SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_out | ~ (SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_wireValid = SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_V;

    // SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo(STALLREG,2066)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid <= 1'b0;
            SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid <= SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall & (SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid | SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_i_valid);

            if (SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_data0 <= i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_and0 = redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_valid_out;
    assign SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_i_valid = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V2 & SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall = SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid | ~ (SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_V = SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid : SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_i_valid;

    assign SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_D0 = SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_r_data0 : i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b;

    // bubble_join_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo(BITJOIN,1059)
    assign bubble_join_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_q = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_data_out;

    // bubble_select_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo(BITSELECT,1060)
    assign bubble_select_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_q[31:0]);

    // i_idxprom80_draw_box97_sel_x(BITSELECT,424)@282
    assign i_idxprom80_draw_box97_sel_x_b = $unsigned({{32{bubble_select_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_b[31]}}, bubble_select_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_b[31:0]});

    // i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select(BITSELECT,702)@282
    assign i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_b = i_idxprom80_draw_box97_sel_x_b[63:54];
    assign i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_c = i_idxprom80_draw_box97_sel_x_b[53:36];
    assign i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_d = i_idxprom80_draw_box97_sel_x_b[35:18];
    assign i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_e = i_idxprom80_draw_box97_sel_x_b[17:0];

    // i_arrayidx81_draw_box0_mult_x_im0_shift0(BITSHIFT,669)@282
    assign i_arrayidx81_draw_box0_mult_x_im0_shift0_qint = { i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx81_draw_box0_mult_x_im0_shift0_q = i_arrayidx81_draw_box0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx81_draw_box0_mult_x_sums_align_3(BITSHIFT,594)@282
    assign i_arrayidx81_draw_box0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx81_draw_box0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx81_draw_box0_mult_x_sums_align_3_q = i_arrayidx81_draw_box0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx81_draw_box0_mult_x_im6_shift0(BITSHIFT,671)@282
    assign i_arrayidx81_draw_box0_mult_x_im6_shift0_qint = { i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx81_draw_box0_mult_x_im6_shift0_q = i_arrayidx81_draw_box0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx81_draw_box0_mult_x_sums_align_2(BITSHIFT,593)@282
    assign i_arrayidx81_draw_box0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx81_draw_box0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx81_draw_box0_mult_x_sums_align_2_q = i_arrayidx81_draw_box0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx81_draw_box0_mult_x_sums_join_4(BITJOIN,595)@282
    assign i_arrayidx81_draw_box0_mult_x_sums_join_4_q = {i_arrayidx81_draw_box0_mult_x_sums_align_3_q, i_arrayidx81_draw_box0_mult_x_sums_align_2_q};

    // i_arrayidx81_draw_box0_mult_x_im3_shift0(BITSHIFT,670)@282
    assign i_arrayidx81_draw_box0_mult_x_im3_shift0_qint = { i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx81_draw_box0_mult_x_im3_shift0_q = i_arrayidx81_draw_box0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx81_draw_box0_mult_x_sums_align_0(BITSHIFT,591)@282
    assign i_arrayidx81_draw_box0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx81_draw_box0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx81_draw_box0_mult_x_sums_align_0_q = i_arrayidx81_draw_box0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx81_draw_box0_mult_x_im9_shift0(BITSHIFT,672)@282
    assign i_arrayidx81_draw_box0_mult_x_im9_shift0_qint = { i_arrayidx81_draw_box0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx81_draw_box0_mult_x_im9_shift0_q = i_arrayidx81_draw_box0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx81_draw_box0_mult_x_sums_join_1(BITJOIN,592)@282
    assign i_arrayidx81_draw_box0_mult_x_sums_join_1_q = {i_arrayidx81_draw_box0_mult_x_sums_align_0_q, {1'b0, i_arrayidx81_draw_box0_mult_x_im9_shift0_q}};

    // i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0(ADD,596)@282
    assign i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx81_draw_box0_mult_x_sums_join_1_q};
    assign i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx81_draw_box0_mult_x_sums_join_4_q};
    assign i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_q = i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx81_draw_box0_mult_extender_x(BITJOIN,392)@282
    assign i_arrayidx81_draw_box0_mult_extender_x_q = {i_arrayidx48_draw_box0_mult_multconst_x_q, i_arrayidx81_draw_box0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx81_draw_box0_trunc_sel_x(BITSELECT,394)@282
    assign i_arrayidx81_draw_box0_trunc_sel_x_b = i_arrayidx81_draw_box0_mult_extender_x_q[63:0];

    // i_arrayidx81_draw_box0_add_x(ADD,386)@282
    assign i_arrayidx81_draw_box0_add_x_a = {1'b0, bubble_select_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_b};
    assign i_arrayidx81_draw_box0_add_x_b = {1'b0, i_arrayidx81_draw_box0_trunc_sel_x_b};
    assign i_arrayidx81_draw_box0_add_x_o = $unsigned(i_arrayidx81_draw_box0_add_x_a) + $unsigned(i_arrayidx81_draw_box0_add_x_b);
    assign i_arrayidx81_draw_box0_add_x_q = i_arrayidx81_draw_box0_add_x_o[64:0];

    // i_arrayidx81_draw_box0_dupName_0_trunc_sel_x(BITSELECT,395)@282
    assign i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b = i_arrayidx81_draw_box0_add_x_q[63:0];

    // SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo(STALLENABLE,1504)
    // Valid signal propagation
    assign SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_V0 = SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_out | ~ (SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_wireValid = SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_V;

    // SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo(STALLREG,2069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid <= 1'b0;
            SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid <= SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall & (SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid | SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_i_valid);

            if (SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_data0 <= i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_and0 = redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_valid_out;
    assign SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_i_valid = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V1 & SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall = SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid | ~ (SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_V = SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid : SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_i_valid;

    assign SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_D0 = SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_r_data0 : i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b;

    // SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo(STALLENABLE,1477)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg0 <= '0;
            SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg1 <= '0;
            SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg0 <= SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg0;
            // Successor 1
            SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg1 <= SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg1;
            // Successor 2
            SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg2 <= SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed0 = (~ (SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall) & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid) | SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg0;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed1 = (~ (SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_backStall) & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid) | SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg1;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed2 = (~ (SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_backStall) & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid) | SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg2;
    // Consuming
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_StallValid = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_backStall & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg0 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_StallValid & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed0;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg1 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_StallValid & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed1;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_toReg2 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_StallValid & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_or0 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed0;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_or1 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed1 & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_or0;
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireStall = ~ (SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_consumed2 & SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_or1);
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_backStall = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V0 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid & ~ (SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg0);
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V1 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid & ~ (SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg1);
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V2 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid & ~ (SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_wireValid = redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_valid_out;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19(STALLENABLE,1801)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_backStall = i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91(BLACKBOX,67)@282
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_f32_g11267_0 thei_llvm_fpga_ffwd_dest_f32_g11267_draw_box91 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0(REG,775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_q <= $unsigned(SR_SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_D0);
        end
    end

    // i_add68_draw_box84(ADD,31)@250
    assign i_add68_draw_box84_a = {1'b0, bubble_select_redist22_bgTrunc_i_add41_draw_box58_sel_x_b_62_fifo_b};
    assign i_add68_draw_box84_b = {1'b0, redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_q};
    assign i_add68_draw_box84_o = $unsigned(i_add68_draw_box84_a) + $unsigned(i_add68_draw_box84_b);
    assign i_add68_draw_box84_q = i_add68_draw_box84_o[32:0];

    // bgTrunc_i_add68_draw_box84_sel_x(BITSELECT,316)@250
    assign bgTrunc_i_add68_draw_box84_sel_x_b = i_add68_draw_box84_q[31:0];

    // redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo(STALLFIFO,781)
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_in = SE_i_add68_draw_box84_V0;
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_in = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall;
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_data_in = bgTrunc_i_add68_draw_box84_sel_x_b;
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_in[0];
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_in[0];
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_out[0] = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_out[0] = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo (
        .valid_in(redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(bgTrunc_i_add68_draw_box84_sel_x_b),
        .valid_out(redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_draw_box_12_draw_box87(LOGICAL,142)@189
    assign i_reduction_draw_box_12_draw_box87_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_b;

    // i_reduction_draw_box_13_draw_box88(LOGICAL,143)@189
    assign i_reduction_draw_box_13_draw_box88_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_b | i_reduction_draw_box_12_draw_box87_q;

    // i_reduction_draw_box_14_draw_box89(LOGICAL,144)@189 + 1
    assign i_reduction_draw_box_14_draw_box89_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b | i_reduction_draw_box_13_draw_box88_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_draw_box_14_draw_box89_delay ( .xin(i_reduction_draw_box_14_draw_box89_qi), .xout(i_reduction_draw_box_14_draw_box89_q), .ena(SE_i_reduction_draw_box_14_draw_box89_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_draw_box_13_draw_box88(STALLENABLE,1284)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_13_draw_box88_V0 = SE_i_reduction_draw_box_13_draw_box88_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_13_draw_box88_backStall = SE_i_reduction_draw_box_14_draw_box89_backStall | ~ (SE_i_reduction_draw_box_13_draw_box88_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_13_draw_box88_and0 = SE_i_reduction_draw_box_12_draw_box87_V0;
    assign SE_i_reduction_draw_box_13_draw_box88_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V0 & SE_i_reduction_draw_box_13_draw_box88_and0;

    // SE_i_reduction_draw_box_14_draw_box89(STALLENABLE,1285)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_14_draw_box89_V0 = SE_i_reduction_draw_box_14_draw_box89_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_draw_box_14_draw_box89_s_tv_0 = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_out & SE_i_reduction_draw_box_14_draw_box89_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_draw_box_14_draw_box89_backEN = ~ (SE_i_reduction_draw_box_14_draw_box89_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_draw_box_14_draw_box89_and0 = SE_i_reduction_draw_box_13_draw_box88_V0 & SE_i_reduction_draw_box_14_draw_box89_backEN;
    assign SE_i_reduction_draw_box_14_draw_box89_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V1 & SE_i_reduction_draw_box_14_draw_box89_and0;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_14_draw_box89_backStall = ~ (SE_i_reduction_draw_box_14_draw_box89_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_14_draw_box89_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_draw_box_14_draw_box89_backEN == 1'b0)
            begin
                SE_i_reduction_draw_box_14_draw_box89_R_v_0 <= SE_i_reduction_draw_box_14_draw_box89_R_v_0 & SE_i_reduction_draw_box_14_draw_box89_s_tv_0;
            end
            else
            begin
                SE_i_reduction_draw_box_14_draw_box89_R_v_0 <= SE_i_reduction_draw_box_14_draw_box89_v_s_0;
            end

        end
    end

    // redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo(STALLFIFO,795)
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_in = SE_i_reduction_draw_box_14_draw_box89_V0;
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_in = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall;
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_data_in = i_reduction_draw_box_14_draw_box89_q;
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_in_bitsignaltemp = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_in[0];
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_in_bitsignaltemp = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_in[0];
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_out[0] = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_out_bitsignaltemp;
    assign redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_out[0] = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(93),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist30_i_reduction_draw_box_14_draw_box89_q_93_fifo (
        .valid_in(redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_draw_box_14_draw_box89_q),
        .valid_out(redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20(STALLENABLE,1803)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_backStall = i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92(BLACKBOX,73)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110480_0 thei_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92(BITJOIN,848)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_q = i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92(BITSELECT,849)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_q[0:0]);

    // SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo(STALLENABLE,1561)
    // Valid signal propagation
    assign SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_V0 = SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_backStall = SE_i_first_cleanup114_xor123_or_draw_box93_backStall | ~ (SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_wireValid = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92(STALLENABLE,1173)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_backStall = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_valid_out;

    // redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo(STALLFIFO,817)
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_V0;
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_in = SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_backStall;
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_b;
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_in[0];
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_in[0];
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_out[0] = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    assign redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_out[0] = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo (
        .valid_in(redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_b),
        .valid_out(redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo(BITJOIN,1119)
    assign bubble_join_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_q = redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_data_out;

    // bubble_select_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo(BITSELECT,1120)
    assign bubble_select_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_b = $unsigned(bubble_join_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_q[0:0]);

    // i_first_cleanup114_xor123_or_draw_box93(LOGICAL,44)@250 + 1
    assign i_first_cleanup114_xor123_or_draw_box93_qi = bubble_select_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_b | bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_first_cleanup114_xor123_or_draw_box93_delay ( .xin(i_first_cleanup114_xor123_or_draw_box93_qi), .xout(i_first_cleanup114_xor123_or_draw_box93_q), .ena(SE_i_first_cleanup114_xor123_or_draw_box93_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo(STALLFIFO,822)
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_in = SE_i_first_cleanup114_xor123_or_draw_box93_V0;
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_in = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall;
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_data_in = i_first_cleanup114_xor123_or_draw_box93_q;
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_in_bitsignaltemp = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_in[0];
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_in_bitsignaltemp = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_in[0];
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_out[0] = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_out_bitsignaltemp;
    assign redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_out[0] = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo (
        .valid_in(redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup114_xor123_or_draw_box93_q),
        .valid_out(redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo(STALLENABLE,1571)
    // Valid signal propagation
    assign SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_V0 = SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall = i_llvm_fpga_mem_memdep_10_draw_box94_out_o_stall | ~ (SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_wireValid = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_V;

    // SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo(STALLREG,2072)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid <= 1'b0;
            SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data2 <= 1'bx;
            SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data3 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid <= SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall & (SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid | SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_i_valid);

            if (SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data0 <= i_arrayidx70_draw_box0_dupName_0_trunc_sel_x_b;
                SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data1 <= i_reduction_draw_box_15_draw_box90_q;
                SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data2 <= $unsigned(bubble_select_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_b);
                SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data3 <= $unsigned(bubble_select_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and0 = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_valid_out;
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and1 = redist30_i_reduction_draw_box_14_draw_box89_q_93_fifo_valid_out & SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and0;
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and2 = redist19_bgTrunc_i_add68_draw_box84_sel_x_b_32_fifo_valid_out & SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and1;
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and3 = i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_out_valid_out & SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and2;
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and4 = SE_out_redist4_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo_V0 & SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and3;
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_i_valid = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_V1 & SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_and4;
    // Stall signal propagation
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid | ~ (SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_V = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid : SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D0 = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data0 : i_arrayidx70_draw_box0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D1 = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data1 : i_reduction_draw_box_15_draw_box90_q;
    // Data2
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D2 = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data2 : bubble_select_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_b;
    // Data3
    assign SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D3 = SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_valid == 1'b1 ? SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_r_data3 : bubble_select_i_llvm_fpga_ffwd_dest_f32_g11267_draw_box91_b;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17(STALLENABLE,1797)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_backStall = i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79(BLACKBOX,68)@251
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_f32_g11268_0 thei_llvm_fpga_ffwd_dest_f32_g11268_draw_box79 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79(BITJOIN,833)
    assign bubble_join_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_q = i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79(BITSELECT,834)
    assign bubble_select_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_q[31:0]);

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18(STALLENABLE,1799)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_backStall = i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80(BLACKBOX,74)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110481_0 thei_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80(BITJOIN,851)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_q = i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80(BITSELECT,852)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_q[0:0]);

    // SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo(STALLENABLE,1559)
    // Valid signal propagation
    assign SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_V0 = SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_backStall = SE_i_first_cleanup114_xor122_or_draw_box81_backStall | ~ (SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_wireValid = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80(STALLENABLE,1175)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_backStall = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_valid_out;

    // redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo(STALLFIFO,816)
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_V0;
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_in = SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_backStall;
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_b;
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_in[0];
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_in[0];
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_out[0] = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    assign redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_out[0] = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo (
        .valid_in(redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_b),
        .valid_out(redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo(BITJOIN,1116)
    assign bubble_join_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_q = redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_data_out;

    // bubble_select_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo(BITSELECT,1117)
    assign bubble_select_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_b = $unsigned(bubble_join_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_q[0:0]);

    // i_first_cleanup114_xor122_or_draw_box81(LOGICAL,43)@250 + 1
    assign i_first_cleanup114_xor122_or_draw_box81_qi = bubble_select_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_b | bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_first_cleanup114_xor122_or_draw_box81_delay ( .xin(i_first_cleanup114_xor122_or_draw_box81_qi), .xout(i_first_cleanup114_xor122_or_draw_box81_q), .ena(SE_i_first_cleanup114_xor122_or_draw_box81_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo(BITJOIN,1089)
    assign bubble_join_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_q = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_data_out;

    // bubble_select_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo(BITSELECT,1090)
    assign bubble_select_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_b = $unsigned(bubble_join_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_q[0:0]);

    // i_reduction_draw_box_11_draw_box78(LOGICAL,141)@251
    assign i_reduction_draw_box_11_draw_box78_q = bubble_select_i_llvm_fpga_mem_memdep_1_draw_box68_b | bubble_select_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_b;

    // i_add57_draw_box70(ADD,30)@250
    assign i_add57_draw_box70_a = {1'b0, bubble_select_redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_b};
    assign i_add57_draw_box70_b = {1'b0, redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_q};
    assign i_add57_draw_box70_o = $unsigned(i_add57_draw_box70_a) + $unsigned(i_add57_draw_box70_b);
    assign i_add57_draw_box70_q = i_add57_draw_box70_o[32:0];

    // bgTrunc_i_add57_draw_box70_sel_x(BITSELECT,315)@250
    assign bgTrunc_i_add57_draw_box70_sel_x_b = i_add57_draw_box70_q[31:0];

    // redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0(REG,782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_add57_draw_box70_sel_x_b);
        end
    end

    // i_idxprom58_draw_box71_sel_x(BITSELECT,422)@251
    assign i_idxprom58_draw_box71_sel_x_b = $unsigned({{32{redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_q[31]}}, redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_q[31:0]});

    // i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select(BITSELECT,700)@251
    assign i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_b = i_idxprom58_draw_box71_sel_x_b[63:54];
    assign i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_c = i_idxprom58_draw_box71_sel_x_b[53:36];
    assign i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_d = i_idxprom58_draw_box71_sel_x_b[35:18];
    assign i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_e = i_idxprom58_draw_box71_sel_x_b[17:0];

    // i_arrayidx59_draw_box0_mult_x_im0_shift0(BITSHIFT,661)@251
    assign i_arrayidx59_draw_box0_mult_x_im0_shift0_qint = { i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx59_draw_box0_mult_x_im0_shift0_q = i_arrayidx59_draw_box0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx59_draw_box0_mult_x_sums_align_3(BITSHIFT,558)@251
    assign i_arrayidx59_draw_box0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx59_draw_box0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx59_draw_box0_mult_x_sums_align_3_q = i_arrayidx59_draw_box0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx59_draw_box0_mult_x_im6_shift0(BITSHIFT,663)@251
    assign i_arrayidx59_draw_box0_mult_x_im6_shift0_qint = { i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx59_draw_box0_mult_x_im6_shift0_q = i_arrayidx59_draw_box0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx59_draw_box0_mult_x_sums_align_2(BITSHIFT,557)@251
    assign i_arrayidx59_draw_box0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx59_draw_box0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx59_draw_box0_mult_x_sums_align_2_q = i_arrayidx59_draw_box0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx59_draw_box0_mult_x_sums_join_4(BITJOIN,559)@251
    assign i_arrayidx59_draw_box0_mult_x_sums_join_4_q = {i_arrayidx59_draw_box0_mult_x_sums_align_3_q, i_arrayidx59_draw_box0_mult_x_sums_align_2_q};

    // i_arrayidx59_draw_box0_mult_x_im3_shift0(BITSHIFT,662)@251
    assign i_arrayidx59_draw_box0_mult_x_im3_shift0_qint = { i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx59_draw_box0_mult_x_im3_shift0_q = i_arrayidx59_draw_box0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx59_draw_box0_mult_x_sums_align_0(BITSHIFT,555)@251
    assign i_arrayidx59_draw_box0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx59_draw_box0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx59_draw_box0_mult_x_sums_align_0_q = i_arrayidx59_draw_box0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx59_draw_box0_mult_x_im9_shift0(BITSHIFT,664)@251
    assign i_arrayidx59_draw_box0_mult_x_im9_shift0_qint = { i_arrayidx59_draw_box0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx59_draw_box0_mult_x_im9_shift0_q = i_arrayidx59_draw_box0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx59_draw_box0_mult_x_sums_join_1(BITJOIN,556)@251
    assign i_arrayidx59_draw_box0_mult_x_sums_join_1_q = {i_arrayidx59_draw_box0_mult_x_sums_align_0_q, {1'b0, i_arrayidx59_draw_box0_mult_x_im9_shift0_q}};

    // i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0(ADD,560)@251
    assign i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx59_draw_box0_mult_x_sums_join_1_q};
    assign i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx59_draw_box0_mult_x_sums_join_4_q};
    assign i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_q = i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx59_draw_box0_mult_extender_x(BITJOIN,372)@251
    assign i_arrayidx59_draw_box0_mult_extender_x_q = {i_arrayidx48_draw_box0_mult_multconst_x_q, i_arrayidx59_draw_box0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx59_draw_box0_trunc_sel_x(BITSELECT,374)@251
    assign i_arrayidx59_draw_box0_trunc_sel_x_b = i_arrayidx59_draw_box0_mult_extender_x_q[63:0];

    // i_arrayidx59_draw_box0_add_x(ADD,366)@251
    assign i_arrayidx59_draw_box0_add_x_a = {1'b0, redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_q};
    assign i_arrayidx59_draw_box0_add_x_b = {1'b0, i_arrayidx59_draw_box0_trunc_sel_x_b};
    assign i_arrayidx59_draw_box0_add_x_o = $unsigned(i_arrayidx59_draw_box0_add_x_a) + $unsigned(i_arrayidx59_draw_box0_add_x_b);
    assign i_arrayidx59_draw_box0_add_x_q = i_arrayidx59_draw_box0_add_x_o[64:0];

    // i_arrayidx59_draw_box0_dupName_0_trunc_sel_x(BITSELECT,375)@251
    assign i_arrayidx59_draw_box0_dupName_0_trunc_sel_x_b = i_arrayidx59_draw_box0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_5_draw_box82(BLACKBOX,97)@251
    // in in_i_stall@20000000
    // out out_lsu_memdep_5_o_active@20000000
    // out out_memdep_5_draw_box_avm_address@20000000
    // out out_memdep_5_draw_box_avm_burstcount@20000000
    // out out_memdep_5_draw_box_avm_byteenable@20000000
    // out out_memdep_5_draw_box_avm_enable@20000000
    // out out_memdep_5_draw_box_avm_read@20000000
    // out out_memdep_5_draw_box_avm_write@20000000
    // out out_memdep_5_draw_box_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@282
    // out out_o_writeack@282
    draw_box_i_llvm_fpga_mem_memdep_5_0 thei_llvm_fpga_mem_memdep_5_draw_box82 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx59_draw_box0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_draw_box_11_draw_box78_q),
        .in_i_predicate(i_first_cleanup114_xor122_or_draw_box81_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_backStall),
        .in_i_valid(SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_b),
        .in_memdep_5_draw_box_avm_readdata(in_memdep_5_draw_box_avm_readdata),
        .in_memdep_5_draw_box_avm_readdatavalid(in_memdep_5_draw_box_avm_readdatavalid),
        .in_memdep_5_draw_box_avm_waitrequest(in_memdep_5_draw_box_avm_waitrequest),
        .in_memdep_5_draw_box_avm_writeack(in_memdep_5_draw_box_avm_writeack),
        .out_lsu_memdep_5_o_active(i_llvm_fpga_mem_memdep_5_draw_box82_out_lsu_memdep_5_o_active),
        .out_memdep_5_draw_box_avm_address(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_address),
        .out_memdep_5_draw_box_avm_burstcount(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_burstcount),
        .out_memdep_5_draw_box_avm_byteenable(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_byteenable),
        .out_memdep_5_draw_box_avm_enable(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_enable),
        .out_memdep_5_draw_box_avm_read(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_read),
        .out_memdep_5_draw_box_avm_write(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_write),
        .out_memdep_5_draw_box_avm_writedata(i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_5_draw_box82_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_5_draw_box82_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_5_draw_box82_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_5_draw_box82(STALLENABLE,1221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall) & SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid) | SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed1 = (~ (SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid) | SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_StallValid = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_backStall & SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_toReg0 = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_StallValid & SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_toReg1 = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_StallValid & SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_or0 = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_consumed1 & SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_backStall = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_V0 = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_V1 = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_wireValid = i_llvm_fpga_mem_memdep_5_draw_box82_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83(STALLENABLE,1256)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall = i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_and0 = SE_out_i_llvm_fpga_mem_memdep_5_draw_box82_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_wireValid = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83(STALLENABLE,1257)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_wireValid = i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_5_draw_box82(BITJOIN,913)
    assign bubble_join_i_llvm_fpga_mem_memdep_5_draw_box82_q = i_llvm_fpga_mem_memdep_5_draw_box82_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_5_draw_box82(BITSELECT,914)
    assign bubble_select_i_llvm_fpga_mem_memdep_5_draw_box82_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_5_draw_box82_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83(BLACKBOX,115)@282
    // in in_stall_in@20000000
    // out out_data_out@283
    // out out_feedback_out_12@20000000
    // out out_feedback_valid_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@283
    draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_0 thei_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_5_draw_box82_b),
        .in_feedback_stall_in_12(i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_feedback_stall_out_12),
        .in_keep_going109(bubble_select_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_V0),
        .out_data_out(),
        .out_feedback_out_12(i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_feedback_out_12),
        .out_feedback_valid_out_12(i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_feedback_valid_out_12),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46(BLACKBOX,104)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_stall_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_0 thei_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46 (
        .in_data_in(GND_q),
        .in_dir(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .in_feedback_in_12(i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_feedback_out_12),
        .in_feedback_valid_in_12(i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_out_feedback_valid_out_12),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_backStall),
        .in_valid_in(SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_feedback_stall_out_12),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46(BITJOIN,935)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_q = i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46(BITSELECT,936)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45(BITJOIN,932)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_q = i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45(BITSELECT,933)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_q[0:0]);

    // i_reduction_draw_box_0_draw_box47(LOGICAL,139)@189
    assign i_reduction_draw_box_0_draw_box47_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_b;

    // i_reduction_draw_box_1_draw_box49(LOGICAL,149)@189
    assign i_reduction_draw_box_1_draw_box49_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_b | i_reduction_draw_box_0_draw_box47_q;

    // i_reduction_draw_box_2_draw_box51(LOGICAL,152)@189
    assign i_reduction_draw_box_2_draw_box51_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_b | i_reduction_draw_box_1_draw_box49_q;

    // i_reduction_draw_box_3_draw_box53(LOGICAL,153)@189
    assign i_reduction_draw_box_3_draw_box53_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b | i_reduction_draw_box_2_draw_box51_q;

    // i_idxprom_draw_box43_sel_x(BITSELECT,426)@189
    assign i_idxprom_draw_box43_sel_x_b = $unsigned({{32{redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q[31]}}, redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_q[31:0]});

    // i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select(BITSELECT,704)@189
    assign i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_b = i_idxprom_draw_box43_sel_x_b[63:54];
    assign i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_c = i_idxprom_draw_box43_sel_x_b[53:36];
    assign i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_d = i_idxprom_draw_box43_sel_x_b[35:18];
    assign i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_e = i_idxprom_draw_box43_sel_x_b[17:0];

    // i_arrayidx_draw_box0_mult_x_im0_shift0(BITSHIFT,677)@189
    assign i_arrayidx_draw_box0_mult_x_im0_shift0_qint = { i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx_draw_box0_mult_x_im0_shift0_q = i_arrayidx_draw_box0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx_draw_box0_mult_x_sums_align_3(BITSHIFT,630)@189
    assign i_arrayidx_draw_box0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx_draw_box0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx_draw_box0_mult_x_sums_align_3_q = i_arrayidx_draw_box0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx_draw_box0_mult_x_im6_shift0(BITSHIFT,679)@189
    assign i_arrayidx_draw_box0_mult_x_im6_shift0_qint = { i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx_draw_box0_mult_x_im6_shift0_q = i_arrayidx_draw_box0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx_draw_box0_mult_x_sums_align_2(BITSHIFT,629)@189
    assign i_arrayidx_draw_box0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx_draw_box0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx_draw_box0_mult_x_sums_align_2_q = i_arrayidx_draw_box0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx_draw_box0_mult_x_sums_join_4(BITJOIN,631)@189
    assign i_arrayidx_draw_box0_mult_x_sums_join_4_q = {i_arrayidx_draw_box0_mult_x_sums_align_3_q, i_arrayidx_draw_box0_mult_x_sums_align_2_q};

    // i_arrayidx_draw_box0_mult_x_im3_shift0(BITSHIFT,678)@189
    assign i_arrayidx_draw_box0_mult_x_im3_shift0_qint = { i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx_draw_box0_mult_x_im3_shift0_q = i_arrayidx_draw_box0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx_draw_box0_mult_x_sums_align_0(BITSHIFT,627)@189
    assign i_arrayidx_draw_box0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx_draw_box0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx_draw_box0_mult_x_sums_align_0_q = i_arrayidx_draw_box0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx_draw_box0_mult_x_im9_shift0(BITSHIFT,680)@189
    assign i_arrayidx_draw_box0_mult_x_im9_shift0_qint = { i_arrayidx_draw_box0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx_draw_box0_mult_x_im9_shift0_q = i_arrayidx_draw_box0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx_draw_box0_mult_x_sums_join_1(BITJOIN,628)@189
    assign i_arrayidx_draw_box0_mult_x_sums_join_1_q = {i_arrayidx_draw_box0_mult_x_sums_align_0_q, {1'b0, i_arrayidx_draw_box0_mult_x_im9_shift0_q}};

    // i_arrayidx_draw_box0_mult_x_sums_result_add_0_0(ADD,632)@189
    assign i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx_draw_box0_mult_x_sums_join_1_q};
    assign i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx_draw_box0_mult_x_sums_join_4_q};
    assign i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_q = i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx_draw_box0_mult_extender_x(BITJOIN,412)@189
    assign i_arrayidx_draw_box0_mult_extender_x_q = {i_arrayidx48_draw_box0_mult_multconst_x_q, i_arrayidx_draw_box0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx_draw_box0_trunc_sel_x(BITSELECT,414)@189
    assign i_arrayidx_draw_box0_trunc_sel_x_b = i_arrayidx_draw_box0_mult_extender_x_q[63:0];

    // i_arrayidx_draw_box0_add_x(ADD,406)@189
    assign i_arrayidx_draw_box0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_b};
    assign i_arrayidx_draw_box0_add_x_b = {1'b0, i_arrayidx_draw_box0_trunc_sel_x_b};
    assign i_arrayidx_draw_box0_add_x_o = $unsigned(i_arrayidx_draw_box0_add_x_a) + $unsigned(i_arrayidx_draw_box0_add_x_b);
    assign i_arrayidx_draw_box0_add_x_q = i_arrayidx_draw_box0_add_x_o[64:0];

    // i_arrayidx_draw_box0_dupName_0_trunc_sel_x(BITSELECT,415)@189
    assign i_arrayidx_draw_box0_dupName_0_trunc_sel_x_b = i_arrayidx_draw_box0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_draw_box57(BLACKBOX,98)@189
    // in in_i_stall@20000000
    // out out_lsu_memdep_o_active@20000000
    // out out_memdep_draw_box_avm_address@20000000
    // out out_memdep_draw_box_avm_burstcount@20000000
    // out out_memdep_draw_box_avm_byteenable@20000000
    // out out_memdep_draw_box_avm_enable@20000000
    // out out_memdep_draw_box_avm_read@20000000
    // out out_memdep_draw_box_avm_write@20000000
    // out out_memdep_draw_box_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@220
    // out out_o_writeack@220
    draw_box_i_llvm_fpga_mem_memdep_0 thei_llvm_fpga_mem_memdep_draw_box57 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx_draw_box0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_draw_box_3_draw_box53_q),
        .in_i_predicate(i_first_cleanup114_xor_or_draw_box56_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_draw_box57_backStall),
        .in_i_valid(SE_i_reduction_draw_box_0_draw_box47_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_b),
        .in_memdep_draw_box_avm_readdata(in_memdep_draw_box_avm_readdata),
        .in_memdep_draw_box_avm_readdatavalid(in_memdep_draw_box_avm_readdatavalid),
        .in_memdep_draw_box_avm_waitrequest(in_memdep_draw_box_avm_waitrequest),
        .in_memdep_draw_box_avm_writeack(in_memdep_draw_box_avm_writeack),
        .out_lsu_memdep_o_active(i_llvm_fpga_mem_memdep_draw_box57_out_lsu_memdep_o_active),
        .out_memdep_draw_box_avm_address(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_address),
        .out_memdep_draw_box_avm_burstcount(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_burstcount),
        .out_memdep_draw_box_avm_byteenable(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_byteenable),
        .out_memdep_draw_box_avm_enable(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_enable),
        .out_memdep_draw_box_avm_read(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_read),
        .out_memdep_draw_box_avm_write(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_write),
        .out_memdep_draw_box_avm_writedata(i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_draw_box57_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_draw_box57_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_draw_box57_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4(STALLENABLE,1555)
    // Valid signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_V0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_s_tv_0 = SE_i_reduction_draw_box_0_draw_box47_backStall & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backEN = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_v_s_0 = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backEN & SR_SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_V;
    // Backward Stall generation
    assign SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backStall = ~ (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_backEN == 1'b0)
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0 & SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_s_tv_0;
            end
            else
            begin
                SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_R_v_0 <= SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_v_s_0;
            end

        end
    end

    // SE_redist24_i_xor115_draw_box2_q_5_0(STALLENABLE,1516)
    // Valid signal propagation
    assign SE_redist24_i_xor115_draw_box2_q_5_0_V0 = SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0;
    assign SE_redist24_i_xor115_draw_box2_q_5_0_V1 = SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1;
    // Stall signal propagation
    assign SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_0 = SE_i_reduction_draw_box_0_draw_box47_backStall & SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0;
    assign SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_1 = redist25_i_xor115_draw_box2_q_36_fifo_stall_out & SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1;
    // Backward Enable generation
    assign SE_redist24_i_xor115_draw_box2_q_5_0_or0 = SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_0;
    assign SE_redist24_i_xor115_draw_box2_q_5_0_backEN = ~ (SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_1 | SE_redist24_i_xor115_draw_box2_q_5_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist24_i_xor115_draw_box2_q_5_0_v_s_0 = SE_redist24_i_xor115_draw_box2_q_5_0_backEN & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V3;
    // Backward Stall generation
    assign SE_redist24_i_xor115_draw_box2_q_5_0_backStall = ~ (SE_redist24_i_xor115_draw_box2_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0 <= 1'b0;
            SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist24_i_xor115_draw_box2_q_5_0_backEN == 1'b0)
            begin
                SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0 <= SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0 & SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist24_i_xor115_draw_box2_q_5_0_R_v_0 <= SE_redist24_i_xor115_draw_box2_q_5_0_v_s_0;
            end

            if (SE_redist24_i_xor115_draw_box2_q_5_0_backEN == 1'b0)
            begin
                SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1 <= SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1 & SE_redist24_i_xor115_draw_box2_q_5_0_s_tv_1;
            end
            else
            begin
                SE_redist24_i_xor115_draw_box2_q_5_0_R_v_1 <= SE_redist24_i_xor115_draw_box2_q_5_0_v_s_0;
            end

        end
    end

    // SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0(STALLENABLE,1498)
    // Valid signal propagation
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V0 = SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0;
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V1 = SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_0 = redist16_bgTrunc_i_add_draw_box42_sel_x_b_62_fifo_stall_out & SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0;
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_1 = SE_i_reduction_draw_box_0_draw_box47_backStall & SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_or0 = SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_0;
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN = ~ (SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_1 | SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_v_s_0 = SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN & SR_SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V;
    // Backward Stall generation
    assign SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backStall = ~ (SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0 <= SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0 & SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_0 <= SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1 <= SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1 & SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_R_v_1 <= SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13(STALLENABLE,1789)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_backStall = i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54(BLACKBOX,70)@189
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_f32_r11164_0 thei_llvm_fpga_ffwd_dest_f32_r11164_draw_box54 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_i_reduction_draw_box_0_draw_box47_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_draw_box_18_draw_box100(STALLENABLE,1288)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_18_draw_box100_V0 = SE_i_reduction_draw_box_18_draw_box100_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_draw_box_18_draw_box100_s_tv_0 = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_out & SE_i_reduction_draw_box_18_draw_box100_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_draw_box_18_draw_box100_backEN = ~ (SE_i_reduction_draw_box_18_draw_box100_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_draw_box_18_draw_box100_and0 = SE_i_reduction_draw_box_17_draw_box99_V0 & SE_i_reduction_draw_box_18_draw_box100_backEN;
    assign SE_i_reduction_draw_box_18_draw_box100_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V2 & SE_i_reduction_draw_box_18_draw_box100_and0;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_18_draw_box100_backStall = ~ (SE_i_reduction_draw_box_18_draw_box100_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_18_draw_box100_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_draw_box_18_draw_box100_backEN == 1'b0)
            begin
                SE_i_reduction_draw_box_18_draw_box100_R_v_0 <= SE_i_reduction_draw_box_18_draw_box100_R_v_0 & SE_i_reduction_draw_box_18_draw_box100_s_tv_0;
            end
            else
            begin
                SE_i_reduction_draw_box_18_draw_box100_R_v_0 <= SE_i_reduction_draw_box_18_draw_box100_v_s_0;
            end

        end
    end

    // SE_i_reduction_draw_box_17_draw_box99(STALLENABLE,1287)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_17_draw_box99_V0 = SE_i_reduction_draw_box_17_draw_box99_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_17_draw_box99_backStall = SE_i_reduction_draw_box_18_draw_box100_backStall | ~ (SE_i_reduction_draw_box_17_draw_box99_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_17_draw_box99_and0 = SE_i_reduction_draw_box_12_draw_box87_V1;
    assign SE_i_reduction_draw_box_17_draw_box99_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V1 & SE_i_reduction_draw_box_17_draw_box99_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46(STALLENABLE,1235)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed0 = (~ (SE_i_reduction_draw_box_0_draw_box47_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed1 = (~ (SE_i_reduction_draw_box_17_draw_box99_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed2 = (~ (SE_i_reduction_draw_box_4_draw_box61_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_wireValid = i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45(STALLENABLE,1233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed0 = (~ (SE_i_reduction_draw_box_0_draw_box47_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed1 = (~ (SE_i_reduction_draw_box_12_draw_box87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_wireValid = i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_valid_out;

    // SE_i_reduction_draw_box_0_draw_box47(STALLENABLE,1280)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_0_draw_box47_V0 = SE_i_reduction_draw_box_0_draw_box47_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_0_draw_box47_backStall = i_llvm_fpga_mem_memdep_draw_box57_out_o_stall | ~ (SE_i_reduction_draw_box_0_draw_box47_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_0_draw_box47_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_V0;
    assign SE_i_reduction_draw_box_0_draw_box47_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_V0 & SE_i_reduction_draw_box_0_draw_box47_and0;
    assign SE_i_reduction_draw_box_0_draw_box47_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V0 & SE_i_reduction_draw_box_0_draw_box47_and1;
    assign SE_i_reduction_draw_box_0_draw_box47_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V1 & SE_i_reduction_draw_box_0_draw_box47_and2;
    assign SE_i_reduction_draw_box_0_draw_box47_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V3 & SE_i_reduction_draw_box_0_draw_box47_and3;
    assign SE_i_reduction_draw_box_0_draw_box47_and5 = i_llvm_fpga_ffwd_dest_f32_r11164_draw_box54_out_valid_out & SE_i_reduction_draw_box_0_draw_box47_and4;
    assign SE_i_reduction_draw_box_0_draw_box47_and6 = SE_redist15_bgTrunc_i_add_draw_box42_sel_x_b_1_0_V1 & SE_i_reduction_draw_box_0_draw_box47_and5;
    assign SE_i_reduction_draw_box_0_draw_box47_and7 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_V0 & SE_i_reduction_draw_box_0_draw_box47_and6;
    assign SE_i_reduction_draw_box_0_draw_box47_and8 = SE_redist24_i_xor115_draw_box2_q_5_0_V0 & SE_i_reduction_draw_box_0_draw_box47_and7;
    assign SE_i_reduction_draw_box_0_draw_box47_wireValid = SE_redist42_i_llvm_fpga_ffwd_dest_i1_cmp3110483_draw_box55_out_dest_data_out_11_0_5_4_V0 & SE_i_reduction_draw_box_0_draw_box47_and8;

    // SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x(STALLENABLE,1358)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed0 = (~ (SE_i_reduction_draw_box_0_draw_box47_backStall) & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed1 = (~ (redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_StallValid = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_backStall & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_StallValid & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_StallValid & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_or0 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_backStall = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_V0 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_V1 = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_wireValid = i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_valid_out;

    // redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo(STALLFIFO,757)
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_V1;
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_in = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_backStall;
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_b;
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_in_bitsignaltemp = redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_in[0];
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_in_bitsignaltemp = redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_in[0];
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_out[0] = redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_out_bitsignaltemp;
    assign redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_out[0] = redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo (
        .valid_in(redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_b),
        .valid_out(redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo(BITJOIN,1032)
    assign bubble_join_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_q = redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_data_out;

    // bubble_select_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo(BITSELECT,1033)
    assign bubble_select_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_b = $unsigned(bubble_join_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_q[63:0]);

    // SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo(STALLENABLE,1472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg0 <= '0;
            SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg0 <= SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_toReg0;
            // Successor 1
            SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg1 <= SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed0 = (~ (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall) & SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid) | SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg0;
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed1 = (~ (redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_out) & SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid) | SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_StallValid = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_backStall & SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid;
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_toReg0 = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_StallValid & SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed0;
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_toReg1 = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_StallValid & SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_or0 = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed0;
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireStall = ~ (SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_consumed1 & SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_or0);
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_backStall = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_V0 = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid & ~ (SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg0);
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_V1 = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid & ~ (SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_wireValid = redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_valid_out;

    // redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo(STALLFIFO,758)
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_in = SE_out_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_V1;
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_in = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_backStall;
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_data_in = bubble_select_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_b;
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_in_bitsignaltemp = redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_in[0];
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_in_bitsignaltemp = redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_in[0];
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_out[0] = redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_out_bitsignaltemp;
    assign redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_out[0] = redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo (
        .valid_in(redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist1_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo_b),
        .valid_out(redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo(BITJOIN,1035)
    assign bubble_join_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_q = redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_data_out;

    // bubble_select_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo(BITSELECT,1036)
    assign bubble_select_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_b = $unsigned(bubble_join_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_q[63:0]);

    // bubble_join_redist26_i_xor115_draw_box2_q_66_fifo(BITJOIN,1074)
    assign bubble_join_redist26_i_xor115_draw_box2_q_66_fifo_q = redist26_i_xor115_draw_box2_q_66_fifo_data_out;

    // bubble_select_redist26_i_xor115_draw_box2_q_66_fifo(BITSELECT,1075)
    assign bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b = $unsigned(bubble_join_redist26_i_xor115_draw_box2_q_66_fifo_q[0:0]);

    // i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130(BLACKBOX,92)@250
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_17_0@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_source_p1024f32_unnamed_31_draw_box0 thei_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130 (
        .in_predicate_in(bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b),
        .in_src_data_in_17_0(bubble_select_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_V0),
        .out_intel_reserved_ffwd_17_0(i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_intel_reserved_ffwd_17_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo(STALLENABLE,1474)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg0 <= '0;
            SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg0 <= SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_toReg0;
            // Successor 1
            SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg1 <= SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall) & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid) | SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg0;
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed1 = (~ (SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_backStall) & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid) | SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg1;
    // Consuming
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_StallValid = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_backStall & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid;
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_toReg0 = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_StallValid & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed0;
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_toReg1 = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_StallValid & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_or0 = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed0;
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireStall = ~ (SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_consumed1 & SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_or0);
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_backStall = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_V0 = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid & ~ (SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg0);
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_V1 = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid & ~ (SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_wireValid = redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_valid_out;

    // SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130(STALLENABLE,1210)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_V0 = SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall = i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_and0 = SE_out_redist2_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_61_fifo_V0;
    assign SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_wireValid = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V6 & SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_and0;

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134(STALLENABLE,1209)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_valid_out;

    // i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134(BLACKBOX,91)@250
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_21_0@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_35_draw_box0 thei_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134 (
        .in_predicate_in(bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b),
        .in_src_data_in_21_0(i_mul78_draw_box41_vt_join_q),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_V0),
        .out_intel_reserved_ffwd_21_0(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_intel_reserved_ffwd_21_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134(STALLENABLE,1208)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_V0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_and0 = SE_redist32_i_mul78_draw_box41_vt_select_31_b_1_0_V2;
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_wireValid = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V5 & SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_and0;

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133(STALLENABLE,1207)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_valid_out;

    // i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133(BLACKBOX,90)@250
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_20_0@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_34_draw_box0 thei_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133 (
        .in_predicate_in(bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b),
        .in_src_data_in_20_0(redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_V0),
        .out_intel_reserved_ffwd_20_0(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_intel_reserved_ffwd_20_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133(STALLENABLE,1206)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_V0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_and0 = SE_redist13_bgTrunc_i_mul56_draw_box40_sel_x_b_1_0_V2;
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_wireValid = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V4 & SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_and0;

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22(STALLENABLE,1807)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_backStall = i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103(BLACKBOX,72)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110479_0 thei_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103(BITJOIN,845)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_q = i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103(BITSELECT,846)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103(STALLENABLE,1171)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_backStall = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_valid_out;

    // redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo(STALLFIFO,818)
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_V0;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_in = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_backStall;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_b;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_out[0] = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_out[0] = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo (
        .valid_in(redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_b),
        .valid_out(redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo(STALLENABLE,1563)
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_V0 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_backStall = SE_i_first_cleanup114_xor124_or_draw_box104_backStall | ~ (SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_wireValid = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_valid_out;

    // SE_i_first_cleanup114_xor124_or_draw_box104(STALLENABLE,1149)
    // Valid signal propagation
    assign SE_i_first_cleanup114_xor124_or_draw_box104_V0 = SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0;
    // Stall signal propagation
    assign SE_i_first_cleanup114_xor124_or_draw_box104_s_tv_0 = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_out & SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0;
    // Backward Enable generation
    assign SE_i_first_cleanup114_xor124_or_draw_box104_backEN = ~ (SE_i_first_cleanup114_xor124_or_draw_box104_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_first_cleanup114_xor124_or_draw_box104_and0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V2 & SE_i_first_cleanup114_xor124_or_draw_box104_backEN;
    assign SE_i_first_cleanup114_xor124_or_draw_box104_v_s_0 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_V0 & SE_i_first_cleanup114_xor124_or_draw_box104_and0;
    // Backward Stall generation
    assign SE_i_first_cleanup114_xor124_or_draw_box104_backStall = ~ (SE_i_first_cleanup114_xor124_or_draw_box104_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_first_cleanup114_xor124_or_draw_box104_backEN == 1'b0)
            begin
                SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0 <= SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0 & SE_i_first_cleanup114_xor124_or_draw_box104_s_tv_0;
            end
            else
            begin
                SE_i_first_cleanup114_xor124_or_draw_box104_R_v_0 <= SE_i_first_cleanup114_xor124_or_draw_box104_v_s_0;
            end

        end
    end

    // SE_i_first_cleanup114_xor123_or_draw_box93(STALLENABLE,1148)
    // Valid signal propagation
    assign SE_i_first_cleanup114_xor123_or_draw_box93_V0 = SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0;
    // Stall signal propagation
    assign SE_i_first_cleanup114_xor123_or_draw_box93_s_tv_0 = redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_stall_out & SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0;
    // Backward Enable generation
    assign SE_i_first_cleanup114_xor123_or_draw_box93_backEN = ~ (SE_i_first_cleanup114_xor123_or_draw_box93_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_first_cleanup114_xor123_or_draw_box93_and0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V1 & SE_i_first_cleanup114_xor123_or_draw_box93_backEN;
    assign SE_i_first_cleanup114_xor123_or_draw_box93_v_s_0 = SE_out_redist45_i_llvm_fpga_ffwd_dest_i1_cmp3110480_draw_box92_out_dest_data_out_11_0_66_fifo_V0 & SE_i_first_cleanup114_xor123_or_draw_box93_and0;
    // Backward Stall generation
    assign SE_i_first_cleanup114_xor123_or_draw_box93_backStall = ~ (SE_i_first_cleanup114_xor123_or_draw_box93_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_first_cleanup114_xor123_or_draw_box93_backEN == 1'b0)
            begin
                SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0 <= SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0 & SE_i_first_cleanup114_xor123_or_draw_box93_s_tv_0;
            end
            else
            begin
                SE_i_first_cleanup114_xor123_or_draw_box93_R_v_0 <= SE_i_first_cleanup114_xor123_or_draw_box93_v_s_0;
            end

        end
    end

    // SE_i_first_cleanup114_xor122_or_draw_box81(STALLENABLE,1147)
    // Valid signal propagation
    assign SE_i_first_cleanup114_xor122_or_draw_box81_V0 = SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0;
    // Stall signal propagation
    assign SE_i_first_cleanup114_xor122_or_draw_box81_s_tv_0 = SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall & SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0;
    // Backward Enable generation
    assign SE_i_first_cleanup114_xor122_or_draw_box81_backEN = ~ (SE_i_first_cleanup114_xor122_or_draw_box81_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_first_cleanup114_xor122_or_draw_box81_and0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V0 & SE_i_first_cleanup114_xor122_or_draw_box81_backEN;
    assign SE_i_first_cleanup114_xor122_or_draw_box81_v_s_0 = SE_out_redist44_i_llvm_fpga_ffwd_dest_i1_cmp3110481_draw_box80_out_dest_data_out_11_0_66_fifo_V0 & SE_i_first_cleanup114_xor122_or_draw_box81_and0;
    // Backward Stall generation
    assign SE_i_first_cleanup114_xor122_or_draw_box81_backStall = ~ (SE_i_first_cleanup114_xor122_or_draw_box81_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_first_cleanup114_xor122_or_draw_box81_backEN == 1'b0)
            begin
                SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0 <= SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0 & SE_i_first_cleanup114_xor122_or_draw_box81_s_tv_0;
            end
            else
            begin
                SE_i_first_cleanup114_xor122_or_draw_box81_R_v_0 <= SE_i_first_cleanup114_xor122_or_draw_box81_v_s_0;
            end

        end
    end

    // redist26_i_xor115_draw_box2_q_66_fifo(STALLFIFO,791)
    assign redist26_i_xor115_draw_box2_q_66_fifo_valid_in = SE_out_redist25_i_xor115_draw_box2_q_36_fifo_V1;
    assign redist26_i_xor115_draw_box2_q_66_fifo_stall_in = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_backStall;
    assign redist26_i_xor115_draw_box2_q_66_fifo_data_in = bubble_select_redist25_i_xor115_draw_box2_q_36_fifo_b;
    assign redist26_i_xor115_draw_box2_q_66_fifo_valid_in_bitsignaltemp = redist26_i_xor115_draw_box2_q_66_fifo_valid_in[0];
    assign redist26_i_xor115_draw_box2_q_66_fifo_stall_in_bitsignaltemp = redist26_i_xor115_draw_box2_q_66_fifo_stall_in[0];
    assign redist26_i_xor115_draw_box2_q_66_fifo_valid_out[0] = redist26_i_xor115_draw_box2_q_66_fifo_valid_out_bitsignaltemp;
    assign redist26_i_xor115_draw_box2_q_66_fifo_stall_out[0] = redist26_i_xor115_draw_box2_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist26_i_xor115_draw_box2_q_66_fifo (
        .valid_in(redist26_i_xor115_draw_box2_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist26_i_xor115_draw_box2_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist25_i_xor115_draw_box2_q_36_fifo_b),
        .valid_out(redist26_i_xor115_draw_box2_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist26_i_xor115_draw_box2_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist26_i_xor115_draw_box2_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist26_i_xor115_draw_box2_q_66_fifo(STALLENABLE,1520)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg0 <= '0;
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg1 <= '0;
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg2 <= '0;
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg3 <= '0;
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg4 <= '0;
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg5 <= '0;
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg0 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg1 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg1;
            // Successor 2
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg2 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg2;
            // Successor 3
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg3 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg3;
            // Successor 4
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg4 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg4;
            // Successor 5
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg5 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg5;
            // Successor 6
            SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg6 <= SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed0 = (~ (SE_i_first_cleanup114_xor122_or_draw_box81_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg0;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed1 = (~ (SE_i_first_cleanup114_xor123_or_draw_box93_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg1;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed2 = (~ (SE_i_first_cleanup114_xor124_or_draw_box104_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg2;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed3 = (~ (SE_i_first_cleanup114_xor125_or_draw_box114_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg3;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed4 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg4;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed5 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg5;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed6 = (~ (SE_in_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_backStall) & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid) | SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg6;
    // Consuming
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_backStall & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed0;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg1 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed1;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg2 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed2;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg3 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed3;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg4 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed4;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg5 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed5;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_toReg6 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_StallValid & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed6;
    // Backward Stall generation
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed0;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or1 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed1 & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or0;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or2 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed2 & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or1;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or3 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed3 & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or2;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or4 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed4 & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or3;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or5 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed5 & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or4;
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireStall = ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_consumed6 & SE_out_redist26_i_xor115_draw_box2_q_66_fifo_or5);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_backStall = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg0);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V1 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg1);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V2 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg2);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V3 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg3);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V4 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg4);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V5 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg5);
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V6 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid & ~ (SE_out_redist26_i_xor115_draw_box2_q_66_fifo_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_redist26_i_xor115_draw_box2_q_66_fifo_wireValid = redist26_i_xor115_draw_box2_q_66_fifo_valid_out;

    // SE_i_first_cleanup114_xor125_or_draw_box114(STALLENABLE,1150)
    // Valid signal propagation
    assign SE_i_first_cleanup114_xor125_or_draw_box114_V0 = SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0;
    // Stall signal propagation
    assign SE_i_first_cleanup114_xor125_or_draw_box114_s_tv_0 = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_out & SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0;
    // Backward Enable generation
    assign SE_i_first_cleanup114_xor125_or_draw_box114_backEN = ~ (SE_i_first_cleanup114_xor125_or_draw_box114_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_first_cleanup114_xor125_or_draw_box114_and0 = SE_out_redist26_i_xor115_draw_box2_q_66_fifo_V3 & SE_i_first_cleanup114_xor125_or_draw_box114_backEN;
    assign SE_i_first_cleanup114_xor125_or_draw_box114_v_s_0 = SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_V0 & SE_i_first_cleanup114_xor125_or_draw_box114_and0;
    // Backward Stall generation
    assign SE_i_first_cleanup114_xor125_or_draw_box114_backStall = ~ (SE_i_first_cleanup114_xor125_or_draw_box114_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_first_cleanup114_xor125_or_draw_box114_backEN == 1'b0)
            begin
                SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0 <= SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0 & SE_i_first_cleanup114_xor125_or_draw_box114_s_tv_0;
            end
            else
            begin
                SE_i_first_cleanup114_xor125_or_draw_box114_R_v_0 <= SE_i_first_cleanup114_xor125_or_draw_box114_v_s_0;
            end

        end
    end

    // SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo(STALLENABLE,1565)
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_V0 = SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_backStall = SE_i_first_cleanup114_xor125_or_draw_box114_backStall | ~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_wireValid = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_out;

    // redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo(STALLFIFO,819)
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_V0;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_in = SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_backStall;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_b;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_out[0] = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_out[0] = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo (
        .valid_in(redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_b),
        .valid_out(redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113(STALLENABLE,1169)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_backStall = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113(BLACKBOX,71)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110478_0 thei_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24(STALLENABLE,1811)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_backStall = i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg(STALLFIFO,2047)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V23;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_24_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg(STALLFIFO,2045)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V21;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_22_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21(STALLENABLE,1805)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_backStall = i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg(STALLFIFO,2044)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V20;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(313),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg(STALLFIFO,2043)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V19;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_20_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg(STALLFIFO,2042)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V18;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_19_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(282),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg(STALLFIFO,2041)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V17;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_18_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg(STALLFIFO,2040)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V16;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_17_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(251),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg(STALLFIFO,2039)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V15;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_16_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg(STALLFIFO,2038)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V14;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_15_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(220),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg(STALLFIFO,2037)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V13;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_14_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg(STALLFIFO,2036)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V12;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_13_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(189),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg(STALLFIFO,2035)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V11;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_12_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(246),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg(STALLFIFO,2034)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V10;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_11_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg(STALLFIFO,2033)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V9;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_10_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg(STALLFIFO,2032)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V8;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_9_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg(STALLFIFO,2031)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V7;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_8_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(189),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg(STALLFIFO,2030)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V6;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_7_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg(STALLFIFO,2029)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V5;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_6_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19(BLACKBOX,77)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_28_draw_box0 thei_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19 (
        .in_intel_reserved_ffwd_10_0(in_intel_reserved_ffwd_10_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_10_0(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_dest_data_out_10_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5(STALLENABLE,1773)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg(STALLFIFO,2028)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V4;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18(BLACKBOX,86)@184
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i32_y211060_0 thei_llvm_fpga_ffwd_dest_i32_y211060_draw_box18 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4(STALLENABLE,1771)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg(STALLFIFO,2027)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V3;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(184),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg(STALLFIFO,2026)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V2;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(246),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg(STALLFIFO,2025)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V1;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10(BLACKBOX,87)@188
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_26_draw_box0 thei_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10 (
        .in_intel_reserved_ffwd_13_0(in_intel_reserved_ffwd_13_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_13_0(i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_dest_data_out_13_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1(STALLENABLE,1765)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg(STALLFIFO,2024)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V0;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,955)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,956)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,1308)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = draw_box_B3_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // draw_box_B3_merge_reg_aunroll_x(BLACKBOX,328)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    draw_box_B3_merge_reg thedraw_box_B3_merge_reg_aunroll_x (
        .in_stall_in(SE_out_draw_box_B3_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(draw_box_B3_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(draw_box_B3_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_draw_box_B3_merge_reg_aunroll_x(STALLENABLE,1324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg15 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg16 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg17 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg18 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg19 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg20 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg21 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg22 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg23 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg24 <= '0;
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg25 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg0 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg1 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg2 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg3 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg4 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg5 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg6 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg7 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg8 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg9 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg10 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg11 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg12 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg13 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg14 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg15 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg15;
            // Successor 16
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg16 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg16;
            // Successor 17
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg17 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg17;
            // Successor 18
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg18 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg18;
            // Successor 19
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg19 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg19;
            // Successor 20
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg20 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg20;
            // Successor 21
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg21 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg21;
            // Successor 22
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg22 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg22;
            // Successor 23
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg23 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg23;
            // Successor 24
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg24 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg24;
            // Successor 25
            SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg25 <= SE_out_draw_box_B3_merge_reg_aunroll_x_toReg25;
        end
    end
    // Input Stall processing
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg0;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg1;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg2;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg3;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg4;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed5 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_6_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg5;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed6 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_7_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg6;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed7 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_8_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg7;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed8 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_9_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg8;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed9 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_10_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg9;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed10 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_11_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg10;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed11 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_12_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg11;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed12 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_13_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg12;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed13 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_14_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg13;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed14 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_15_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg14;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed15 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_16_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg15;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed16 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_17_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg16;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed17 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_18_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg17;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed18 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_19_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg18;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed19 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_20_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg19;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed20 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_21_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg20;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed21 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_22_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg21;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed22 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg22;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed23 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_24_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg23;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed24 = (~ (bubble_out_draw_box_B3_merge_reg_aunroll_x_25_reg_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg24;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_consumed25 = (~ (redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_stall_out) & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid) | SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg25;
    // Consuming
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid = SE_out_draw_box_B3_merge_reg_aunroll_x_backStall & SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg0 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed0;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg1 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed1;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg2 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed2;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg3 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed3;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg4 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed4;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg5 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed5;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg6 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed6;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg7 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed7;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg8 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed8;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg9 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed9;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg10 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed10;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg11 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed11;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg12 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed12;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg13 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed13;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg14 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed14;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg15 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed15;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg16 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed16;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg17 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed17;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg18 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed18;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg19 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed19;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg20 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed20;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg21 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed21;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg22 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed22;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg23 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed23;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg24 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed24;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_toReg25 = SE_out_draw_box_B3_merge_reg_aunroll_x_StallValid & SE_out_draw_box_B3_merge_reg_aunroll_x_consumed25;
    // Backward Stall generation
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or0 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed0;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or1 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed1 & SE_out_draw_box_B3_merge_reg_aunroll_x_or0;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or2 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed2 & SE_out_draw_box_B3_merge_reg_aunroll_x_or1;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or3 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed3 & SE_out_draw_box_B3_merge_reg_aunroll_x_or2;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or4 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed4 & SE_out_draw_box_B3_merge_reg_aunroll_x_or3;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or5 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed5 & SE_out_draw_box_B3_merge_reg_aunroll_x_or4;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or6 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed6 & SE_out_draw_box_B3_merge_reg_aunroll_x_or5;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or7 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed7 & SE_out_draw_box_B3_merge_reg_aunroll_x_or6;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or8 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed8 & SE_out_draw_box_B3_merge_reg_aunroll_x_or7;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or9 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed9 & SE_out_draw_box_B3_merge_reg_aunroll_x_or8;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or10 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed10 & SE_out_draw_box_B3_merge_reg_aunroll_x_or9;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or11 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed11 & SE_out_draw_box_B3_merge_reg_aunroll_x_or10;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or12 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed12 & SE_out_draw_box_B3_merge_reg_aunroll_x_or11;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or13 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed13 & SE_out_draw_box_B3_merge_reg_aunroll_x_or12;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or14 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed14 & SE_out_draw_box_B3_merge_reg_aunroll_x_or13;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or15 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed15 & SE_out_draw_box_B3_merge_reg_aunroll_x_or14;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or16 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed16 & SE_out_draw_box_B3_merge_reg_aunroll_x_or15;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or17 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed17 & SE_out_draw_box_B3_merge_reg_aunroll_x_or16;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or18 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed18 & SE_out_draw_box_B3_merge_reg_aunroll_x_or17;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or19 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed19 & SE_out_draw_box_B3_merge_reg_aunroll_x_or18;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or20 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed20 & SE_out_draw_box_B3_merge_reg_aunroll_x_or19;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or21 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed21 & SE_out_draw_box_B3_merge_reg_aunroll_x_or20;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or22 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed22 & SE_out_draw_box_B3_merge_reg_aunroll_x_or21;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or23 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed23 & SE_out_draw_box_B3_merge_reg_aunroll_x_or22;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_or24 = SE_out_draw_box_B3_merge_reg_aunroll_x_consumed24 & SE_out_draw_box_B3_merge_reg_aunroll_x_or23;
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_wireStall = ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_consumed25 & SE_out_draw_box_B3_merge_reg_aunroll_x_or24);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_backStall = SE_out_draw_box_B3_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V0 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg0);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V1 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg1);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V2 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg2);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V3 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg3);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V4 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg4);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V5 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg5);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V6 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg6);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V7 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg7);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V8 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg8);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V9 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg9);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V10 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg10);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V11 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg11);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V12 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg12);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V13 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg13);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V14 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg14);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V15 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg15);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V16 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg16);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V17 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg17);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V18 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg18);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V19 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg19);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V20 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg20);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V21 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg21);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V22 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg22);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V23 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg23);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V24 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg24);
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_V25 = SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid & ~ (SE_out_draw_box_B3_merge_reg_aunroll_x_fromReg25);
    // Computing multiple Valid(s)
    assign SE_out_draw_box_B3_merge_reg_aunroll_x_wireValid = draw_box_B3_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg(STALLFIFO,2046)
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_in = SE_out_draw_box_B3_merge_reg_aunroll_x_V22;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_in = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_backStall;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_in_bitsignaltemp = bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_in[0];
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_out_bitsignaltemp;
    assign bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_out[0] = bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(344),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg (
        .valid_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23(STALLENABLE,1809)
    // Valid signal propagation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_V0 = SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_backStall = i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_stall_out | ~ (SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_wireValid = bubble_out_draw_box_B3_merge_reg_aunroll_x_23_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112(BLACKBOX,65)@344
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_f32_b11371_0 thei_llvm_fpga_ffwd_dest_f32_b11371_draw_box112 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_23_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo(STALLFIFO,765)
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_in = SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_V0;
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_in = SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall;
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_data_in = SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_D0;
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_in_bitsignaltemp = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_in[0];
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_in_bitsignaltemp = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_in[0];
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_out[0] = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    assign redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_out[0] = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo (
        .valid_in(redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_in_bitsignaltemp),
        .data_in(SR_SE_out_redist17_bgTrunc_i_add90_draw_box107_sel_x_b_32_fifo_D0),
        .valid_out(redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_draw_box_22_draw_box110(LOGICAL,150)@189 + 1
    assign i_reduction_draw_box_22_draw_box110_qi = i_reduction_draw_box_12_draw_box87_q | i_reduction_draw_box_4_draw_box61_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_draw_box_22_draw_box110_delay ( .xin(i_reduction_draw_box_22_draw_box110_qi), .xout(i_reduction_draw_box_22_draw_box110_q), .ena(SE_i_reduction_draw_box_22_draw_box110_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo(STALLFIFO,793)
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_in = SE_i_reduction_draw_box_22_draw_box110_V0;
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_in = SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall;
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_data_in = i_reduction_draw_box_22_draw_box110_q;
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_in_bitsignaltemp = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_in[0];
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_in_bitsignaltemp = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_in[0];
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_out[0] = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_out_bitsignaltemp;
    assign redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_out[0] = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(155),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist28_i_reduction_draw_box_22_draw_box110_q_155_fifo (
        .valid_in(redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_draw_box_22_draw_box110_q),
        .valid_out(redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo(BITJOIN,1125)
    assign bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_q = redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo(BITSELECT,1126)
    assign bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_q[0:0]);

    // i_first_cleanup114_xor125_or_draw_box114(LOGICAL,46)@250 + 1
    assign i_first_cleanup114_xor125_or_draw_box114_qi = bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp3110478_draw_box113_out_dest_data_out_11_0_66_fifo_b | bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_first_cleanup114_xor125_or_draw_box114_delay ( .xin(i_first_cleanup114_xor125_or_draw_box114_qi), .xout(i_first_cleanup114_xor125_or_draw_box114_q), .ena(SE_i_first_cleanup114_xor125_or_draw_box114_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo(STALLFIFO,820)
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_in = SE_i_first_cleanup114_xor125_or_draw_box114_V0;
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_in = SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall;
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_data_in = i_first_cleanup114_xor125_or_draw_box114_q;
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_in_bitsignaltemp = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_in[0];
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_in_bitsignaltemp = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_in[0];
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_out[0] = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_out_bitsignaltemp;
    assign redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_out[0] = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo (
        .valid_in(redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup114_xor125_or_draw_box114_q),
        .valid_out(redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo(STALLENABLE,1567)
    // Valid signal propagation
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_V0 = SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall = i_llvm_fpga_mem_memdep_20_draw_box115_out_o_stall | ~ (SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and0 = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_valid_out;
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and1 = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_valid_out & SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and0;
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and2 = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_valid_out & SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and1;
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and3 = i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_valid_out & SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and2;
    assign SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_V1 & SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_and3;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106(STALLENABLE,1251)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_wireValid = i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50(BLACKBOX,101)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_stall_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_0 thei_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50 (
        .in_data_in(GND_q),
        .in_dir(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .in_feedback_in_14(i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_feedback_out_14),
        .in_feedback_valid_in_14(i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_feedback_valid_out_14),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_backStall),
        .in_valid_in(SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_data_out),
        .out_feedback_stall_out_14(i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_feedback_stall_out_14),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_15_draw_box105(BITJOIN,903)
    assign bubble_join_i_llvm_fpga_mem_memdep_15_draw_box105_q = i_llvm_fpga_mem_memdep_15_draw_box105_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_15_draw_box105(BITSELECT,904)
    assign bubble_select_i_llvm_fpga_mem_memdep_15_draw_box105_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_15_draw_box105_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106(BLACKBOX,112)@344
    // in in_stall_in@20000000
    // out out_data_out@345
    // out out_feedback_out_14@20000000
    // out out_feedback_valid_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@345
    draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_0 thei_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_15_draw_box105_b),
        .in_feedback_stall_in_14(i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_feedback_stall_out_14),
        .in_keep_going109(bubble_select_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_V0),
        .out_data_out(),
        .out_feedback_out_14(i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_feedback_out_14),
        .out_feedback_valid_out_14(i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_feedback_valid_out_14),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106(STALLENABLE,1250)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall = i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_and0 = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_wireValid = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_and0;

    // SE_out_i_llvm_fpga_mem_memdep_15_draw_box105(STALLENABLE,1215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall) & SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid) | SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed1 = (~ (SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid) | SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_StallValid = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_backStall & SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_toReg0 = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_StallValid & SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_toReg1 = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_StallValid & SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_or0 = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_consumed1 & SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_backStall = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_V0 = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_V1 = SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_wireValid = i_llvm_fpga_mem_memdep_15_draw_box105_out_o_valid;

    // bubble_join_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo(BITJOIN,1131)
    assign bubble_join_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_q = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_data_out;

    // bubble_select_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo(BITSELECT,1132)
    assign bubble_select_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_b = $unsigned(bubble_join_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_q[0:0]);

    // bubble_join_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo(BITJOIN,1083)
    assign bubble_join_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_q = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_data_out;

    // bubble_select_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo(BITSELECT,1084)
    assign bubble_select_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_b = $unsigned(bubble_join_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_q[0:0]);

    // i_reduction_draw_box_19_draw_box101(LOGICAL,148)@313
    assign i_reduction_draw_box_19_draw_box101_q = bubble_select_i_llvm_fpga_mem_memdep_10_draw_box94_b | bubble_select_redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_b;

    // bubble_join_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo(BITJOIN,1044)
    assign bubble_join_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_q = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_data_out;

    // bubble_select_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo(BITSELECT,1045)
    assign bubble_select_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_b = $unsigned(bubble_join_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_15_draw_box105(BLACKBOX,94)@313
    // in in_i_stall@20000000
    // out out_lsu_memdep_15_o_active@20000000
    // out out_memdep_15_draw_box_avm_address@20000000
    // out out_memdep_15_draw_box_avm_burstcount@20000000
    // out out_memdep_15_draw_box_avm_byteenable@20000000
    // out out_memdep_15_draw_box_avm_enable@20000000
    // out out_memdep_15_draw_box_avm_read@20000000
    // out out_memdep_15_draw_box_avm_write@20000000
    // out out_memdep_15_draw_box_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@344
    // out out_o_writeack@344
    draw_box_i_llvm_fpga_mem_memdep_15_0 thei_llvm_fpga_mem_memdep_15_draw_box105 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_b),
        .in_i_dependence(i_reduction_draw_box_19_draw_box101_q),
        .in_i_predicate(bubble_select_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_15_draw_box105_backStall),
        .in_i_valid(SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_b),
        .in_memdep_15_draw_box_avm_readdata(in_memdep_15_draw_box_avm_readdata),
        .in_memdep_15_draw_box_avm_readdatavalid(in_memdep_15_draw_box_avm_readdatavalid),
        .in_memdep_15_draw_box_avm_waitrequest(in_memdep_15_draw_box_avm_waitrequest),
        .in_memdep_15_draw_box_avm_writeack(in_memdep_15_draw_box_avm_writeack),
        .out_lsu_memdep_15_o_active(i_llvm_fpga_mem_memdep_15_draw_box105_out_lsu_memdep_15_o_active),
        .out_memdep_15_draw_box_avm_address(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_address),
        .out_memdep_15_draw_box_avm_burstcount(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_burstcount),
        .out_memdep_15_draw_box_avm_byteenable(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_byteenable),
        .out_memdep_15_draw_box_avm_enable(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_enable),
        .out_memdep_15_draw_box_avm_read(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_read),
        .out_memdep_15_draw_box_avm_write(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_write),
        .out_memdep_15_draw_box_avm_writedata(i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_15_draw_box105_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_15_draw_box105_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_15_draw_box105_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102(BLACKBOX,66)@313
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_dest_f32_b11372_0 thei_llvm_fpga_ffwd_dest_f32_b11372_draw_box102 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_draw_box_B3_merge_reg_aunroll_x_21_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo(STALLFIFO,766)
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_in = SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_V0;
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_in = SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall;
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_data_in = SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_D0;
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_in_bitsignaltemp = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_in[0];
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_in_bitsignaltemp = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_in[0];
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_out[0] = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    assign redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_out[0] = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo (
        .valid_in(redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_in_bitsignaltemp),
        .data_in(SR_SE_out_redist18_bgTrunc_i_add79_draw_box96_sel_x_b_32_fifo_D0),
        .valid_out(redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_draw_box_17_draw_box99(LOGICAL,146)@189
    assign i_reduction_draw_box_17_draw_box99_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_b | i_reduction_draw_box_12_draw_box87_q;

    // i_reduction_draw_box_18_draw_box100(LOGICAL,147)@189 + 1
    assign i_reduction_draw_box_18_draw_box100_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b | i_reduction_draw_box_17_draw_box99_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_draw_box_18_draw_box100_delay ( .xin(i_reduction_draw_box_18_draw_box100_qi), .xout(i_reduction_draw_box_18_draw_box100_q), .ena(SE_i_reduction_draw_box_18_draw_box100_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo(STALLFIFO,794)
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_in = SE_i_reduction_draw_box_18_draw_box100_V0;
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_in = SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall;
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_data_in = i_reduction_draw_box_18_draw_box100_q;
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_in_bitsignaltemp = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_in[0];
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_in_bitsignaltemp = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_in[0];
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_out[0] = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_out_bitsignaltemp;
    assign redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_out[0] = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(124),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist29_i_reduction_draw_box_18_draw_box100_q_124_fifo (
        .valid_in(redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_in_bitsignaltemp),
        .stall_in(redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_draw_box_18_draw_box100_q),
        .valid_out(redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_out_bitsignaltemp),
        .stall_out(redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_stall_out_bitsignaltemp),
        .data_out(redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo(BITJOIN,1122)
    assign bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_q = redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo(BITSELECT,1123)
    assign bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_q[0:0]);

    // i_first_cleanup114_xor124_or_draw_box104(LOGICAL,45)@250 + 1
    assign i_first_cleanup114_xor124_or_draw_box104_qi = bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp3110479_draw_box103_out_dest_data_out_11_0_66_fifo_b | bubble_select_redist26_i_xor115_draw_box2_q_66_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_first_cleanup114_xor124_or_draw_box104_delay ( .xin(i_first_cleanup114_xor124_or_draw_box104_qi), .xout(i_first_cleanup114_xor124_or_draw_box104_q), .ena(SE_i_first_cleanup114_xor124_or_draw_box104_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo(STALLFIFO,821)
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_in = SE_i_first_cleanup114_xor124_or_draw_box104_V0;
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_in = SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall;
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_data_in = i_first_cleanup114_xor124_or_draw_box104_q;
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_in_bitsignaltemp = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_in[0];
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_in_bitsignaltemp = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_in[0];
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_out[0] = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_out_bitsignaltemp;
    assign redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_out[0] = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo (
        .valid_in(redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup114_xor124_or_draw_box104_q),
        .valid_out(redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo(STALLENABLE,1569)
    // Valid signal propagation
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_V0 = SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall = i_llvm_fpga_mem_memdep_15_draw_box105_out_o_stall | ~ (SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and0 = redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_valid_out;
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and1 = redist29_i_reduction_draw_box_18_draw_box100_q_124_fifo_valid_out & SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and0;
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and2 = redist7_i_arrayidx81_draw_box0_dupName_0_trunc_sel_x_b_31_fifo_valid_out & SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and1;
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and3 = i_llvm_fpga_ffwd_dest_f32_b11372_draw_box102_out_valid_out & SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and2;
    assign SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_V1 & SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_and3;

    // i_llvm_fpga_mem_memdep_10_draw_box94(BLACKBOX,93)@282
    // in in_i_stall@20000000
    // out out_lsu_memdep_10_o_active@20000000
    // out out_memdep_10_draw_box_avm_address@20000000
    // out out_memdep_10_draw_box_avm_burstcount@20000000
    // out out_memdep_10_draw_box_avm_byteenable@20000000
    // out out_memdep_10_draw_box_avm_enable@20000000
    // out out_memdep_10_draw_box_avm_read@20000000
    // out out_memdep_10_draw_box_avm_write@20000000
    // out out_memdep_10_draw_box_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@313
    // out out_o_writeack@313
    draw_box_i_llvm_fpga_mem_memdep_10_0 thei_llvm_fpga_mem_memdep_10_draw_box94 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D0),
        .in_i_dependence(SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D1),
        .in_i_predicate(SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_backStall),
        .in_i_valid(SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_V0),
        .in_i_writedata(SR_SE_out_redist50_i_first_cleanup114_xor123_or_draw_box93_q_32_fifo_D3),
        .in_memdep_10_draw_box_avm_readdata(in_memdep_10_draw_box_avm_readdata),
        .in_memdep_10_draw_box_avm_readdatavalid(in_memdep_10_draw_box_avm_readdatavalid),
        .in_memdep_10_draw_box_avm_waitrequest(in_memdep_10_draw_box_avm_waitrequest),
        .in_memdep_10_draw_box_avm_writeack(in_memdep_10_draw_box_avm_writeack),
        .out_lsu_memdep_10_o_active(i_llvm_fpga_mem_memdep_10_draw_box94_out_lsu_memdep_10_o_active),
        .out_memdep_10_draw_box_avm_address(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_address),
        .out_memdep_10_draw_box_avm_burstcount(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_burstcount),
        .out_memdep_10_draw_box_avm_byteenable(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_byteenable),
        .out_memdep_10_draw_box_avm_enable(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_enable),
        .out_memdep_10_draw_box_avm_read(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_read),
        .out_memdep_10_draw_box_avm_write(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_write),
        .out_memdep_10_draw_box_avm_writedata(i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_10_draw_box94_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_10_draw_box94_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_10_draw_box94_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_10_draw_box94(STALLENABLE,1213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall) & SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid) | SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed1 = (~ (SE_out_redist49_i_first_cleanup114_xor124_or_draw_box104_q_63_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid) | SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_StallValid = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_backStall & SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_toReg0 = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_StallValid & SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_toReg1 = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_StallValid & SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_or0 = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_consumed1 & SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_backStall = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_V0 = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_V1 = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_wireValid = i_llvm_fpga_mem_memdep_10_draw_box94_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95(STALLENABLE,1248)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall = i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_and0 = SE_out_i_llvm_fpga_mem_memdep_10_draw_box94_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_wireValid = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95(STALLENABLE,1249)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_wireValid = i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_10_draw_box94(BITJOIN,900)
    assign bubble_join_i_llvm_fpga_mem_memdep_10_draw_box94_q = i_llvm_fpga_mem_memdep_10_draw_box94_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_10_draw_box94(BITSELECT,901)
    assign bubble_select_i_llvm_fpga_mem_memdep_10_draw_box94_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_10_draw_box94_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95(BLACKBOX,111)@313
    // in in_stall_in@20000000
    // out out_data_out@314
    // out out_feedback_out_13@20000000
    // out out_feedback_valid_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@314
    draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_0 thei_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_10_draw_box94_b),
        .in_feedback_stall_in_13(i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_feedback_stall_out_13),
        .in_keep_going109(bubble_select_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_V0),
        .out_data_out(),
        .out_feedback_out_13(i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_feedback_out_13),
        .out_feedback_valid_out_13(i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_feedback_valid_out_13),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48(BLACKBOX,100)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_stall_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_0 thei_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48 (
        .in_data_in(GND_q),
        .in_dir(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .in_feedback_in_13(i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_feedback_out_13),
        .in_feedback_valid_in_13(i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_out_feedback_valid_out_13),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_backStall),
        .in_valid_in(SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_data_out),
        .out_feedback_stall_out_13(i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_feedback_stall_out_13),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48(BITJOIN,923)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_q = i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48(BITSELECT,924)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73(BITJOIN,938)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_q = i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73(BITSELECT,939)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_q[0:0]);

    // i_reduction_draw_box_8_draw_box75(LOGICAL,158)@189
    assign i_reduction_draw_box_8_draw_box75_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50(BITJOIN,926)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_q = i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50(BITSELECT,927)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_q[0:0]);

    // i_reduction_draw_box_9_draw_box76(LOGICAL,159)@189
    assign i_reduction_draw_box_9_draw_box76_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_b | i_reduction_draw_box_8_draw_box75_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52(BITJOIN,929)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_q = i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52(BITSELECT,930)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_q[0:0]);

    // i_reduction_draw_box_10_draw_box77(LOGICAL,140)@189 + 1
    assign i_reduction_draw_box_10_draw_box77_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_b | i_reduction_draw_box_9_draw_box76_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_draw_box_10_draw_box77_delay ( .xin(i_reduction_draw_box_10_draw_box77_qi), .xout(i_reduction_draw_box_10_draw_box77_q), .ena(SE_i_reduction_draw_box_10_draw_box77_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo(STALLENABLE,1530)
    // Valid signal propagation
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_V0 = SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall = i_llvm_fpga_mem_memdep_5_draw_box82_out_o_stall | ~ (SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and0 = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_out;
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and1 = SE_redist20_bgTrunc_i_add57_draw_box70_sel_x_b_1_0_V0 & SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and0;
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and2 = i_llvm_fpga_ffwd_dest_f32_g11268_draw_box79_out_valid_out & SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and1;
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and3 = SE_redist3_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_draw_box24_aunroll_x_out_dest_data_out_0_0_2_tpl_62_0_V0 & SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and2;
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_1_draw_box68_V1 & SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and3;
    assign SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_wireValid = SE_i_first_cleanup114_xor122_or_draw_box81_V0 & SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_and4;

    // redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo(STALLFIFO,796)
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_in = SE_i_reduction_draw_box_10_draw_box77_V0;
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_in = SE_out_redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_backStall;
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_data_in = i_reduction_draw_box_10_draw_box77_q;
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_in_bitsignaltemp = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_in[0];
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_in_bitsignaltemp = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_in[0];
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_out[0] = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_out_bitsignaltemp;
    assign redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_out[0] = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist31_i_reduction_draw_box_10_draw_box77_q_62_fifo (
        .valid_in(redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_draw_box_10_draw_box77_q),
        .valid_out(redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52(STALLENABLE,1231)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg4 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed0 = (~ (SE_i_reduction_draw_box_10_draw_box77_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed1 = (~ (SE_i_reduction_draw_box_14_draw_box89_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed2 = (~ (SE_i_reduction_draw_box_18_draw_box100_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed3 = (~ (SE_i_reduction_draw_box_0_draw_box47_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg3;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed4 = (~ (SE_i_reduction_draw_box_6_draw_box63_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed3;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_toReg4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_consumed4 & SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_or3);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg3);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_wireValid = i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_valid_out;

    // SE_i_reduction_draw_box_10_draw_box77(STALLENABLE,1281)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_10_draw_box77_V0 = SE_i_reduction_draw_box_10_draw_box77_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_draw_box_10_draw_box77_s_tv_0 = redist31_i_reduction_draw_box_10_draw_box77_q_62_fifo_stall_out & SE_i_reduction_draw_box_10_draw_box77_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_draw_box_10_draw_box77_backEN = ~ (SE_i_reduction_draw_box_10_draw_box77_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_draw_box_10_draw_box77_and0 = SE_i_reduction_draw_box_8_draw_box75_V0 & SE_i_reduction_draw_box_10_draw_box77_backEN;
    assign SE_i_reduction_draw_box_10_draw_box77_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_V0 & SE_i_reduction_draw_box_10_draw_box77_and0;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_10_draw_box77_backStall = ~ (SE_i_reduction_draw_box_10_draw_box77_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_10_draw_box77_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_draw_box_10_draw_box77_backEN == 1'b0)
            begin
                SE_i_reduction_draw_box_10_draw_box77_R_v_0 <= SE_i_reduction_draw_box_10_draw_box77_R_v_0 & SE_i_reduction_draw_box_10_draw_box77_s_tv_0;
            end
            else
            begin
                SE_i_reduction_draw_box_10_draw_box77_R_v_0 <= SE_i_reduction_draw_box_10_draw_box77_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50(STALLENABLE,1229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed0 = (~ (SE_i_reduction_draw_box_13_draw_box88_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed1 = (~ (SE_i_reduction_draw_box_0_draw_box47_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed2 = (~ (SE_i_reduction_draw_box_5_draw_box62_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed3 = (~ (SE_i_reduction_draw_box_8_draw_box75_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_wireValid = i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48(STALLENABLE,1227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed0 = (~ (SE_i_reduction_draw_box_0_draw_box47_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed1 = (~ (SE_i_reduction_draw_box_4_draw_box61_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed2 = (~ (SE_i_reduction_draw_box_8_draw_box75_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_wireValid = i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_valid_out;

    // SE_i_reduction_draw_box_8_draw_box75(STALLENABLE,1299)
    // Valid signal propagation
    assign SE_i_reduction_draw_box_8_draw_box75_V0 = SE_i_reduction_draw_box_8_draw_box75_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_8_draw_box75_backStall = SE_i_reduction_draw_box_10_draw_box77_backStall | ~ (SE_i_reduction_draw_box_8_draw_box75_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_8_draw_box75_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_V2;
    assign SE_i_reduction_draw_box_8_draw_box75_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_V1 & SE_i_reduction_draw_box_8_draw_box75_and0;
    assign SE_i_reduction_draw_box_8_draw_box75_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_V3 & SE_i_reduction_draw_box_8_draw_box75_and1;

    // SE_i_reduction_draw_box_12_draw_box87(STALLENABLE,1283)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_draw_box_12_draw_box87_fromReg0 <= '0;
            SE_i_reduction_draw_box_12_draw_box87_fromReg1 <= '0;
            SE_i_reduction_draw_box_12_draw_box87_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_draw_box_12_draw_box87_fromReg0 <= SE_i_reduction_draw_box_12_draw_box87_toReg0;
            // Successor 1
            SE_i_reduction_draw_box_12_draw_box87_fromReg1 <= SE_i_reduction_draw_box_12_draw_box87_toReg1;
            // Successor 2
            SE_i_reduction_draw_box_12_draw_box87_fromReg2 <= SE_i_reduction_draw_box_12_draw_box87_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_draw_box_12_draw_box87_consumed0 = (~ (SE_i_reduction_draw_box_13_draw_box88_backStall) & SE_i_reduction_draw_box_12_draw_box87_wireValid) | SE_i_reduction_draw_box_12_draw_box87_fromReg0;
    assign SE_i_reduction_draw_box_12_draw_box87_consumed1 = (~ (SE_i_reduction_draw_box_17_draw_box99_backStall) & SE_i_reduction_draw_box_12_draw_box87_wireValid) | SE_i_reduction_draw_box_12_draw_box87_fromReg1;
    assign SE_i_reduction_draw_box_12_draw_box87_consumed2 = (~ (SE_i_reduction_draw_box_22_draw_box110_backStall) & SE_i_reduction_draw_box_12_draw_box87_wireValid) | SE_i_reduction_draw_box_12_draw_box87_fromReg2;
    // Consuming
    assign SE_i_reduction_draw_box_12_draw_box87_StallValid = SE_i_reduction_draw_box_12_draw_box87_backStall & SE_i_reduction_draw_box_12_draw_box87_wireValid;
    assign SE_i_reduction_draw_box_12_draw_box87_toReg0 = SE_i_reduction_draw_box_12_draw_box87_StallValid & SE_i_reduction_draw_box_12_draw_box87_consumed0;
    assign SE_i_reduction_draw_box_12_draw_box87_toReg1 = SE_i_reduction_draw_box_12_draw_box87_StallValid & SE_i_reduction_draw_box_12_draw_box87_consumed1;
    assign SE_i_reduction_draw_box_12_draw_box87_toReg2 = SE_i_reduction_draw_box_12_draw_box87_StallValid & SE_i_reduction_draw_box_12_draw_box87_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_draw_box_12_draw_box87_or0 = SE_i_reduction_draw_box_12_draw_box87_consumed0;
    assign SE_i_reduction_draw_box_12_draw_box87_or1 = SE_i_reduction_draw_box_12_draw_box87_consumed1 & SE_i_reduction_draw_box_12_draw_box87_or0;
    assign SE_i_reduction_draw_box_12_draw_box87_wireStall = ~ (SE_i_reduction_draw_box_12_draw_box87_consumed2 & SE_i_reduction_draw_box_12_draw_box87_or1);
    assign SE_i_reduction_draw_box_12_draw_box87_backStall = SE_i_reduction_draw_box_12_draw_box87_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_draw_box_12_draw_box87_V0 = SE_i_reduction_draw_box_12_draw_box87_wireValid & ~ (SE_i_reduction_draw_box_12_draw_box87_fromReg0);
    assign SE_i_reduction_draw_box_12_draw_box87_V1 = SE_i_reduction_draw_box_12_draw_box87_wireValid & ~ (SE_i_reduction_draw_box_12_draw_box87_fromReg1);
    assign SE_i_reduction_draw_box_12_draw_box87_V2 = SE_i_reduction_draw_box_12_draw_box87_wireValid & ~ (SE_i_reduction_draw_box_12_draw_box87_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_draw_box_12_draw_box87_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_V1;
    assign SE_i_reduction_draw_box_12_draw_box87_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_V0 & SE_i_reduction_draw_box_12_draw_box87_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73(STALLENABLE,1237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed0 = (~ (SE_i_reduction_draw_box_12_draw_box87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed1 = (~ (SE_i_reduction_draw_box_8_draw_box75_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_wireValid = i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_valid_out;

    // redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0(REG,772)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b1)
        begin
            redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q <= $unsigned(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73(BLACKBOX,105)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_stall_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_0 thei_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73 (
        .in_data_in(GND_q),
        .in_dir(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .in_feedback_in_10(i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_feedback_out_10),
        .in_feedback_valid_in_10(i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_feedback_valid_out_10),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_backStall),
        .in_valid_in(SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_data_out),
        .out_feedback_stall_out_10(i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_feedback_stall_out_10),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_draw_box57(BITJOIN,916)
    assign bubble_join_i_llvm_fpga_mem_memdep_draw_box57_q = i_llvm_fpga_mem_memdep_draw_box57_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_draw_box57(BITSELECT,917)
    assign bubble_select_i_llvm_fpga_mem_memdep_draw_box57_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_draw_box57_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74(BLACKBOX,116)@220
    // in in_stall_in@20000000
    // out out_data_out@221
    // out out_feedback_out_10@20000000
    // out out_feedback_valid_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@221
    draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_0 thei_llvm_fpga_push_i1_memdep_phi_push10_draw_box74 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_draw_box57_b),
        .in_feedback_stall_in_10(i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_feedback_stall_out_10),
        .in_keep_going109(bubble_select_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_V0),
        .out_data_out(),
        .out_feedback_out_10(i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_feedback_out_10),
        .out_feedback_valid_out_10(i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_feedback_valid_out_10),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_draw_box57(STALLENABLE,1223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_draw_box57_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_draw_box57_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall) & SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid) | SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed1 = (~ (SR_SE_out_redist43_i_llvm_fpga_ffwd_dest_i1_cmp3110482_draw_box66_out_dest_data_out_11_0_36_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid) | SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_StallValid = SE_out_i_llvm_fpga_mem_memdep_draw_box57_backStall & SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_toReg0 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_StallValid & SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_toReg1 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_StallValid & SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_or0 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_draw_box57_consumed1 & SE_out_i_llvm_fpga_mem_memdep_draw_box57_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_backStall = SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_V0 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_V1 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_draw_box57_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_draw_box57_wireValid = i_llvm_fpga_mem_memdep_draw_box57_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74(STALLENABLE,1258)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall = i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_and0 = SE_out_i_llvm_fpga_mem_memdep_draw_box57_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_wireValid = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_and0;

    // SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo(STALLENABLE,1539)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg0 <= SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg1 <= SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push10_draw_box74_backStall) & SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid) | SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed1 = (~ (redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_out) & SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid) | SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_StallValid = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_backStall & SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid;
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_toReg0 = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_StallValid & SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed0;
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_toReg1 = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_StallValid & SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_or0 = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed0;
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireStall = ~ (SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_consumed1 & SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_or0);
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_backStall = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_V0 = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid & ~ (SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_V1 = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid & ~ (SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_wireValid = redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_valid_out;

    // redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo(STALLFIFO,804)
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_in = SE_out_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_V1;
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_in = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_backStall;
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_data_in = bubble_select_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_b;
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_in_bitsignaltemp = redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_in[0];
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_in_bitsignaltemp = redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_in[0];
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_out[0] = redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_out_bitsignaltemp;
    assign redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_out[0] = redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo (
        .valid_in(redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_b),
        .valid_out(redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo(BITJOIN,1098)
    assign bubble_join_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_q = redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_data_out;

    // bubble_select_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo(BITSELECT,1099)
    assign bubble_select_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_b = $unsigned(bubble_join_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_q[0:0]);

    // SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo(STALLENABLE,1541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg0 <= '0;
            SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg0 <= SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_toReg0;
            // Successor 1
            SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg1 <= SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi2_push11_draw_box69_backStall) & SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid) | SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg0;
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed1 = (~ (redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_out) & SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid) | SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg1;
    // Consuming
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_StallValid = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_backStall & SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid;
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_toReg0 = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_StallValid & SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed0;
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_toReg1 = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_StallValid & SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_or0 = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed0;
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireStall = ~ (SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_consumed1 & SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_or0);
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_backStall = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_V0 = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid & ~ (SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg0);
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_V1 = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid & ~ (SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_wireValid = redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_valid_out;

    // redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo(STALLFIFO,805)
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_in = SE_out_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_V1;
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_in = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_backStall;
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_data_in = bubble_select_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_b;
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_in_bitsignaltemp = redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_in[0];
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_in_bitsignaltemp = redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_in[0];
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_out[0] = redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_out[0] = redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo (
        .valid_in(redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist36_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_63_fifo_b),
        .valid_out(redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo(BITJOIN,1101)
    assign bubble_join_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_q = redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_data_out;

    // bubble_select_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo(BITSELECT,1102)
    assign bubble_select_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_b = $unsigned(bubble_join_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_q[0:0]);

    // SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo(STALLENABLE,1543)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg0 <= '0;
            SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg0 <= SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_toReg0;
            // Successor 1
            SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg1 <= SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi6_push12_draw_box83_backStall) & SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid) | SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg0;
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed1 = (~ (redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_out) & SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid) | SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg1;
    // Consuming
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_StallValid = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_backStall & SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid;
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_toReg0 = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_StallValid & SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed0;
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_toReg1 = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_StallValid & SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_or0 = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed0;
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireStall = ~ (SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_consumed1 & SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_or0);
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_backStall = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_V0 = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid & ~ (SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg0);
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_V1 = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid & ~ (SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_wireValid = redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_valid_out;

    // redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo(STALLFIFO,806)
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_in = SE_out_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_V1;
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_in = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_backStall;
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_data_in = bubble_select_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_b;
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_in_bitsignaltemp = redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_in[0];
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_in_bitsignaltemp = redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_in[0];
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_out[0] = redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_out_bitsignaltemp;
    assign redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_out[0] = redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo (
        .valid_in(redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist37_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_94_fifo_b),
        .valid_out(redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo(BITJOIN,1104)
    assign bubble_join_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_q = redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_data_out;

    // bubble_select_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo(BITSELECT,1105)
    assign bubble_select_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_b = $unsigned(bubble_join_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_q[0:0]);

    // SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo(STALLENABLE,1545)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg0 <= '0;
            SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg0 <= SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_toReg0;
            // Successor 1
            SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg1 <= SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi11_push13_draw_box95_backStall) & SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid) | SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg0;
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed1 = (~ (redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_out) & SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid) | SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg1;
    // Consuming
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_StallValid = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_backStall & SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid;
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_toReg0 = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_StallValid & SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed0;
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_toReg1 = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_StallValid & SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_or0 = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed0;
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireStall = ~ (SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_consumed1 & SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_or0);
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_backStall = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_V0 = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid & ~ (SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg0);
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_V1 = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid & ~ (SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_wireValid = redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_valid_out;

    // redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo(STALLFIFO,807)
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_in = SE_out_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_V1;
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_in = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_backStall;
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_data_in = bubble_select_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_b;
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_in_bitsignaltemp = redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_in[0];
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_in_bitsignaltemp = redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_in[0];
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_out[0] = redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_out_bitsignaltemp;
    assign redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_out[0] = redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo (
        .valid_in(redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist38_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_125_fifo_b),
        .valid_out(redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo(BITJOIN,1107)
    assign bubble_join_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_q = redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_data_out;

    // bubble_select_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo(BITSELECT,1108)
    assign bubble_select_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_b = $unsigned(bubble_join_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_q[0:0]);

    // SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo(STALLENABLE,1547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg0 <= '0;
            SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg0 <= SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_toReg0;
            // Successor 1
            SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg1 <= SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi16_push14_draw_box106_backStall) & SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid) | SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg0;
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed1 = (~ (redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_out) & SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid) | SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg1;
    // Consuming
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_StallValid = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_backStall & SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid;
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_toReg0 = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_StallValid & SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed0;
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_toReg1 = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_StallValid & SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_or0 = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed0;
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireStall = ~ (SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_consumed1 & SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_or0);
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_backStall = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_V0 = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid & ~ (SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg0);
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_V1 = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid & ~ (SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_wireValid = redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_valid_out;

    // redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo(STALLFIFO,808)
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_in = SE_out_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_V1;
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_in = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_backStall;
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_data_in = bubble_select_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_b;
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_in_bitsignaltemp = redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_in[0];
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_in_bitsignaltemp = redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_in[0];
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_out[0] = redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_out_bitsignaltemp;
    assign redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_out[0] = redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo (
        .valid_in(redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_in_bitsignaltemp),
        .stall_in(redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist39_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_156_fifo_b),
        .valid_out(redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_out_bitsignaltemp),
        .stall_out(redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_stall_out_bitsignaltemp),
        .data_out(redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo(BITJOIN,1110)
    assign bubble_join_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_q = redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_data_out;

    // bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo(BITSELECT,1111)
    assign bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b = $unsigned(bubble_join_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_q[0:0]);

    // rightShiftStage0Idx1Rng1_uid652_i_next_initerations108_draw_box0_shift_x(BITSELECT,651)@374
    assign rightShiftStage0Idx1Rng1_uid652_i_next_initerations108_draw_box0_shift_x_b = bubble_select_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_b[3:1];

    // rightShiftStage0Idx1_uid654_i_next_initerations108_draw_box0_shift_x(BITJOIN,653)@374
    assign rightShiftStage0Idx1_uid654_i_next_initerations108_draw_box0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid652_i_next_initerations108_draw_box0_shift_x_b};

    // redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo(STALLFIFO,773)
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_in = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V8;
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_in = SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_backStall;
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_data_in = redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q;
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_in_bitsignaltemp = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_in[0];
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_in_bitsignaltemp = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_in[0];
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_out[0] = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_out_bitsignaltemp;
    assign redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_out[0] = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(186),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo (
        .valid_in(redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_in_bitsignaltemp),
        .data_in(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .valid_out(redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo(STALLENABLE,1494)
    // Valid signal propagation
    assign SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_V0 = SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_backStall = i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_stall_out | ~ (SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_wireValid = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_valid_out;

    // SE_out_i_llvm_fpga_push_i4_initerations107_push16_draw_box7(STALLENABLE,1269)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i4_initerations107_push16_draw_box7_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i4_initerations107_push16_draw_box7_wireValid = i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_valid_out;

    // i_llvm_fpga_push_i4_initerations107_push16_draw_box7(BLACKBOX,121)@374
    // in in_stall_in@20000000
    // out out_data_out@375
    // out out_feedback_out_16@20000000
    // out out_feedback_valid_out_16@20000000
    // out out_stall_out@20000000
    // out out_valid_out@375
    draw_box_i_llvm_fpga_push_i4_initerations107_push16_0 thei_llvm_fpga_push_i4_initerations107_push16_draw_box7 (
        .in_data_in(SR_SE_i_next_initerations108_draw_box6_vt_join_D3),
        .in_feedback_stall_in_16(i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_feedback_stall_out_16),
        .in_keep_going109(SR_SE_i_next_initerations108_draw_box6_vt_join_D2),
        .in_stall_in(SE_out_i_llvm_fpga_push_i4_initerations107_push16_draw_box7_backStall),
        .in_valid_in(SE_i_next_initerations108_draw_box6_vt_join_V1),
        .out_data_out(),
        .out_feedback_out_16(i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_feedback_out_16),
        .out_feedback_valid_out_16(i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_feedback_valid_out_16),
        .out_stall_out(i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo(BITJOIN,1050)
    assign bubble_join_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_q = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_data_out;

    // bubble_select_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo(BITSELECT,1051)
    assign bubble_select_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_b = $unsigned(bubble_join_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_q[0:0]);

    // c_i4_7136(CONSTANT,24)
    assign c_i4_7136_q = $unsigned(4'b0111);

    // i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5(BLACKBOX,109)@373
    // in in_stall_in@20000000
    // out out_data_out@374
    // out out_feedback_stall_out_16@20000000
    // out out_stall_out@20000000
    // out out_valid_out@374
    draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_0 thei_llvm_fpga_pop_i4_initerations107_pop16_draw_box5 (
        .in_data_in(c_i4_7136_q),
        .in_dir(bubble_select_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_b),
        .in_feedback_in_16(i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_feedback_out_16),
        .in_feedback_valid_in_16(i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_feedback_valid_out_16),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_backStall),
        .in_valid_in(SE_out_redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_data_out),
        .out_feedback_stall_out_16(i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_feedback_stall_out_16),
        .out_stall_out(i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5(BITJOIN,951)
    assign bubble_join_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_q = i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5(BITSELECT,952)
    assign bubble_select_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_b = $unsigned(bubble_join_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_q[3:0]);

    // rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x(MUX,655)@374
    assign rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_s or bubble_select_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_b or rightShiftStage0Idx1_uid654_i_next_initerations108_draw_box0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_s)
            1'b0 : rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_q = bubble_select_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_b;
            1'b1 : rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_q = rightShiftStage0Idx1_uid654_i_next_initerations108_draw_box0_shift_x_q;
            default : rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_q = 4'b0;
        endcase
    end

    // i_next_initerations108_draw_box6_vt_select_2(BITSELECT,136)@374
    assign i_next_initerations108_draw_box6_vt_select_2_b = rightShiftStage0_uid656_i_next_initerations108_draw_box0_shift_x_q[2:0];

    // i_next_initerations108_draw_box6_vt_join(BITJOIN,135)@374
    assign i_next_initerations108_draw_box6_vt_join_q = {GND_q, i_next_initerations108_draw_box6_vt_select_2_b};

    // i_last_initeration110_draw_box8_sel_x(BITSELECT,427)@374
    assign i_last_initeration110_draw_box8_sel_x_b = i_next_initerations108_draw_box6_vt_join_q[0:0];

    // SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5(STALLENABLE,1245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg0 <= SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg1 <= SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backStall) & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid) | SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed1 = (~ (SR_SE_i_next_initerations108_draw_box6_vt_join_backStall) & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid) | SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_StallValid = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_backStall & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid;
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_toReg0 = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_StallValid & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_toReg1 = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_StallValid & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_or0 = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireStall = ~ (SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_consumed1 & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_or0);
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_backStall = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_V0 = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_V1 = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_wireValid = i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_out_valid_out;

    // SE_i_next_initerations108_draw_box6_vt_join(STALLENABLE,1276)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_initerations108_draw_box6_vt_join_fromReg0 <= '0;
            SE_i_next_initerations108_draw_box6_vt_join_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_next_initerations108_draw_box6_vt_join_fromReg0 <= SE_i_next_initerations108_draw_box6_vt_join_toReg0;
            // Successor 1
            SE_i_next_initerations108_draw_box6_vt_join_fromReg1 <= SE_i_next_initerations108_draw_box6_vt_join_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_next_initerations108_draw_box6_vt_join_consumed0 = (~ (i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_stall_out) & SE_i_next_initerations108_draw_box6_vt_join_wireValid) | SE_i_next_initerations108_draw_box6_vt_join_fromReg0;
    assign SE_i_next_initerations108_draw_box6_vt_join_consumed1 = (~ (i_llvm_fpga_push_i4_initerations107_push16_draw_box7_out_stall_out) & SE_i_next_initerations108_draw_box6_vt_join_wireValid) | SE_i_next_initerations108_draw_box6_vt_join_fromReg1;
    // Consuming
    assign SE_i_next_initerations108_draw_box6_vt_join_StallValid = SE_i_next_initerations108_draw_box6_vt_join_backStall & SE_i_next_initerations108_draw_box6_vt_join_wireValid;
    assign SE_i_next_initerations108_draw_box6_vt_join_toReg0 = SE_i_next_initerations108_draw_box6_vt_join_StallValid & SE_i_next_initerations108_draw_box6_vt_join_consumed0;
    assign SE_i_next_initerations108_draw_box6_vt_join_toReg1 = SE_i_next_initerations108_draw_box6_vt_join_StallValid & SE_i_next_initerations108_draw_box6_vt_join_consumed1;
    // Backward Stall generation
    assign SE_i_next_initerations108_draw_box6_vt_join_or0 = SE_i_next_initerations108_draw_box6_vt_join_consumed0;
    assign SE_i_next_initerations108_draw_box6_vt_join_wireStall = ~ (SE_i_next_initerations108_draw_box6_vt_join_consumed1 & SE_i_next_initerations108_draw_box6_vt_join_or0);
    assign SE_i_next_initerations108_draw_box6_vt_join_backStall = SE_i_next_initerations108_draw_box6_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_next_initerations108_draw_box6_vt_join_V0 = SE_i_next_initerations108_draw_box6_vt_join_wireValid & ~ (SE_i_next_initerations108_draw_box6_vt_join_fromReg0);
    assign SE_i_next_initerations108_draw_box6_vt_join_V1 = SE_i_next_initerations108_draw_box6_vt_join_wireValid & ~ (SE_i_next_initerations108_draw_box6_vt_join_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_next_initerations108_draw_box6_vt_join_wireValid = SR_SE_i_next_initerations108_draw_box6_vt_join_V;

    // SR_SE_i_next_initerations108_draw_box6_vt_join(STALLREG,2073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid <= 1'b0;
            SR_SE_i_next_initerations108_draw_box6_vt_join_r_data0 <= 1'bx;
            SR_SE_i_next_initerations108_draw_box6_vt_join_r_data1 <= 1'bx;
            SR_SE_i_next_initerations108_draw_box6_vt_join_r_data2 <= 1'bx;
            SR_SE_i_next_initerations108_draw_box6_vt_join_r_data3 <= 4'bxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid <= SE_i_next_initerations108_draw_box6_vt_join_backStall & (SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid | SR_SE_i_next_initerations108_draw_box6_vt_join_i_valid);

            if (SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_next_initerations108_draw_box6_vt_join_r_data0 <= i_last_initeration110_draw_box8_sel_x_b;
                SR_SE_i_next_initerations108_draw_box6_vt_join_r_data1 <= $unsigned(bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b);
                SR_SE_i_next_initerations108_draw_box6_vt_join_r_data2 <= $unsigned(bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b);
                SR_SE_i_next_initerations108_draw_box6_vt_join_r_data3 <= i_next_initerations108_draw_box6_vt_join_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_and0 = SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_V1;
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_i_valid = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_V0 & SR_SE_i_next_initerations108_draw_box6_vt_join_and0;
    // Stall signal propagation
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_backStall = SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid | ~ (SR_SE_i_next_initerations108_draw_box6_vt_join_i_valid);

    // Valid
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_V = SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid : SR_SE_i_next_initerations108_draw_box6_vt_join_i_valid;

    // Data0
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_D0 = SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations108_draw_box6_vt_join_r_data0 : i_last_initeration110_draw_box8_sel_x_b;
    // Data1
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_D1 = SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations108_draw_box6_vt_join_r_data1 : bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b;
    // Data2
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_D2 = SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations108_draw_box6_vt_join_r_data2 : bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b;
    // Data3
    assign SR_SE_i_next_initerations108_draw_box6_vt_join_D3 = SR_SE_i_next_initerations108_draw_box6_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations108_draw_box6_vt_join_r_data3 : i_next_initerations108_draw_box6_vt_join_q;

    // SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo(STALLENABLE,1549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg0 <= '0;
            SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg0 <= SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_toReg0;
            // Successor 1
            SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg1 <= SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed0 = (~ (SR_SE_i_next_initerations108_draw_box6_vt_join_backStall) & SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid) | SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg0;
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed1 = (~ (SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backStall) & SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid) | SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg1;
    // Consuming
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_StallValid = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_backStall & SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid;
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_toReg0 = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_StallValid & SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed0;
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_toReg1 = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_StallValid & SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_or0 = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed0;
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireStall = ~ (SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_consumed1 & SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_or0);
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_backStall = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_V0 = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid & ~ (SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg0);
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_V1 = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid & ~ (SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_wireValid = redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_valid_out;

    // SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0(STALLREG,2074)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid <= 1'b0;
            SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid <= SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backStall & (SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid | SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_i_valid);

            if (SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_data0 <= $unsigned(bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_i_valid = SE_out_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backStall = SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid | ~ (SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_i_valid);

    // Valid
    assign SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_V = SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid == 1'b1 ? SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid : SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_i_valid;

    assign SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_D0 = SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_valid == 1'b1 ? SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_r_data0 : bubble_select_redist40_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_186_fifo_b;

    // redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0(REG,809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backEN == 1'b1)
        begin
            redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_q <= $unsigned(SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_D0);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52(BLACKBOX,102)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_stall_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_0 thei_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52 (
        .in_data_in(GND_q),
        .in_dir(redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q),
        .in_feedback_in_15(i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_feedback_out_15),
        .in_feedback_valid_in_15(i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_feedback_valid_out_15),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_backStall),
        .in_valid_in(SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_data_out),
        .out_feedback_stall_out_15(i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_feedback_stall_out_15),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_20_draw_box115(BITJOIN,909)
    assign bubble_join_i_llvm_fpga_mem_memdep_20_draw_box115_q = i_llvm_fpga_mem_memdep_20_draw_box115_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115(BITSELECT,910)
    assign bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_20_draw_box115_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116(BLACKBOX,113)@375
    // in in_stall_in@20000000
    // out out_data_out@376
    // out out_feedback_out_15@20000000
    // out out_feedback_valid_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@376
    draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_0 thei_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_b),
        .in_feedback_stall_in_15(i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_feedback_stall_out_15),
        .in_keep_going109(redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_backStall),
        .in_valid_in(SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_V0),
        .out_data_out(),
        .out_feedback_out_15(i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_feedback_out_15),
        .out_feedback_valid_out_15(i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_feedback_valid_out_15),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0(STALLENABLE,1550)
    // Valid signal propagation
    assign SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_V0 = SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0;
    // Stall signal propagation
    assign SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_s_tv_0 = SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_backStall & SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0;
    // Backward Enable generation
    assign SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backEN = ~ (SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_v_s_0 = SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backEN & SR_SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_V;
    // Backward Stall generation
    assign SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backStall = ~ (SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_backEN == 1'b0)
            begin
                SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0 <= SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0 & SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_s_tv_0;
            end
            else
            begin
                SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_R_v_0 <= SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_v_s_0;
            end

        end
    end

    // SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115(STALLENABLE,1693)
    // Valid signal propagation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_V0 = SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid;
    // Backward Stall generation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_backStall = i_llvm_fpga_push_i1_memdep_phi21_push15_draw_box116_out_stall_out | ~ (SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid);
    // Computing multiple Valid(s)
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_and0 = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_V1;
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid = SE_redist41_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_187_0_V0 & SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112(BITJOIN,824)
    assign bubble_join_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_q = i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112(BITSELECT,825)
    assign bubble_select_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_q[31:0]);

    // bubble_join_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo(BITJOIN,1128)
    assign bubble_join_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_q = redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_data_out;

    // bubble_select_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo(BITSELECT,1129)
    assign bubble_select_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_b = $unsigned(bubble_join_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_q[0:0]);

    // bubble_join_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo(BITJOIN,1080)
    assign bubble_join_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_q = redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_data_out;

    // bubble_select_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo(BITSELECT,1081)
    assign bubble_select_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_b = $unsigned(bubble_join_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_q[0:0]);

    // i_reduction_draw_box_23_draw_box111(LOGICAL,151)@344
    assign i_reduction_draw_box_23_draw_box111_q = bubble_select_i_llvm_fpga_mem_memdep_15_draw_box105_b | bubble_select_redist28_i_reduction_draw_box_22_draw_box110_q_155_fifo_b;

    // bubble_join_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo(BITJOIN,1041)
    assign bubble_join_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_q = redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_data_out;

    // bubble_select_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo(BITSELECT,1042)
    assign bubble_select_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_b = $unsigned(bubble_join_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_20_draw_box115(BLACKBOX,96)@344
    // in in_i_stall@20000000
    // out out_lsu_memdep_20_o_active@20000000
    // out out_memdep_20_draw_box_avm_address@20000000
    // out out_memdep_20_draw_box_avm_burstcount@20000000
    // out out_memdep_20_draw_box_avm_byteenable@20000000
    // out out_memdep_20_draw_box_avm_enable@20000000
    // out out_memdep_20_draw_box_avm_read@20000000
    // out out_memdep_20_draw_box_avm_write@20000000
    // out out_memdep_20_draw_box_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@375
    // out out_o_writeack@375
    draw_box_i_llvm_fpga_mem_memdep_20_0 thei_llvm_fpga_mem_memdep_20_draw_box115 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist6_i_arrayidx92_draw_box0_dupName_0_trunc_sel_x_b_62_fifo_b),
        .in_i_dependence(i_reduction_draw_box_23_draw_box111_q),
        .in_i_predicate(bubble_select_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_backStall),
        .in_i_valid(SE_out_redist48_i_first_cleanup114_xor125_or_draw_box114_q_94_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_ffwd_dest_f32_b11371_draw_box112_b),
        .in_memdep_20_draw_box_avm_readdata(in_memdep_20_draw_box_avm_readdata),
        .in_memdep_20_draw_box_avm_readdatavalid(in_memdep_20_draw_box_avm_readdatavalid),
        .in_memdep_20_draw_box_avm_waitrequest(in_memdep_20_draw_box_avm_waitrequest),
        .in_memdep_20_draw_box_avm_writeack(in_memdep_20_draw_box_avm_writeack),
        .out_lsu_memdep_20_o_active(i_llvm_fpga_mem_memdep_20_draw_box115_out_lsu_memdep_20_o_active),
        .out_memdep_20_draw_box_avm_address(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_address),
        .out_memdep_20_draw_box_avm_burstcount(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_burstcount),
        .out_memdep_20_draw_box_avm_byteenable(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_byteenable),
        .out_memdep_20_draw_box_avm_enable(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_enable),
        .out_memdep_20_draw_box_avm_read(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_read),
        .out_memdep_20_draw_box_avm_write(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_write),
        .out_memdep_20_draw_box_avm_writedata(i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_20_draw_box115_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_20_draw_box115_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_20_draw_box115_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_20_draw_box115(STALLENABLE,1219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall) & SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid) | SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed1 = (~ (SE_bubble_select_i_llvm_fpga_mem_memdep_20_draw_box115_backStall) & SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid) | SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_StallValid = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_backStall & SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_toReg0 = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_StallValid & SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_toReg1 = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_StallValid & SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_or0 = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_consumed1 & SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_backStall = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_V0 = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_V1 = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_wireValid = i_llvm_fpga_mem_memdep_20_draw_box115_out_o_valid;

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg(STALLFIFO,2014)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg(STALLFIFO,2015)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_masked118_draw_box135(LOGICAL,122)@188 + 1
    assign i_masked118_draw_box135_qi = SR_SE_i_masked118_draw_box135_D0 & SR_SE_i_masked118_draw_box135_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked118_draw_box135_delay ( .xin(i_masked118_draw_box135_qi), .xout(i_masked118_draw_box135_q), .ena(SE_i_masked118_draw_box135_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_masked118_draw_box135(STALLENABLE,1270)
    // Valid signal propagation
    assign SE_i_masked118_draw_box135_V0 = SE_i_masked118_draw_box135_R_v_0;
    // Stall signal propagation
    assign SE_i_masked118_draw_box135_s_tv_0 = redist33_i_masked118_draw_box135_q_187_fifo_stall_out & SE_i_masked118_draw_box135_R_v_0;
    // Backward Enable generation
    assign SE_i_masked118_draw_box135_backEN = ~ (SE_i_masked118_draw_box135_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked118_draw_box135_v_s_0 = SE_i_masked118_draw_box135_backEN & SR_SE_i_masked118_draw_box135_V;
    // Backward Stall generation
    assign SE_i_masked118_draw_box135_backStall = ~ (SE_i_masked118_draw_box135_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked118_draw_box135_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked118_draw_box135_backEN == 1'b0)
            begin
                SE_i_masked118_draw_box135_R_v_0 <= SE_i_masked118_draw_box135_R_v_0 & SE_i_masked118_draw_box135_s_tv_0;
            end
            else
            begin
                SE_i_masked118_draw_box135_R_v_0 <= SE_i_masked118_draw_box135_v_s_0;
            end

        end
    end

    // redist33_i_masked118_draw_box135_q_187_fifo(STALLFIFO,798)
    assign redist33_i_masked118_draw_box135_q_187_fifo_valid_in = SE_i_masked118_draw_box135_V0;
    assign redist33_i_masked118_draw_box135_q_187_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign redist33_i_masked118_draw_box135_q_187_fifo_data_in = i_masked118_draw_box135_q;
    assign redist33_i_masked118_draw_box135_q_187_fifo_valid_in_bitsignaltemp = redist33_i_masked118_draw_box135_q_187_fifo_valid_in[0];
    assign redist33_i_masked118_draw_box135_q_187_fifo_stall_in_bitsignaltemp = redist33_i_masked118_draw_box135_q_187_fifo_stall_in[0];
    assign redist33_i_masked118_draw_box135_q_187_fifo_valid_out[0] = redist33_i_masked118_draw_box135_q_187_fifo_valid_out_bitsignaltemp;
    assign redist33_i_masked118_draw_box135_q_187_fifo_stall_out[0] = redist33_i_masked118_draw_box135_q_187_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(187),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist33_i_masked118_draw_box135_q_187_fifo (
        .valid_in(redist33_i_masked118_draw_box135_q_187_fifo_valid_in_bitsignaltemp),
        .stall_in(redist33_i_masked118_draw_box135_q_187_fifo_stall_in_bitsignaltemp),
        .data_in(i_masked118_draw_box135_q),
        .valid_out(redist33_i_masked118_draw_box135_q_187_fifo_valid_out_bitsignaltemp),
        .stall_out(redist33_i_masked118_draw_box135_q_187_fifo_stall_out_bitsignaltemp),
        .data_out(redist33_i_masked118_draw_box135_q_187_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131(BLACKBOX,88)@184
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_18_0@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_32_draw_box0 thei_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131 (
        .in_predicate_in(i_xor115_draw_box2_q),
        .in_src_data_in_18_0(i_unnamed_draw_box31_q),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_V0),
        .out_intel_reserved_ffwd_18_0(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_intel_reserved_ffwd_18_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131(STALLENABLE,1203)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_valid_out;

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg(STALLFIFO,2016)
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_V0;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(192),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg(STALLFIFO,2018)
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_V0;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(126),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg(STALLFIFO,2019)
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_V0;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(126),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg(STALLFIFO,2020)
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_V0;
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(126),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg(STALLFIFO,2021)
    assign bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V0;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg(STALLENABLE,2023)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_V0 = bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall & bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_v_s_0 = bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backEN & SE_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0 & bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1(STALLENABLE,1753)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_V0 = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and0 = bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_reg_V0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and1 = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and2 = bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and3 = bubble_out_i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and4 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and5 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and4;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and6 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and5;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and7 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and6;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and8 = redist33_i_masked118_draw_box135_q_187_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and7;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and9 = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and8;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and10 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and9;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_wireValid = SE_out_i_llvm_fpga_mem_memdep_20_draw_box115_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_and10;

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg(STALLFIFO,2017)
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_V0;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(192),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132(STALLENABLE,1205)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_1_reg_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_valid_out;

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18(BITJOIN,888)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_q = i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18(BITSELECT,889)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_q[31:0]);

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19(BITJOIN,860)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_q = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_dest_data_out_10_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19(BITSELECT,861)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_q[0:0]);

    // i_spec_select101_draw_box20(MUX,161)@184
    assign i_spec_select101_draw_box20_s = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_b;
    always @(i_spec_select101_draw_box20_s or c_i32_0143_q or bubble_select_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_b)
    begin
        unique case (i_spec_select101_draw_box20_s)
            1'b0 : i_spec_select101_draw_box20_q = c_i32_0143_q;
            1'b1 : i_spec_select101_draw_box20_q = bubble_select_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_b;
            default : i_spec_select101_draw_box20_q = 32'b0;
        endcase
    end

    // i_cmp26_draw_box32(COMPARE,39)@184
    assign i_cmp26_draw_box32_a = $unsigned({{2{i_spec_select101_draw_box20_q[31]}}, i_spec_select101_draw_box20_q});
    assign i_cmp26_draw_box32_b = $unsigned({{2{bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b[31]}}, bubble_select_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_b});
    assign i_cmp26_draw_box32_o = $unsigned($signed(i_cmp26_draw_box32_a) - $signed(i_cmp26_draw_box32_b));
    assign i_cmp26_draw_box32_c[0] = i_cmp26_draw_box32_o[33];

    // i_unnamed_draw_box34(MUX,165)@184
    assign i_unnamed_draw_box34_s = i_cmp26_draw_box32_c;
    always @(i_unnamed_draw_box34_s or bgTrunc_i_sub20_draw_box30_sel_x_b or i_spec_select101_draw_box20_q)
    begin
        unique case (i_unnamed_draw_box34_s)
            1'b0 : i_unnamed_draw_box34_q = bgTrunc_i_sub20_draw_box30_sel_x_b;
            1'b1 : i_unnamed_draw_box34_q = i_spec_select101_draw_box20_q;
            default : i_unnamed_draw_box34_q = 32'b0;
        endcase
    end

    // bubble_join_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0(BITJOIN,948)
    assign bubble_join_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_q = i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0(BITSELECT,949)
    assign bubble_select_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_b = $unsigned(bubble_join_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_q[3:0]);

    // i_first_cleanup114_draw_box1_sel_x(BITSELECT,420)@184
    assign i_first_cleanup114_draw_box1_sel_x_b = bubble_select_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_b[0:0];

    // i_xor115_draw_box2(LOGICAL,166)@184
    assign i_xor115_draw_box2_q = i_first_cleanup114_draw_box1_sel_x_b ^ VCC_q;

    // i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132(BLACKBOX,89)@184
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_19_0@20000000
    // out out_stall_out@20000000
    draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_33_draw_box0 thei_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132 (
        .in_predicate_in(i_xor115_draw_box2_q),
        .in_src_data_in_19_0(i_unnamed_draw_box34_q),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_V0),
        .out_intel_reserved_ffwd_19_0(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_intel_reserved_ffwd_19_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18(STALLENABLE,1199)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed0 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed1 = (~ (SE_i_mul40_draw_box38_im0_cma_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_and0 = i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_and1 = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box28_draw_box19_out_valid_out & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_wireValid = SE_out_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_draw_box26_aunroll_x_V1 & SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_and1;

    // SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132(STALLENABLE,1204)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_V0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y211060_draw_box18_V0;
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_wireValid = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V2 & SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_and0;

    // SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131(STALLENABLE,1202)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_V0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_y110859_draw_box21_V0;
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_wireValid = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V1 & SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_and0;

    // SE_out_i_llvm_fpga_push_i4_cleanups112_push17_draw_box129(STALLENABLE,1267)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_wireValid = i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_valid_out;

    // i_llvm_fpga_push_i4_cleanups112_push17_draw_box129(BLACKBOX,120)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_out_17@20000000
    // out out_feedback_valid_out_17@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_push_i4_cleanups112_push17_0 thei_llvm_fpga_push_i4_cleanups112_push17_draw_box129 (
        .in_data_in(SR_SE_i_or116_draw_box127_D0),
        .in_feedback_stall_in_17(i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_feedback_stall_out_17),
        .in_keep_going109(SR_SE_i_or116_draw_box127_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_backStall),
        .in_valid_in(SE_i_or116_draw_box127_V0),
        .out_data_out(),
        .out_feedback_out_17(i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_feedback_out_17),
        .out_feedback_valid_out_17(i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_feedback_valid_out_17),
        .out_stall_out(i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo(BITJOIN,1047)
    assign bubble_join_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_q = redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_data_out;

    // bubble_select_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo(BITSELECT,1048)
    assign bubble_select_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_b = $unsigned(bubble_join_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_q[0:0]);

    // i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0(BLACKBOX,108)@183
    // in in_stall_in@20000000
    // out out_data_out@184
    // out out_feedback_stall_out_17@20000000
    // out out_stall_out@20000000
    // out out_valid_out@184
    draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0 thei_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0 (
        .in_data_in(c_i4_7136_q),
        .in_dir(bubble_select_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_b),
        .in_feedback_in_17(i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_feedback_out_17),
        .in_feedback_valid_in_17(i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_feedback_valid_out_17),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_backStall),
        .in_valid_in(SE_out_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out),
        .out_feedback_stall_out_17(i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_feedback_stall_out_17),
        .out_stall_out(i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0(STALLENABLE,1243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg0 <= SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg1 <= SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg2 <= SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed0 = (~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed1 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed2 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_StallValid = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_backStall & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg0 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg1 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed1;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_toReg2 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_or0 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_or1 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed1 & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_or0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireStall = ~ (SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_consumed2 & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_or1);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_backStall = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V0 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V1 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V2 = SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_wireValid = i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_valid_out;

    // SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0(STALLENABLE,1478)
    // Valid signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_V0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_s_tv_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_v_s_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN & SE_out_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_V0;
    // Backward Stall generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backStall = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_s_tv_0;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_v_s_0;
            end

        end
    end

    // SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1(STALLENABLE,1479)
    // Valid signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_V0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_s_tv_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_v_s_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_V0;
    // Backward Stall generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backStall = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_s_tv_0;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_v_s_0;
            end

        end
    end

    // SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2(STALLENABLE,1480)
    // Valid signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_V0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_s_tv_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_v_s_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_V0;
    // Backward Stall generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backStall = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_s_tv_0;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_v_s_0;
            end

        end
    end

    // redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_0(REG,799)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_0_q <= $unsigned(4'b0000);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_0_q <= $unsigned(bubble_select_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_b);
        end
    end

    // redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_1(REG,800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_1_q <= $unsigned(4'b0000);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_1_q <= $unsigned(redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_2(REG,801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_2_q <= $unsigned(4'b0000);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_2_q <= $unsigned(redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_1_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3(REG,802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q <= $unsigned(4'b0000);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q <= $unsigned(redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_2_q);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123(BITJOIN,866)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_q = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123(BITSELECT,867)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_q[0:0]);

    // bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10(BITJOIN,891)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_q = i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_dest_data_out_13_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10(BITSELECT,892)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_q[32:0]);

    // bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11(BITJOIN,944)
    assign bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_q = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11(BITSELECT,945)
    assign bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_b = $unsigned(bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_q[32:0]);

    // i_fpga_indvars_iv_replace_phi_draw_box12(MUX,49)@188
    assign i_fpga_indvars_iv_replace_phi_draw_box12_s = redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_q;
    always @(i_fpga_indvars_iv_replace_phi_draw_box12_s or bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_b or bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_b)
    begin
        unique case (i_fpga_indvars_iv_replace_phi_draw_box12_s)
            1'b0 : i_fpga_indvars_iv_replace_phi_draw_box12_q = bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_b;
            1'b1 : i_fpga_indvars_iv_replace_phi_draw_box12_q = bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_b;
            default : i_fpga_indvars_iv_replace_phi_draw_box12_q = 33'b0;
        endcase
    end

    // i_exitcond_draw_box119_cmp_nsign(LOGICAL,464)@188
    assign i_exitcond_draw_box119_cmp_nsign_q = $unsigned(~ (i_fpga_indvars_iv_replace_phi_draw_box12_q[32:32]));

    // i_unnamed_draw_box124(LOGICAL,163)@188
    assign i_unnamed_draw_box124_q = i_exitcond_draw_box119_cmp_nsign_q & bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_b;

    // i_notcmp106_draw_box125(LOGICAL,137)@188
    assign i_notcmp106_draw_box125_q = i_unnamed_draw_box124_q ^ VCC_q;

    // i_or116_draw_box127(LOGICAL,138)@188
    assign i_or116_draw_box127_q = i_notcmp106_draw_box125_q | redist23_i_xor115_draw_box2_q_4_3_q;

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_next_cleanups117_draw_box128(MUX,133)@188
    assign i_next_cleanups117_draw_box128_s = i_or116_draw_box127_q;
    always @(i_next_cleanups117_draw_box128_s or redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q or i_cleanups_shl113_draw_box3_vt_join_q)
    begin
        unique case (i_next_cleanups117_draw_box128_s)
            1'b0 : i_next_cleanups117_draw_box128_q = redist34_i_llvm_fpga_pop_i4_cleanups112_pop17_draw_box0_out_data_out_4_3_q;
            1'b1 : i_next_cleanups117_draw_box128_q = i_cleanups_shl113_draw_box3_vt_join_q;
            default : i_next_cleanups117_draw_box128_q = 4'b0;
        endcase
    end

    // SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3(STALLENABLE,1481)
    // Valid signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V1 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V2 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V3 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3;
    // Stall signal propagation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_0 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_1 = SR_SE_i_masked118_draw_box135_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_2 = SR_SE_i_or116_draw_box127_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_3 = SE_redist24_i_xor115_draw_box2_q_5_0_backStall & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3;
    // Backward Enable generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_0;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or1 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_1 | SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or0;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or2 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_2 | SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or1;
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_3 | SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_or2);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_V0;
    // Backward Stall generation
    assign SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backStall = ~ (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0 <= 1'b0;
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1 <= 1'b0;
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2 <= 1'b0;
            SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_0;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_0 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0;
            end

            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_1;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_1 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0;
            end

            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_2;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_2 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0;
            end

            if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b0)
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3 & SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_s_tv_3;
            end
            else
            begin
                SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_R_v_3 <= SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_v_s_0;
            end

        end
    end

    // SE_i_or116_draw_box127(STALLENABLE,1279)
    // Valid signal propagation
    assign SE_i_or116_draw_box127_V0 = SE_i_or116_draw_box127_wireValid;
    // Backward Stall generation
    assign SE_i_or116_draw_box127_backStall = i_llvm_fpga_push_i4_cleanups112_push17_draw_box129_out_stall_out | ~ (SE_i_or116_draw_box127_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_or116_draw_box127_wireValid = SR_SE_i_or116_draw_box127_V;

    // SR_SE_i_or116_draw_box127(STALLREG,2076)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_or116_draw_box127_r_valid <= 1'b0;
            SR_SE_i_or116_draw_box127_r_data0 <= 4'bxxxx;
            SR_SE_i_or116_draw_box127_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_or116_draw_box127_r_valid <= SE_i_or116_draw_box127_backStall & (SR_SE_i_or116_draw_box127_r_valid | SR_SE_i_or116_draw_box127_i_valid);

            if (SR_SE_i_or116_draw_box127_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_or116_draw_box127_r_data0 <= i_next_cleanups117_draw_box128_q;
                SR_SE_i_or116_draw_box127_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_or116_draw_box127_and0 = SE_i_unnamed_draw_box124_V2;
    assign SR_SE_i_or116_draw_box127_and1 = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V2 & SR_SE_i_or116_draw_box127_and0;
    assign SR_SE_i_or116_draw_box127_i_valid = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V3 & SR_SE_i_or116_draw_box127_and1;
    // Stall signal propagation
    assign SR_SE_i_or116_draw_box127_backStall = SR_SE_i_or116_draw_box127_r_valid | ~ (SR_SE_i_or116_draw_box127_i_valid);

    // Valid
    assign SR_SE_i_or116_draw_box127_V = SR_SE_i_or116_draw_box127_r_valid == 1'b1 ? SR_SE_i_or116_draw_box127_r_valid : SR_SE_i_or116_draw_box127_i_valid;

    // Data0
    assign SR_SE_i_or116_draw_box127_D0 = SR_SE_i_or116_draw_box127_r_valid == 1'b1 ? SR_SE_i_or116_draw_box127_r_data0 : i_next_cleanups117_draw_box128_q;
    // Data1
    assign SR_SE_i_or116_draw_box127_D1 = SR_SE_i_or116_draw_box127_r_valid == 1'b1 ? SR_SE_i_or116_draw_box127_r_data1 : bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b;

    // redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0(REG,761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_backEN == 1'b1)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_q <= $unsigned(i_first_cleanup114_draw_box1_sel_x_b);
        end
    end

    // redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1(REG,762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_backEN == 1'b1)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_q <= $unsigned(redist5_i_first_cleanup114_draw_box1_sel_x_b_4_0_q);
        end
    end

    // redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2(REG,763)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_backEN == 1'b1)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_q <= $unsigned(redist5_i_first_cleanup114_draw_box1_sel_x_b_4_1_q);
        end
    end

    // redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3(REG,764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_backEN == 1'b1)
        begin
            redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q <= $unsigned(redist5_i_first_cleanup114_draw_box1_sel_x_b_4_2_q);
        end
    end

    // SR_SE_i_masked118_draw_box135(STALLREG,2064)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_masked118_draw_box135_r_valid <= 1'b0;
            SR_SE_i_masked118_draw_box135_r_data0 <= 1'bx;
            SR_SE_i_masked118_draw_box135_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_masked118_draw_box135_r_valid <= SE_i_masked118_draw_box135_backStall & (SR_SE_i_masked118_draw_box135_r_valid | SR_SE_i_masked118_draw_box135_i_valid);

            if (SR_SE_i_masked118_draw_box135_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_masked118_draw_box135_r_data0 <= i_notcmp106_draw_box125_q;
                SR_SE_i_masked118_draw_box135_r_data1 <= $unsigned(redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_masked118_draw_box135_and0 = SE_i_unnamed_draw_box124_V1;
    assign SR_SE_i_masked118_draw_box135_i_valid = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V1 & SR_SE_i_masked118_draw_box135_and0;
    // Stall signal propagation
    assign SR_SE_i_masked118_draw_box135_backStall = SR_SE_i_masked118_draw_box135_r_valid | ~ (SR_SE_i_masked118_draw_box135_i_valid);

    // Valid
    assign SR_SE_i_masked118_draw_box135_V = SR_SE_i_masked118_draw_box135_r_valid == 1'b1 ? SR_SE_i_masked118_draw_box135_r_valid : SR_SE_i_masked118_draw_box135_i_valid;

    // Data0
    assign SR_SE_i_masked118_draw_box135_D0 = SR_SE_i_masked118_draw_box135_r_valid == 1'b1 ? SR_SE_i_masked118_draw_box135_r_data0 : i_notcmp106_draw_box125_q;
    // Data1
    assign SR_SE_i_masked118_draw_box135_D1 = SR_SE_i_masked118_draw_box135_r_valid == 1'b1 ? SR_SE_i_masked118_draw_box135_r_data1 : redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q;

    // SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126(STALLENABLE,1260)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_V0 = SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall = i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_wireValid = SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_V;

    // SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126(STALLREG,2075)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data0 <= 1'bx;
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid <= SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall & (SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid | SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_i_valid);

            if (SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data0 <= i_unnamed_draw_box124_q;
                SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data1 <= $unsigned(redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_and0 = SE_i_unnamed_draw_box124_V0;
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_i_valid = SE_redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_V0 & SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_and0;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall = SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid | ~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_V = SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid : SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_D0 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data0 : i_unnamed_draw_box124_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_D1 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_r_data1 : redist5_i_first_cleanup114_draw_box1_sel_x_b_4_3_q;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123(STALLENABLE,1185)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed1 = (~ (SE_i_unnamed_draw_box124_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_wireValid = i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_out_valid_out;

    // SE_i_unnamed_draw_box124(STALLENABLE,1304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_draw_box124_fromReg0 <= '0;
            SE_i_unnamed_draw_box124_fromReg1 <= '0;
            SE_i_unnamed_draw_box124_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_unnamed_draw_box124_fromReg0 <= SE_i_unnamed_draw_box124_toReg0;
            // Successor 1
            SE_i_unnamed_draw_box124_fromReg1 <= SE_i_unnamed_draw_box124_toReg1;
            // Successor 2
            SE_i_unnamed_draw_box124_fromReg2 <= SE_i_unnamed_draw_box124_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_unnamed_draw_box124_consumed0 = (~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall) & SE_i_unnamed_draw_box124_wireValid) | SE_i_unnamed_draw_box124_fromReg0;
    assign SE_i_unnamed_draw_box124_consumed1 = (~ (SR_SE_i_masked118_draw_box135_backStall) & SE_i_unnamed_draw_box124_wireValid) | SE_i_unnamed_draw_box124_fromReg1;
    assign SE_i_unnamed_draw_box124_consumed2 = (~ (SR_SE_i_or116_draw_box127_backStall) & SE_i_unnamed_draw_box124_wireValid) | SE_i_unnamed_draw_box124_fromReg2;
    // Consuming
    assign SE_i_unnamed_draw_box124_StallValid = SE_i_unnamed_draw_box124_backStall & SE_i_unnamed_draw_box124_wireValid;
    assign SE_i_unnamed_draw_box124_toReg0 = SE_i_unnamed_draw_box124_StallValid & SE_i_unnamed_draw_box124_consumed0;
    assign SE_i_unnamed_draw_box124_toReg1 = SE_i_unnamed_draw_box124_StallValid & SE_i_unnamed_draw_box124_consumed1;
    assign SE_i_unnamed_draw_box124_toReg2 = SE_i_unnamed_draw_box124_StallValid & SE_i_unnamed_draw_box124_consumed2;
    // Backward Stall generation
    assign SE_i_unnamed_draw_box124_or0 = SE_i_unnamed_draw_box124_consumed0;
    assign SE_i_unnamed_draw_box124_or1 = SE_i_unnamed_draw_box124_consumed1 & SE_i_unnamed_draw_box124_or0;
    assign SE_i_unnamed_draw_box124_wireStall = ~ (SE_i_unnamed_draw_box124_consumed2 & SE_i_unnamed_draw_box124_or1);
    assign SE_i_unnamed_draw_box124_backStall = SE_i_unnamed_draw_box124_wireStall;
    // Valid signal propagation
    assign SE_i_unnamed_draw_box124_V0 = SE_i_unnamed_draw_box124_wireValid & ~ (SE_i_unnamed_draw_box124_fromReg0);
    assign SE_i_unnamed_draw_box124_V1 = SE_i_unnamed_draw_box124_wireValid & ~ (SE_i_unnamed_draw_box124_fromReg1);
    assign SE_i_unnamed_draw_box124_V2 = SE_i_unnamed_draw_box124_wireValid & ~ (SE_i_unnamed_draw_box124_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_draw_box124_and0 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_V0;
    assign SE_i_unnamed_draw_box124_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_draw_box30_draw_box123_V1 & SE_i_unnamed_draw_box124_and0;

    // SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10(STALLENABLE,1201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed1 = (~ (SE_i_fpga_indvars_iv_replace_phi_draw_box12_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_backStall & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_or0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_backStall = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_V0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_V1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_wireValid = i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_out_valid_out;

    // SE_i_fpga_indvars_iv_replace_phi_draw_box12(STALLENABLE,1153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg0 <= '0;
            SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg0 <= SE_i_fpga_indvars_iv_replace_phi_draw_box12_toReg0;
            // Successor 1
            SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg1 <= SE_i_fpga_indvars_iv_replace_phi_draw_box12_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed0 = (~ (SE_i_unnamed_draw_box124_backStall) & SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid) | SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg0;
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed1 = (~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall) & SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid) | SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg1;
    // Consuming
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_StallValid = SE_i_fpga_indvars_iv_replace_phi_draw_box12_backStall & SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid;
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_toReg0 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_StallValid & SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed0;
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_toReg1 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_StallValid & SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed1;
    // Backward Stall generation
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_or0 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed0;
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireStall = ~ (SE_i_fpga_indvars_iv_replace_phi_draw_box12_consumed1 & SE_i_fpga_indvars_iv_replace_phi_draw_box12_or0);
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_backStall = SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireStall;
    // Valid signal propagation
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_V0 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid & ~ (SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg0);
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_V1 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid & ~ (SE_i_fpga_indvars_iv_replace_phi_draw_box12_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_and0 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V0;
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_and1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_draw_box26_draw_box10_V1 & SE_i_fpga_indvars_iv_replace_phi_draw_box12_and0;
    assign SE_i_fpga_indvars_iv_replace_phi_draw_box12_wireValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_V1 & SE_i_fpga_indvars_iv_replace_phi_draw_box12_and1;

    // bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg(STALLFIFO,2022)
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_in = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_V0;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_backStall;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(188),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11(STALLENABLE,1241)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg0 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg1 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_1_reg_stall_out) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed1 = (~ (SE_i_fpga_indvars_iv_replace_phi_draw_box12_backStall) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_StallValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_backStall & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_toReg0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_toReg1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_or0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireStall = ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_consumed1 & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_or0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_backStall = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_V0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_V1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_wireValid = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122(STALLENABLE,1265)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_wireValid = i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_valid_out;

    // c_i33_1146(CONSTANT,21)
    assign c_i33_1146_q = $unsigned(33'b111111111111111111111111111111111);

    // i_fpga_indvars_iv_next_draw_box121(ADD,48)@188
    assign i_fpga_indvars_iv_next_draw_box121_a = {1'b0, i_fpga_indvars_iv_replace_phi_draw_box12_q};
    assign i_fpga_indvars_iv_next_draw_box121_b = {1'b0, c_i33_1146_q};
    assign i_fpga_indvars_iv_next_draw_box121_o = $unsigned(i_fpga_indvars_iv_next_draw_box121_a) + $unsigned(i_fpga_indvars_iv_next_draw_box121_b);
    assign i_fpga_indvars_iv_next_draw_box121_q = i_fpga_indvars_iv_next_draw_box121_o[33:0];

    // bgTrunc_i_fpga_indvars_iv_next_draw_box121_sel_x(BITSELECT,320)@188
    assign bgTrunc_i_fpga_indvars_iv_next_draw_box121_sel_x_b = i_fpga_indvars_iv_next_draw_box121_q[32:0];

    // i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122(BLACKBOX,119)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_out_8@20000000
    // out out_feedback_valid_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_0 thei_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next_draw_box121_sel_x_b),
        .in_feedback_stall_in_8(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_feedback_stall_out_8),
        .in_keep_going109(bubble_select_i_llvm_fpga_pipeline_keep_going109_draw_box4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_V0),
        .out_data_out(),
        .out_feedback_out_8(i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_feedback_out_8),
        .out_feedback_valid_out_8(i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_feedback_valid_out_8),
        .out_stall_out(i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i33_undef140(CONSTANT,22)
    assign c_i33_undef140_q = $unsigned(33'b000000000000000000000000000000000);

    // i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11(BLACKBOX,107)@187
    // in in_stall_in@20000000
    // out out_data_out@188
    // out out_feedback_stall_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@188
    draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_0 thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11 (
        .in_data_in(c_i33_undef140_q),
        .in_dir(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q),
        .in_feedback_in_8(i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_feedback_out_8),
        .in_feedback_valid_in_8(i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_out_feedback_valid_out_8),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_backStall),
        .in_valid_in(SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V3),
        .out_data_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_data_out),
        .out_feedback_stall_out_8(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_feedback_stall_out_8),
        .out_stall_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14(BLACKBOX,106)@187
    // in in_stall_in@20000000
    // out out_data_out@188
    // out out_feedback_stall_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@188
    draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_0 thei_llvm_fpga_pop_i32_i_0105_pop9_draw_box14 (
        .in_data_in(c_i32_0143_q),
        .in_dir(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q),
        .in_feedback_in_9(i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_feedback_out_9),
        .in_feedback_valid_in_9(i_llvm_fpga_push_i32_i_0105_push9_draw_box118_out_feedback_valid_out_9),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_backStall),
        .in_valid_in(SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V2),
        .out_data_out(i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_data_out),
        .out_feedback_stall_out_9(i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_feedback_stall_out_9),
        .out_stall_out(i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0(STALLENABLE,1492)
    // Valid signal propagation
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V0 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V1 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V2 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V3 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V4 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V5 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V6 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V7 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_V8 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8;
    // Stall signal propagation
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_0 = SE_i_fpga_indvars_iv_replace_phi_draw_box12_backStall & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_1 = SE_out_i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_backStall & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi11_pop13_draw_box48_out_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi16_pop14_draw_box50_out_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi21_pop15_draw_box52_out_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_5 = i_llvm_fpga_pop_i1_memdep_phi2_pop11_draw_box45_out_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_6 = i_llvm_fpga_pop_i1_memdep_phi6_pop12_draw_box46_out_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_7 = i_llvm_fpga_pop_i1_memdep_phi_pop10_draw_box73_out_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_8 = redist11_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_372_fifo_stall_out & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8;
    // Backward Enable generation
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or0 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_0;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or1 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_1 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or0;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or2 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_2 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or1;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or3 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_3 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or2;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or4 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_4 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or3;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or5 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_5 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or4;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or6 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_6 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or5;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or7 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_7 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or6;
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN = ~ (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_8 | SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_or7);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V0;
    // Backward Stall generation
    assign SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backStall = ~ (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7 <= 1'b0;
            SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_0;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_0 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_1;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_1 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_2;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_2 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_3;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_3 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_4;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_4 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_5;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_5 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_6;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_6 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_7;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_7 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

            if (SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backEN == 1'b0)
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8 & SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_s_tv_8;
            end
            else
            begin
                SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_R_v_8 <= SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_v_s_0;
            end

        end
    end

    // redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0(REG,768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_backEN == 1'b1)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_q <= $unsigned(bubble_select_redist8_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_182_fifo_b);
        end
    end

    // redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1(REG,769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_backEN == 1'b1)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_q <= $unsigned(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_0_q);
        end
    end

    // redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2(REG,770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_backEN == 1'b1)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_q <= $unsigned(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_1_q);
        end
    end

    // SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3(STALLREG,2061)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid <= 1'b0;
            SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backStall & (SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid | SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_i_valid);

            if (SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_data0 <= $unsigned(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_i_valid = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_V0;
    // Stall signal propagation
    assign SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backStall = SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid | ~ (SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_i_valid);

    // Valid
    assign SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V = SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid == 1'b1 ? SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid : SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_i_valid;

    assign SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_D0 = SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_valid == 1'b1 ? SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_r_data0 : redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_2_q;

    // SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3(STALLENABLE,1491)
    // Valid signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V1 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V2 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V3 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3;
    // Stall signal propagation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_0 = SE_redist10_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_187_0_backStall & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_1 = i_llvm_fpga_pipeline_keep_going109_draw_box4_out_stall_out & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_2 = i_llvm_fpga_pop_i32_i_0105_pop9_draw_box14_out_stall_out & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_3 = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_draw_box11_out_stall_out & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3;
    // Backward Enable generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_0;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or1 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_1 | SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or0;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or2 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_2 | SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or1;
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_3 | SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_or2);
    // Determine whether to write valid data into the first register stage
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_v_s_0 = SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN & SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V;
    // Backward Stall generation
    assign SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backStall = ~ (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0 <= 1'b0;
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1 <= 1'b0;
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2 <= 1'b0;
            SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3 <= 1'b0;
        end
        else
        begin
            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_0;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_0 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_v_s_0;
            end

            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_1;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_1 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_v_s_0;
            end

            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_2;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_2 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_v_s_0;
            end

            if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN == 1'b0)
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3 & SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_s_tv_3;
            end
            else
            begin
                SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_R_v_3 <= SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4(STALLENABLE,1225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg4 <= SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed0 = (~ (bubble_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_1_reg_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed1 = (~ (SE_bgTrunc_i_inc_draw_box117_sel_x_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed2 = (~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_draw_box122_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed3 = (~ (SR_SE_i_or116_draw_box127_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed4 = (~ (redist35_i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_backStall & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_toReg4 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or0 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or1 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or2 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or3 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_consumed4 & SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_or3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_backStall = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V0 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V1 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V2 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V3 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_V4 = SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_wireValid = i_llvm_fpga_pipeline_keep_going109_draw_box4_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond119_draw_box126(STALLENABLE,1261)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond119_draw_box126_wireValid = i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond119_draw_box126(BLACKBOX,117)@188
    // in in_stall_in@20000000
    // out out_data_out@189
    // out out_feedback_out_5@20000000
    // out out_feedback_valid_out_5@20000000
    // out out_stall_out@20000000
    // out out_valid_out@189
    draw_box_i_llvm_fpga_push_i1_notexitcond119_0 thei_llvm_fpga_push_i1_notexitcond119_draw_box126 (
        .in_data_in(SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_D0),
        .in_feedback_stall_in_5(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_not_exitcond_stall_out),
        .in_first_cleanup114(SR_SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond119_draw_box126_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notexitcond119_draw_box126_V0),
        .out_data_out(),
        .out_feedback_out_5(i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_feedback_out_5),
        .out_feedback_valid_out_5(i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_feedback_valid_out_5),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration111_draw_box9(STALLENABLE,1247)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration111_draw_box9_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration111_draw_box9_wireValid = i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_valid_out;

    // i_llvm_fpga_push_i1_lastiniteration111_draw_box9(BLACKBOX,110)@374
    // in in_stall_in@20000000
    // out out_data_out@375
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@375
    draw_box_i_llvm_fpga_push_i1_lastiniteration111_0 thei_llvm_fpga_push_i1_lastiniteration111_draw_box9 (
        .in_data_in(SR_SE_i_next_initerations108_draw_box6_vt_join_D0),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_initeration_stall_out),
        .in_keep_going109(SR_SE_i_next_initerations108_draw_box6_vt_join_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration111_draw_box9_backStall),
        .in_valid_in(SE_i_next_initerations108_draw_box6_vt_join_V0),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_feedback_valid_out_4),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3(REG,771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_backEN == 1'b1)
        begin
            redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q <= $unsigned(SR_SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_D0);
        end
    end

    // i_llvm_fpga_pipeline_keep_going109_draw_box4(BLACKBOX,99)@187
    // in in_stall_in@20000000
    // out out_data_out@188
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@188
    draw_box_i_llvm_fpga_pipeline_keep_going109_0 thei_llvm_fpga_pipeline_keep_going109_draw_box4 (
        .in_data_in(redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_q),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_feedback_out_4),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration111_draw_box9_out_feedback_valid_out_4),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_feedback_out_5),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond119_draw_box126_out_feedback_valid_out_5),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going109_draw_box4_backStall),
        .in_valid_in(SE_redist9_draw_box_B3_merge_reg_aunroll_x_out_data_out_0_tpl_186_3_V1),
        .out_data_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going109_draw_box4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,28)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going109_draw_box4_exiting_valid_out = i_llvm_fpga_pipeline_keep_going109_draw_box4_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going109_draw_box4_exiting_stall_out = i_llvm_fpga_pipeline_keep_going109_draw_box4_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,292)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going109_draw_box4_out_pipeline_valid_out;

    // regfree_osync(GPOUT,306)
    assign out_intel_reserved_ffwd_17_0 = i_llvm_fpga_ffwd_source_p1024f32_unnamed_draw_box31_draw_box130_out_intel_reserved_ffwd_17_0;

    // sync_out(GPOUT,312)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,330)
    assign out_memdep_draw_box_avm_address = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_address;
    assign out_memdep_draw_box_avm_enable = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_enable;
    assign out_memdep_draw_box_avm_read = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_read;
    assign out_memdep_draw_box_avm_write = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_write;
    assign out_memdep_draw_box_avm_writedata = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_writedata;
    assign out_memdep_draw_box_avm_byteenable = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_byteenable;
    assign out_memdep_draw_box_avm_burstcount = i_llvm_fpga_mem_memdep_draw_box57_out_memdep_draw_box_avm_burstcount;

    // dupName_0_regfree_osync_x(GPOUT,332)
    assign out_intel_reserved_ffwd_18_0 = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box32_draw_box131_out_intel_reserved_ffwd_18_0;

    // bubble_join_redist33_i_masked118_draw_box135_q_187_fifo(BITJOIN,1092)
    assign bubble_join_redist33_i_masked118_draw_box135_q_187_fifo_q = redist33_i_masked118_draw_box135_q_187_fifo_data_out;

    // bubble_select_redist33_i_masked118_draw_box135_q_187_fifo(BITSELECT,1093)
    assign bubble_select_redist33_i_masked118_draw_box135_q_187_fifo_b = $unsigned(bubble_join_redist33_i_masked118_draw_box135_q_187_fifo_q[0:0]);

    // dupName_0_sync_out_x(GPOUT,333)@375
    assign out_masked118 = bubble_select_redist33_i_masked118_draw_box135_q_187_fifo_b;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations107_pop16_draw_box5_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,335)
    assign out_lsu_memdep_o_active = i_llvm_fpga_mem_memdep_draw_box57_out_lsu_memdep_o_active;

    // dupName_1_regfree_osync_x(GPOUT,337)
    assign out_intel_reserved_ffwd_19_0 = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box33_draw_box132_out_intel_reserved_ffwd_19_0;

    // dupName_2_ext_sig_sync_out_x(GPOUT,339)
    assign out_memdep_1_draw_box_avm_address = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_address;
    assign out_memdep_1_draw_box_avm_enable = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_enable;
    assign out_memdep_1_draw_box_avm_read = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_read;
    assign out_memdep_1_draw_box_avm_write = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_write;
    assign out_memdep_1_draw_box_avm_writedata = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_writedata;
    assign out_memdep_1_draw_box_avm_byteenable = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_byteenable;
    assign out_memdep_1_draw_box_avm_burstcount = i_llvm_fpga_mem_memdep_1_draw_box68_out_memdep_1_draw_box_avm_burstcount;

    // dupName_2_regfree_osync_x(GPOUT,341)
    assign out_intel_reserved_ffwd_20_0 = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box34_draw_box133_out_intel_reserved_ffwd_20_0;

    // dupName_3_ext_sig_sync_out_x(GPOUT,343)
    assign out_lsu_memdep_1_o_active = i_llvm_fpga_mem_memdep_1_draw_box68_out_lsu_memdep_1_o_active;

    // dupName_3_regfree_osync_x(GPOUT,345)
    assign out_intel_reserved_ffwd_21_0 = i_llvm_fpga_ffwd_source_i32_unnamed_draw_box35_draw_box134_out_intel_reserved_ffwd_21_0;

    // dupName_4_ext_sig_sync_out_x(GPOUT,347)
    assign out_memdep_5_draw_box_avm_address = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_address;
    assign out_memdep_5_draw_box_avm_enable = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_enable;
    assign out_memdep_5_draw_box_avm_read = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_read;
    assign out_memdep_5_draw_box_avm_write = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_write;
    assign out_memdep_5_draw_box_avm_writedata = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_writedata;
    assign out_memdep_5_draw_box_avm_byteenable = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_byteenable;
    assign out_memdep_5_draw_box_avm_burstcount = i_llvm_fpga_mem_memdep_5_draw_box82_out_memdep_5_draw_box_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,349)
    assign out_lsu_memdep_5_o_active = i_llvm_fpga_mem_memdep_5_draw_box82_out_lsu_memdep_5_o_active;

    // dupName_6_ext_sig_sync_out_x(GPOUT,350)
    assign out_memdep_10_draw_box_avm_address = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_address;
    assign out_memdep_10_draw_box_avm_enable = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_enable;
    assign out_memdep_10_draw_box_avm_read = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_read;
    assign out_memdep_10_draw_box_avm_write = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_write;
    assign out_memdep_10_draw_box_avm_writedata = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_writedata;
    assign out_memdep_10_draw_box_avm_byteenable = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_byteenable;
    assign out_memdep_10_draw_box_avm_burstcount = i_llvm_fpga_mem_memdep_10_draw_box94_out_memdep_10_draw_box_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,351)
    assign out_lsu_memdep_10_o_active = i_llvm_fpga_mem_memdep_10_draw_box94_out_lsu_memdep_10_o_active;

    // dupName_8_ext_sig_sync_out_x(GPOUT,352)
    assign out_memdep_15_draw_box_avm_address = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_address;
    assign out_memdep_15_draw_box_avm_enable = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_enable;
    assign out_memdep_15_draw_box_avm_read = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_read;
    assign out_memdep_15_draw_box_avm_write = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_write;
    assign out_memdep_15_draw_box_avm_writedata = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_writedata;
    assign out_memdep_15_draw_box_avm_byteenable = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_byteenable;
    assign out_memdep_15_draw_box_avm_burstcount = i_llvm_fpga_mem_memdep_15_draw_box105_out_memdep_15_draw_box_avm_burstcount;

    // dupName_9_ext_sig_sync_out_x(GPOUT,353)
    assign out_lsu_memdep_15_o_active = i_llvm_fpga_mem_memdep_15_draw_box105_out_lsu_memdep_15_o_active;

    // dupName_10_ext_sig_sync_out_x(GPOUT,354)
    assign out_memdep_20_draw_box_avm_address = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_address;
    assign out_memdep_20_draw_box_avm_enable = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_enable;
    assign out_memdep_20_draw_box_avm_read = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_read;
    assign out_memdep_20_draw_box_avm_write = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_write;
    assign out_memdep_20_draw_box_avm_writedata = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_writedata;
    assign out_memdep_20_draw_box_avm_byteenable = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_byteenable;
    assign out_memdep_20_draw_box_avm_burstcount = i_llvm_fpga_mem_memdep_20_draw_box115_out_memdep_20_draw_box_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,355)
    assign out_lsu_memdep_20_o_active = i_llvm_fpga_mem_memdep_20_draw_box115_out_lsu_memdep_20_o_active;

endmodule
