// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 ~
// 0x17 : Memory 'in_r' (6 * 1b)
//        Word n : bit [ 0: 0] - in_r[4n]
//                 bit [ 8: 8] - in_r[4n+1]
//                 bit [16:16] - in_r[4n+2]
//                 bit [24:24] - in_r[4n+3]
//                 others      - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XATOI_AXILITES_ADDR_AP_CTRL   0x00
#define XATOI_AXILITES_ADDR_GIE       0x04
#define XATOI_AXILITES_ADDR_IER       0x08
#define XATOI_AXILITES_ADDR_ISR       0x0c
#define XATOI_AXILITES_ADDR_IN_R_BASE 0x10
#define XATOI_AXILITES_ADDR_IN_R_HIGH 0x17
#define XATOI_AXILITES_WIDTH_IN_R     1
#define XATOI_AXILITES_DEPTH_IN_R     6

