#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144e37fc0 .scope module, "phase1_cpu_tb" "phase1_cpu_tb" 2 4;
 .timescale -9 -12;
P_0x600003095900 .param/l "half_cycle" 1 2 5, +C4<00000000000000000000000000110010>;
L_0x600000e96fb0 .functor BUFZ 16, L_0x6000014f8000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000e97020 .functor BUFZ 1, v0x6000016eaa30_0, C4<0>, C4<0>, C4<0>;
L_0x600000e97090 .functor BUFZ 4, L_0x6000014c6c60, C4<0000>, C4<0000>, C4<0000>;
L_0x600000e97100 .functor BUFZ 16, L_0x6000014c6800, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380b3268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000e97170 .functor AND 1, L_0x1380b3268, v0x6000016ea7f0_0, C4<1>, C4<1>;
L_0x600000e971e0 .functor BUFZ 1, L_0x1380b3268, C4<0>, C4<0>, C4<0>;
L_0x600000e97250 .functor BUFZ 16, L_0x60000147c820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000e972c0 .functor BUFZ 16, L_0x600000ebca80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600001619200_0 .net "Halt", 0 0, L_0x600000ee1f80;  1 drivers
v0x600001619290_0 .net "Inst", 15 0, L_0x600000e96fb0;  1 drivers
v0x600001619320_0 .net "MemAddress", 15 0, L_0x600000e97250;  1 drivers
v0x6000016193b0_0 .net "MemData", 15 0, L_0x600000e972c0;  1 drivers
v0x600001619440_0 .net "MemRead", 0 0, L_0x600000e971e0;  1 drivers
v0x6000016194d0_0 .net "MemWrite", 0 0, L_0x600000e97170;  1 drivers
v0x600001619560_0 .net "PC", 15 0, L_0x600000ee1ea0;  1 drivers
v0x6000016195f0_0 .net "RegWrite", 0 0, L_0x600000e97020;  1 drivers
v0x600001619680_0 .net "WriteData", 15 0, L_0x600000e97100;  1 drivers
v0x600001619710_0 .net "WriteRegister", 3 0, L_0x600000e97090;  1 drivers
v0x6000016197a0_0 .var "clk", 0 0;
v0x600001619830_0 .var/i "cycle_count", 31 0;
v0x6000016198c0_0 .var/i "inst_count", 31 0;
v0x600001619950_0 .var "rst", 0 0;
v0x6000016199e0_0 .var/i "sim_log_file", 31 0;
v0x600001619a70_0 .var/i "trace_file", 31 0;
S_0x144e37740 .scope module, "DUT" "cpu" 2 14, 3 1 0, S_0x144e37fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "hlt";
    .port_info 3 /OUTPUT 16 "pc";
L_0x600000ee1f80 .functor BUFZ 1, v0x6000016eaac0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ee1ea0 .functor BUFZ 16, L_0x6000014f9860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000ebc690 .functor OR 1, v0x6000016ea760_0, v0x6000016ea7f0_0, C4<0>, C4<0>;
L_0x600000ebc770 .functor OR 1, v0x6000016ea760_0, v0x6000016ea7f0_0, C4<0>, C4<0>;
L_0x1380b09a0 .functor BUFT 1, C4<1111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc7e0 .functor AND 16, L_0x600000ebca10, L_0x1380b09a0, C4<1111111111111111>, C4<1111111111111111>;
L_0x1380b09e8 .functor BUFT 1, C4<1111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc850 .functor AND 16, L_0x600000ebca10, L_0x1380b09e8, C4<1111111111111111>, C4<1111111111111111>;
L_0x1380b0a30 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc8c0 .functor AND 16, L_0x600000ebca10, L_0x1380b0a30, C4<1111111111111111>, C4<1111111111111111>;
L_0x600000ebc700 .functor OR 1, v0x6000016ea640_0, v0x6000016ea6d0_0, C4<0>, C4<0>;
L_0x600000ebc930 .functor OR 1, v0x6000016ea7f0_0, v0x6000016ea760_0, C4<0>, C4<0>;
v0x60000161ee20_0 .net "ALUSrc", 0 0, v0x6000016ea490_0;  1 drivers
v0x60000161eeb0_0 .net "ALU_input1", 15 0, L_0x6000014c6620;  1 drivers
v0x60000161ef40_0 .net "ALU_input2", 15 0, L_0x6000014c66c0;  1 drivers
v0x60000161efd0_0 .net "ALUresult", 15 0, L_0x60000147c820;  1 drivers
v0x60000161f060_0 .net "Ben", 0 0, v0x6000016ea520_0;  1 drivers
v0x60000161f0f0_0 .net "Breg", 0 0, v0x6000016ea5b0_0;  1 drivers
v0x60000161f180_0 .net "Lhb", 0 0, v0x6000016ea640_0;  1 drivers
v0x60000161f210_0 .net "Llb", 0 0, v0x6000016ea6d0_0;  1 drivers
v0x60000161f2a0_0 .net "MemRead", 0 0, v0x6000016ea760_0;  1 drivers
v0x60000161f330_0 .net "MemToReg", 0 0, v0x6000016ea880_0;  1 drivers
v0x60000161f3c0_0 .net "MemWrite", 0 0, v0x6000016ea7f0_0;  1 drivers
v0x60000161f450_0 .net "Pcs", 0 0, v0x6000016ea910_0;  1 drivers
v0x60000161f4e0_0 .net "RegDst", 0 0, v0x6000016ea9a0_0;  1 drivers
v0x60000161f570_0 .net "RegWrite", 0 0, v0x6000016eaa30_0;  1 drivers
v0x60000161f600_0 .net *"_ivl_12", 0 0, L_0x600000ebc690;  1 drivers
L_0x1380b0880 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000161f690_0 .net/2u *"_ivl_14", 11 0, L_0x1380b0880;  1 drivers
v0x60000161f720_0 .net *"_ivl_17", 3 0, L_0x6000014c5ea0;  1 drivers
v0x60000161f7b0_0 .net *"_ivl_18", 15 0, L_0x6000014c5f40;  1 drivers
v0x60000161f840_0 .net *"_ivl_20", 15 0, L_0x6000014c6080;  1 drivers
v0x60000161f8d0_0 .net *"_ivl_22", 14 0, L_0x6000014c5fe0;  1 drivers
L_0x1380b08c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000161f960_0 .net *"_ivl_24", 0 0, L_0x1380b08c8;  1 drivers
L_0x1380b0910 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60000161f9f0_0 .net/2u *"_ivl_26", 7 0, L_0x1380b0910;  1 drivers
v0x60000161fa80_0 .net *"_ivl_29", 7 0, L_0x6000014c6120;  1 drivers
v0x60000161fb10_0 .net *"_ivl_30", 15 0, L_0x6000014c61c0;  1 drivers
v0x60000161fba0_0 .net *"_ivl_33", 7 0, L_0x6000014c6260;  1 drivers
L_0x1380b0958 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60000161fc30_0 .net/2u *"_ivl_34", 7 0, L_0x1380b0958;  1 drivers
v0x60000161fcc0_0 .net *"_ivl_36", 15 0, L_0x6000014c6300;  1 drivers
v0x60000161fd50_0 .net *"_ivl_38", 15 0, L_0x6000014c63a0;  1 drivers
v0x60000161fde0_0 .net *"_ivl_42", 0 0, L_0x600000ebc770;  1 drivers
v0x60000161fe70_0 .net/2u *"_ivl_44", 15 0, L_0x1380b09a0;  1 drivers
v0x60000161ff00_0 .net *"_ivl_46", 15 0, L_0x600000ebc7e0;  1 drivers
v0x600001618000_0 .net/2u *"_ivl_48", 15 0, L_0x1380b09e8;  1 drivers
v0x600001618090_0 .net *"_ivl_50", 15 0, L_0x600000ebc850;  1 drivers
v0x600001618120_0 .net/2u *"_ivl_52", 15 0, L_0x1380b0a30;  1 drivers
v0x6000016181b0_0 .net *"_ivl_54", 15 0, L_0x600000ebc8c0;  1 drivers
v0x600001618240_0 .net *"_ivl_56", 15 0, L_0x6000014c64e0;  1 drivers
v0x6000016182d0_0 .net *"_ivl_58", 15 0, L_0x6000014c6580;  1 drivers
v0x600001618360_0 .net *"_ivl_64", 15 0, L_0x6000014c6760;  1 drivers
v0x6000016183f0_0 .net *"_ivl_70", 0 0, L_0x600000ebc700;  1 drivers
v0x600001618480_0 .net *"_ivl_73", 3 0, L_0x6000014c69e0;  1 drivers
v0x600001618510_0 .net *"_ivl_76", 0 0, L_0x600000ebc930;  1 drivers
v0x6000016185a0_0 .net *"_ivl_79", 3 0, L_0x6000014c6a80;  1 drivers
v0x600001618630_0 .net *"_ivl_81", 3 0, L_0x6000014c6b20;  1 drivers
v0x6000016186c0_0 .net "c_flags", 2 0, L_0x60000147ce60;  1 drivers
v0x600001618750_0 .net "clk", 0 0, v0x6000016197a0_0;  1 drivers
v0x6000016187e0_0 .net "curr_addr", 15 0, L_0x6000014f9860;  1 drivers
v0x600001618870_0 .net "desReg", 3 0, L_0x6000014c6c60;  1 drivers
v0x600001618900_0 .net "e_flags", 2 0, v0x6000016e9c20_0;  1 drivers
v0x600001618990_0 .net "halt", 0 0, v0x6000016eaac0_0;  1 drivers
v0x600001618a20_0 .net "hlt", 0 0, L_0x600000ee1f80;  alias, 1 drivers
v0x600001618ab0_0 .net "immediate", 15 0, L_0x6000014c6440;  1 drivers
v0x600001618b40_0 .net "instr", 15 0, L_0x6000014f8000;  1 drivers
v0x600001618bd0_0 .net "memData", 15 0, L_0x6000014ac460;  1 drivers
v0x600001618c60_0 .net "nxt_addr", 15 0, L_0x6000014c5860;  1 drivers
v0x600001618cf0_0 .net "pc", 15 0, L_0x600000ee1ea0;  alias, 1 drivers
v0x600001618d80_0 .net "rd", 3 0, L_0x6000014c6940;  1 drivers
v0x600001618e10_0 .net "reg1", 15 0, L_0x600000ebca10;  1 drivers
v0x600001618ea0_0 .net "reg2", 15 0, L_0x600000ebca80;  1 drivers
v0x600001618f30_0 .net "reg_destdata", 15 0, L_0x6000014c6800;  1 drivers
v0x600001618fc0_0 .net "rs", 3 0, L_0x6000014c68a0;  1 drivers
v0x600001619050_0 .net "rst", 0 0, v0x600001619950_0;  1 drivers
v0x6000016190e0_0 .net "rt", 3 0, L_0x6000014c6bc0;  1 drivers
v0x600001619170_0 .net "s_flags", 2 0, L_0x6000014c5cc0;  1 drivers
L_0x6000014f8960 .reduce/nor L_0x600000ee1f80;
L_0x6000014c5900 .part L_0x6000014f8000, 9, 3;
L_0x6000014c59a0 .part L_0x6000014f8000, 0, 9;
L_0x6000014c5ea0 .part L_0x6000014f8000, 0, 4;
L_0x6000014c5f40 .concat [ 4 12 0 0], L_0x6000014c5ea0, L_0x1380b0880;
L_0x6000014c5fe0 .part L_0x6000014c5f40, 0, 15;
L_0x6000014c6080 .concat [ 1 15 0 0], L_0x1380b08c8, L_0x6000014c5fe0;
L_0x6000014c6120 .part L_0x6000014f8000, 0, 8;
L_0x6000014c61c0 .concat [ 8 8 0 0], L_0x6000014c6120, L_0x1380b0910;
L_0x6000014c6260 .part L_0x6000014f8000, 0, 8;
L_0x6000014c6300 .concat [ 8 8 0 0], L_0x1380b0958, L_0x6000014c6260;
L_0x6000014c63a0 .functor MUXZ 16, L_0x6000014c6300, L_0x6000014c61c0, v0x6000016ea6d0_0, C4<>;
L_0x6000014c6440 .functor MUXZ 16, L_0x6000014c63a0, L_0x6000014c6080, L_0x600000ebc690, C4<>;
L_0x6000014c64e0 .functor MUXZ 16, L_0x600000ebca10, L_0x600000ebc8c0, v0x6000016ea640_0, C4<>;
L_0x6000014c6580 .functor MUXZ 16, L_0x6000014c64e0, L_0x600000ebc850, v0x6000016ea6d0_0, C4<>;
L_0x6000014c6620 .functor MUXZ 16, L_0x6000014c6580, L_0x600000ebc7e0, L_0x600000ebc770, C4<>;
L_0x6000014c66c0 .functor MUXZ 16, L_0x600000ebca80, L_0x6000014c6440, v0x6000016ea490_0, C4<>;
L_0x6000014c6760 .functor MUXZ 16, L_0x60000147c820, L_0x6000014c5860, v0x6000016ea910_0, C4<>;
L_0x6000014c6800 .functor MUXZ 16, L_0x6000014c6760, L_0x6000014ac460, v0x6000016ea880_0, C4<>;
L_0x6000014c6940 .part L_0x6000014f8000, 8, 4;
L_0x6000014c69e0 .part L_0x6000014f8000, 4, 4;
L_0x6000014c68a0 .functor MUXZ 4, L_0x6000014c69e0, L_0x6000014c6940, L_0x600000ebc700, C4<>;
L_0x6000014c6a80 .part L_0x6000014f8000, 8, 4;
L_0x6000014c6b20 .part L_0x6000014f8000, 0, 4;
L_0x6000014c6bc0 .functor MUXZ 4, L_0x6000014c6b20, L_0x6000014c6a80, L_0x600000ebc930, C4<>;
L_0x6000014c6c60 .functor MUXZ 4, L_0x6000014c6bc0, L_0x6000014c6940, v0x6000016ea9a0_0, C4<>;
L_0x6000014ac500 .part L_0x6000014f8000, 12, 4;
L_0x60000147cfa0 .part L_0x6000014f8000, 12, 4;
S_0x144e37410 .scope module, "alu_dut" "alu" 3 201, 4 1 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ALU_In1";
    .port_info 1 /INPUT 16 "ALU_In2";
    .port_info 2 /INPUT 4 "Opcode";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 3 "Flags";
    .port_info 5 /OUTPUT 3 "en";
L_0x600000e96ae0 .functor XOR 16, L_0x6000014c6620, L_0x6000014c66c0, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000e96b50 .functor OR 16, L_0x6000014c6620, L_0x6000014c66c0, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380b3bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000e96bc0 .functor XNOR 1, L_0x600000ebb480, L_0x1380b3bb0, C4<0>, C4<0>;
L_0x600000e96c30 .functor AND 1, L_0x60000147c6e0, L_0x600000e96bc0, C4<1>, C4<1>;
L_0x1380b3c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000e96ca0 .functor XNOR 1, L_0x600000ea63e0, L_0x1380b3c88, C4<0>, C4<0>;
L_0x600000e96d10 .functor AND 1, L_0x60000147c8c0, L_0x600000e96ca0, C4<1>, C4<1>;
L_0x1380b3da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000e96d80 .functor XNOR 1, L_0x60000147cb40, L_0x1380b3da8, C4<0>, C4<0>;
L_0x600000e96df0 .functor AND 1, L_0x60000147caa0, L_0x600000e96d80, C4<1>, C4<1>;
L_0x1380b3e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000e96e60 .functor XNOR 1, L_0x60000147cc80, L_0x1380b3e80, C4<0>, C4<0>;
L_0x600000e96ed0 .functor AND 1, L_0x60000147cbe0, L_0x600000e96e60, C4<1>, C4<1>;
v0x6000016eefd0_0 .net "ALU_In1", 15 0, L_0x6000014c6620;  alias, 1 drivers
v0x6000016ef060_0 .net "ALU_In2", 15 0, L_0x6000014c66c0;  alias, 1 drivers
v0x6000016ef0f0_0 .net "ALU_Out", 15 0, L_0x60000147c820;  alias, 1 drivers
v0x6000016ef180_0 .net "Diff", 15 0, L_0x60000149f020;  1 drivers
v0x6000016ef210_0 .net "Exor", 15 0, L_0x600000e96ae0;  1 drivers
v0x6000016ef2a0_0 .net "Flags", 2 0, L_0x60000147ce60;  alias, 1 drivers
v0x6000016ef330_0 .net "Opcode", 3 0, L_0x60000147cfa0;  1 drivers
v0x6000016ef3c0_0 .net "OvflAdd", 0 0, L_0x600000ebb480;  1 drivers
v0x6000016ef450_0 .net "OvflSub", 0 0, L_0x600000ea63e0;  1 drivers
v0x6000016ef4e0_0 .net "PADDSB", 15 0, L_0x600001473700;  1 drivers
v0x6000016ef570_0 .net "PADDSB_error", 0 0, L_0x600001472d00;  1 drivers
v0x6000016ef600_0 .net "Red", 15 0, L_0x600001488b40;  1 drivers
v0x6000016ef690_0 .net "Sum", 15 0, L_0x6000014f4c80;  1 drivers
v0x6000016ef720_0 .net *"_ivl_10", 0 0, L_0x600001473b60;  1 drivers
v0x6000016ef7b0_0 .net *"_ivl_100", 0 0, L_0x60000147ca00;  1 drivers
L_0x1380b3d60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016ef840_0 .net/2u *"_ivl_104", 3 0, L_0x1380b3d60;  1 drivers
v0x6000016ef8d0_0 .net *"_ivl_106", 0 0, L_0x60000147caa0;  1 drivers
v0x6000016ef960_0 .net *"_ivl_109", 0 0, L_0x60000147cb40;  1 drivers
v0x6000016ef9f0_0 .net/2u *"_ivl_110", 0 0, L_0x1380b3da8;  1 drivers
v0x6000016efa80_0 .net *"_ivl_112", 0 0, L_0x600000e96d80;  1 drivers
v0x6000016efb10_0 .net *"_ivl_114", 0 0, L_0x600000e96df0;  1 drivers
L_0x1380b3df0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000016efba0_0 .net/2u *"_ivl_116", 0 0, L_0x1380b3df0;  1 drivers
L_0x1380b3e38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x6000016efc30_0 .net/2u *"_ivl_118", 3 0, L_0x1380b3e38;  1 drivers
L_0x1380b38e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x6000016efcc0_0 .net/2u *"_ivl_12", 3 0, L_0x1380b38e0;  1 drivers
v0x6000016efd50_0 .net *"_ivl_120", 0 0, L_0x60000147cbe0;  1 drivers
v0x6000016efde0_0 .net *"_ivl_123", 0 0, L_0x60000147cc80;  1 drivers
v0x6000016efe70_0 .net/2u *"_ivl_124", 0 0, L_0x1380b3e80;  1 drivers
v0x6000016eff00_0 .net *"_ivl_126", 0 0, L_0x600000e96e60;  1 drivers
v0x6000016e8000_0 .net *"_ivl_128", 0 0, L_0x600000e96ed0;  1 drivers
L_0x1380b3ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000016e8090_0 .net/2u *"_ivl_130", 0 0, L_0x1380b3ec8;  1 drivers
L_0x1380b3f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000016e8120_0 .net/2u *"_ivl_132", 0 0, L_0x1380b3f10;  1 drivers
v0x6000016e81b0_0 .net *"_ivl_134", 0 0, L_0x60000147cd20;  1 drivers
v0x6000016e8240_0 .net *"_ivl_136", 0 0, L_0x60000147cdc0;  1 drivers
v0x6000016e82d0_0 .net *"_ivl_14", 0 0, L_0x600001473c00;  1 drivers
L_0x1380b3f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016e8360_0 .net/2u *"_ivl_141", 15 0, L_0x1380b3f58;  1 drivers
v0x6000016e83f0_0 .net *"_ivl_143", 0 0, L_0x60000147cf00;  1 drivers
L_0x1380b3928 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000016e8480_0 .net/2u *"_ivl_16", 3 0, L_0x1380b3928;  1 drivers
v0x6000016e8510_0 .net *"_ivl_18", 0 0, L_0x600001473ca0;  1 drivers
L_0x1380b3970 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000016e85a0_0 .net/2u *"_ivl_20", 3 0, L_0x1380b3970;  1 drivers
v0x6000016e8630_0 .net *"_ivl_22", 0 0, L_0x600001473d40;  1 drivers
L_0x1380b39b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x6000016e86c0_0 .net/2u *"_ivl_24", 3 0, L_0x1380b39b8;  1 drivers
v0x6000016e8750_0 .net *"_ivl_26", 0 0, L_0x600001473de0;  1 drivers
L_0x1380b3a00 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x6000016e87e0_0 .net/2u *"_ivl_28", 3 0, L_0x1380b3a00;  1 drivers
v0x6000016e8870_0 .net *"_ivl_30", 0 0, L_0x600001473e80;  1 drivers
L_0x1380b3a48 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x6000016e8900_0 .net/2u *"_ivl_32", 3 0, L_0x1380b3a48;  1 drivers
v0x6000016e8990_0 .net *"_ivl_34", 0 0, L_0x600001473f20;  1 drivers
L_0x1380b3a90 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x6000016e8a20_0 .net/2u *"_ivl_36", 3 0, L_0x1380b3a90;  1 drivers
v0x6000016e8ab0_0 .net *"_ivl_38", 0 0, L_0x60000147c000;  1 drivers
L_0x1380b3ad8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000016e8b40_0 .net/2u *"_ivl_40", 3 0, L_0x1380b3ad8;  1 drivers
v0x6000016e8bd0_0 .net *"_ivl_42", 0 0, L_0x60000147c0a0;  1 drivers
L_0x1380b3b20 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000016e8c60_0 .net/2u *"_ivl_44", 3 0, L_0x1380b3b20;  1 drivers
v0x6000016e8cf0_0 .net *"_ivl_46", 0 0, L_0x60000147c140;  1 drivers
v0x6000016e8d80_0 .net *"_ivl_48", 15 0, L_0x600000e96b50;  1 drivers
v0x6000016e8e10_0 .net *"_ivl_50", 15 0, L_0x60000147c1e0;  1 drivers
v0x6000016e8ea0_0 .net *"_ivl_52", 15 0, L_0x60000147c280;  1 drivers
v0x6000016e8f30_0 .net *"_ivl_54", 15 0, L_0x60000147c320;  1 drivers
v0x6000016e8fc0_0 .net *"_ivl_56", 15 0, L_0x60000147c3c0;  1 drivers
v0x6000016e9050_0 .net *"_ivl_58", 15 0, L_0x60000147c460;  1 drivers
v0x6000016e90e0_0 .net *"_ivl_60", 15 0, L_0x60000147c500;  1 drivers
v0x6000016e9170_0 .net *"_ivl_62", 15 0, L_0x60000147c5a0;  1 drivers
v0x6000016e9200_0 .net *"_ivl_64", 15 0, L_0x60000147c640;  1 drivers
v0x6000016e9290_0 .net *"_ivl_66", 15 0, L_0x60000147c780;  1 drivers
L_0x1380b3b68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e9320_0 .net/2u *"_ivl_72", 3 0, L_0x1380b3b68;  1 drivers
v0x6000016e93b0_0 .net *"_ivl_74", 0 0, L_0x60000147c6e0;  1 drivers
v0x6000016e9440_0 .net/2u *"_ivl_76", 0 0, L_0x1380b3bb0;  1 drivers
v0x6000016e94d0_0 .net *"_ivl_78", 0 0, L_0x600000e96bc0;  1 drivers
L_0x1380b3898 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e9560_0 .net/2u *"_ivl_8", 3 0, L_0x1380b3898;  1 drivers
v0x6000016e95f0_0 .net *"_ivl_80", 0 0, L_0x600000e96c30;  1 drivers
L_0x1380b3bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000016e9680_0 .net/2u *"_ivl_82", 0 0, L_0x1380b3bf8;  1 drivers
L_0x1380b3c40 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x6000016e9710_0 .net/2u *"_ivl_84", 3 0, L_0x1380b3c40;  1 drivers
v0x6000016e97a0_0 .net *"_ivl_86", 0 0, L_0x60000147c8c0;  1 drivers
v0x6000016e9830_0 .net/2u *"_ivl_88", 0 0, L_0x1380b3c88;  1 drivers
v0x6000016e98c0_0 .net *"_ivl_90", 0 0, L_0x600000e96ca0;  1 drivers
v0x6000016e9950_0 .net *"_ivl_92", 0 0, L_0x600000e96d10;  1 drivers
L_0x1380b3cd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000016e99e0_0 .net/2u *"_ivl_94", 0 0, L_0x1380b3cd0;  1 drivers
L_0x1380b3d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000016e9a70_0 .net/2u *"_ivl_96", 0 0, L_0x1380b3d18;  1 drivers
v0x6000016e9b00_0 .net *"_ivl_98", 0 0, L_0x60000147c960;  1 drivers
v0x6000016e9b90_0 .net "en", 2 0, v0x6000016e9c20_0;  alias, 1 drivers
v0x6000016e9c20_0 .var "enable", 2 0;
v0x6000016e9cb0_0 .net "shift_out", 15 0, v0x6000016fcb40_0;  1 drivers
E_0x600003095980 .event anyedge, v0x6000016ef330_0;
L_0x600001473ac0 .part L_0x60000147cfa0, 0, 2;
L_0x600001473b60 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3898;
L_0x600001473c00 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b38e0;
L_0x600001473ca0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3928;
L_0x600001473d40 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3970;
L_0x600001473de0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b39b8;
L_0x600001473e80 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3a00;
L_0x600001473f20 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3a48;
L_0x60000147c000 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3a90;
L_0x60000147c0a0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3ad8;
L_0x60000147c140 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3b20;
L_0x60000147c1e0 .functor MUXZ 16, L_0x600000e96b50, L_0x6000014f4c80, L_0x60000147c140, C4<>;
L_0x60000147c280 .functor MUXZ 16, L_0x60000147c1e0, L_0x6000014f4c80, L_0x60000147c0a0, C4<>;
L_0x60000147c320 .functor MUXZ 16, L_0x60000147c280, L_0x600001473700, L_0x60000147c000, C4<>;
L_0x60000147c3c0 .functor MUXZ 16, L_0x60000147c320, v0x6000016fcb40_0, L_0x600001473f20, C4<>;
L_0x60000147c460 .functor MUXZ 16, L_0x60000147c3c0, v0x6000016fcb40_0, L_0x600001473e80, C4<>;
L_0x60000147c500 .functor MUXZ 16, L_0x60000147c460, v0x6000016fcb40_0, L_0x600001473de0, C4<>;
L_0x60000147c5a0 .functor MUXZ 16, L_0x60000147c500, L_0x600001488b40, L_0x600001473d40, C4<>;
L_0x60000147c640 .functor MUXZ 16, L_0x60000147c5a0, L_0x600000e96ae0, L_0x600001473ca0, C4<>;
L_0x60000147c780 .functor MUXZ 16, L_0x60000147c640, L_0x60000149f020, L_0x600001473c00, C4<>;
L_0x60000147c820 .functor MUXZ 16, L_0x60000147c780, L_0x6000014f4c80, L_0x600001473b60, C4<>;
L_0x60000147c6e0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3b68;
L_0x60000147c8c0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3c40;
L_0x60000147c960 .functor MUXZ 1, L_0x1380b3d18, L_0x1380b3cd0, L_0x600000e96d10, C4<>;
L_0x60000147ca00 .functor MUXZ 1, L_0x60000147c960, L_0x1380b3bf8, L_0x600000e96c30, C4<>;
L_0x60000147caa0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3d60;
L_0x60000147cb40 .part L_0x6000014f4c80, 15, 1;
L_0x60000147cbe0 .cmp/eq 4, L_0x60000147cfa0, L_0x1380b3e38;
L_0x60000147cc80 .part L_0x60000149f020, 15, 1;
L_0x60000147cd20 .functor MUXZ 1, L_0x1380b3f10, L_0x1380b3ec8, L_0x600000e96ed0, C4<>;
L_0x60000147cdc0 .functor MUXZ 1, L_0x60000147cd20, L_0x1380b3df0, L_0x600000e96df0, C4<>;
L_0x60000147ce60 .concat8 [ 1 1 1 0], L_0x60000147cdc0, L_0x60000147ca00, L_0x60000147cf00;
L_0x60000147cf00 .cmp/eq 16, L_0x60000147c820, L_0x1380b3f58;
S_0x144e0d9e0 .scope module, "add_dut" "addsub_16bit" 4 17, 5 1 0, S_0x144e37410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
L_0x600000ebd110 .functor NOT 16, L_0x6000014c66c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380b3340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000ebd180 .functor AND 1, L_0x6000014ac640, L_0x1380b3340, C4<1>, C4<1>;
L_0x600000ebd1f0 .functor OR 1, L_0x6000014ac5a0, L_0x600000ebd180, C4<0>, C4<0>;
L_0x600000ebd260 .functor AND 1, L_0x6000014ac780, L_0x6000014ac820, C4<1>, C4<1>;
L_0x600000ebd2d0 .functor OR 1, L_0x6000014ac6e0, L_0x600000ebd260, C4<0>, C4<0>;
L_0x600000ebd340 .functor AND 1, L_0x6000014ac960, L_0x6000014aca00, C4<1>, C4<1>;
L_0x600000ebd3b0 .functor OR 1, L_0x6000014ac8c0, L_0x600000ebd340, C4<0>, C4<0>;
L_0x600000ebd420 .functor AND 1, L_0x6000014acbe0, L_0x6000014acc80, C4<1>, C4<1>;
L_0x600000ebd490 .functor OR 1, L_0x6000014acb40, L_0x600000ebd420, C4<0>, C4<0>;
L_0x600000ebb3a0 .functor XNOR 1, L_0x600001496ee0, L_0x600001496f80, C4<0>, C4<0>;
L_0x600000ebb410 .functor XOR 1, L_0x600001497020, L_0x6000014970c0, C4<0>, C4<0>;
L_0x600000ebb480 .functor AND 1, L_0x600000ebb3a0, L_0x600000ebb410, C4<1>, C4<1>;
L_0x600000e974f0 .functor BUFT 16, L_0x6000014c66c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000017b8750_0 .net *"_ivl_0", 15 0, L_0x600000ebd110;  1 drivers
v0x6000017b8510_0 .net *"_ivl_10", 0 0, L_0x600000ebd180;  1 drivers
v0x6000017b8360_0 .net *"_ivl_101", 0 0, L_0x600001496ee0;  1 drivers
v0x6000017b8120_0 .net *"_ivl_103", 0 0, L_0x600001496f80;  1 drivers
v0x6000017bff00_0 .net *"_ivl_104", 0 0, L_0x600000ebb3a0;  1 drivers
v0x6000017bfcc0_0 .net *"_ivl_107", 0 0, L_0x600001497020;  1 drivers
v0x6000017bfb10_0 .net *"_ivl_109", 0 0, L_0x6000014970c0;  1 drivers
v0x6000017bf8d0_0 .net *"_ivl_110", 0 0, L_0x600000ebb410;  1 drivers
v0x6000017bf720_0 .net *"_ivl_115", 0 0, L_0x600001497160;  1 drivers
L_0x1380b32b0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bf4e0_0 .net/2u *"_ivl_116", 15 0, L_0x1380b32b0;  1 drivers
L_0x1380b32f8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000017bf330_0 .net/2u *"_ivl_118", 15 0, L_0x1380b32f8;  1 drivers
v0x6000017bf0f0_0 .net *"_ivl_12", 0 0, L_0x600000ebd1f0;  1 drivers
v0x6000017bef40_0 .net *"_ivl_120", 15 0, L_0x600001497200;  1 drivers
v0x6000017beb50_0 .net *"_ivl_17", 0 0, L_0x6000014ac6e0;  1 drivers
v0x6000017be9a0_0 .net *"_ivl_19", 0 0, L_0x6000014ac780;  1 drivers
v0x6000017be760_0 .net *"_ivl_21", 0 0, L_0x6000014ac820;  1 drivers
v0x6000017be5b0_0 .net *"_ivl_22", 0 0, L_0x600000ebd260;  1 drivers
v0x6000017be370_0 .net *"_ivl_24", 0 0, L_0x600000ebd2d0;  1 drivers
v0x6000017be1c0_0 .net *"_ivl_29", 0 0, L_0x6000014ac8c0;  1 drivers
v0x6000017bdf80_0 .net *"_ivl_31", 0 0, L_0x6000014ac960;  1 drivers
v0x6000017bddd0_0 .net *"_ivl_33", 0 0, L_0x6000014aca00;  1 drivers
v0x6000017bdb90_0 .net *"_ivl_34", 0 0, L_0x600000ebd340;  1 drivers
v0x6000017bd9e0_0 .net *"_ivl_36", 0 0, L_0x600000ebd3b0;  1 drivers
v0x6000017bd7a0_0 .net *"_ivl_42", 0 0, L_0x6000014acb40;  1 drivers
v0x6000017bd5f0_0 .net *"_ivl_44", 0 0, L_0x6000014acbe0;  1 drivers
v0x6000017bd3b0_0 .net *"_ivl_46", 0 0, L_0x6000014acc80;  1 drivers
v0x6000017bd200_0 .net *"_ivl_47", 0 0, L_0x600000ebd420;  1 drivers
v0x6000017bcfc0_0 .net *"_ivl_49", 0 0, L_0x600000ebd490;  1 drivers
v0x6000017bce10_0 .net *"_ivl_7", 0 0, L_0x6000014ac5a0;  1 drivers
v0x6000017bcbd0_0 .net *"_ivl_9", 0 0, L_0x6000014ac640;  1 drivers
v0x6000017bca20_0 .net "a", 15 0, L_0x6000014c6620;  alias, 1 drivers
v0x6000017bc7e0_0 .net "b", 15 0, L_0x6000014c66c0;  alias, 1 drivers
v0x6000017bc630_0 .net "b_in", 15 0, L_0x600000e974f0;  1 drivers
v0x6000017bc3f0_0 .net "c", 3 0, L_0x6000014acaa0;  1 drivers
v0x6000017bc240_0 .net "c_in", 0 0, L_0x1380b3340;  1 drivers
v0x6000017bc000_0 .net "ovfl", 0 0, L_0x600000ebb480;  alias, 1 drivers
v0x6000017b3de0_0 .net "sum", 15 0, L_0x6000014f4c80;  alias, 1 drivers
v0x6000017b3ba0_0 .net "sum_temp", 15 0, L_0x600001496d00;  1 drivers
v0x6000017b39f0_0 .net "tg", 3 0, L_0x600001496da0;  1 drivers
v0x6000017b37b0_0 .net "tp", 3 0, L_0x600001496e40;  1 drivers
L_0x6000014ac5a0 .part L_0x600001496da0, 0, 1;
L_0x6000014ac640 .part L_0x600001496e40, 0, 1;
L_0x6000014ac6e0 .part L_0x600001496da0, 1, 1;
L_0x6000014ac780 .part L_0x600001496e40, 1, 1;
L_0x6000014ac820 .part L_0x6000014acaa0, 0, 1;
L_0x6000014ac8c0 .part L_0x600001496da0, 2, 1;
L_0x6000014ac960 .part L_0x600001496e40, 2, 1;
L_0x6000014aca00 .part L_0x6000014acaa0, 1, 1;
L_0x6000014acaa0 .concat8 [ 1 1 1 1], L_0x600000ebd1f0, L_0x600000ebd2d0, L_0x600000ebd3b0, L_0x600000ebd490;
L_0x6000014acb40 .part L_0x600001496da0, 3, 1;
L_0x6000014acbe0 .part L_0x600001496e40, 3, 1;
L_0x6000014acc80 .part L_0x6000014acaa0, 2, 1;
L_0x6000014af340 .part L_0x6000014c6620, 0, 4;
L_0x6000014af3e0 .part L_0x600000e974f0, 0, 4;
L_0x6000014a9ae0 .part L_0x6000014c6620, 4, 4;
L_0x6000014a9b80 .part L_0x600000e974f0, 4, 4;
L_0x6000014a9c20 .part L_0x6000014acaa0, 0, 1;
L_0x600001494320 .part L_0x6000014c6620, 8, 4;
L_0x6000014943c0 .part L_0x600000e974f0, 8, 4;
L_0x600001494500 .part L_0x6000014acaa0, 1, 1;
L_0x600001496bc0 .part L_0x6000014c6620, 12, 4;
L_0x600001494460 .part L_0x600000e974f0, 12, 4;
L_0x600001496c60 .part L_0x6000014acaa0, 2, 1;
L_0x600001496d00 .concat8 [ 4 4 4 4], L_0x6000014aef80, L_0x6000014a9720, L_0x6000014abf20, L_0x600001496800;
L_0x600001496da0 .concat8 [ 1 1 1 1], L_0x6000014ae800, L_0x6000014a8fa0, L_0x6000014ab7a0, L_0x600001496080;
L_0x600001496e40 .concat8 [ 1 1 1 1], L_0x600000ebe220, L_0x600000ebfa30, L_0x600000eb9180, L_0x600000eba920;
L_0x600001496ee0 .part L_0x600000e974f0, 15, 1;
L_0x600001496f80 .part L_0x6000014c6620, 15, 1;
L_0x600001497020 .part L_0x600001496d00, 15, 1;
L_0x6000014970c0 .part L_0x600000e974f0, 15, 1;
L_0x600001497160 .part L_0x6000014acaa0, 3, 1;
L_0x600001497200 .functor MUXZ 16, L_0x1380b32f8, L_0x1380b32b0, L_0x600001497160, C4<>;
L_0x6000014f4c80 .functor MUXZ 16, L_0x600001496d00, L_0x600001497200, L_0x600000ebb480, C4<>;
S_0x144e0d380 .scope module, "idut0" "CLA_adder_4" 5 27, 6 1 0, S_0x144e0d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ebd500 .functor OR 1, L_0x6000014acd20, L_0x6000014acdc0, C4<0>, C4<0>;
L_0x600000ebd570 .functor OR 1, L_0x6000014ace60, L_0x6000014acf00, C4<0>, C4<0>;
L_0x600000ebd5e0 .functor OR 1, L_0x6000014acfa0, L_0x6000014ad040, C4<0>, C4<0>;
L_0x600000ebd650 .functor OR 1, L_0x6000014ad180, L_0x6000014ad220, C4<0>, C4<0>;
L_0x600000ebd6c0 .functor AND 1, L_0x6000014ad2c0, L_0x6000014ad360, C4<1>, C4<1>;
L_0x600000ebd7a0 .functor AND 1, L_0x6000014ad400, L_0x6000014ad4a0, C4<1>, C4<1>;
L_0x600000ebd730 .functor AND 1, L_0x6000014ad540, L_0x6000014ad5e0, C4<1>, C4<1>;
L_0x600000ebd810 .functor AND 1, L_0x6000014ad720, L_0x6000014ad7c0, C4<1>, C4<1>;
L_0x600000ebd880 .functor AND 1, L_0x6000014ad9a0, L_0x1380b3340, C4<1>, C4<1>;
L_0x600000ebd8f0 .functor OR 1, L_0x6000014ad860, L_0x600000ebd880, C4<0>, C4<0>;
L_0x600000ebd960 .functor AND 1, L_0x6000014adb80, L_0x1380b3340, C4<1>, C4<1>;
L_0x600000ebd9d0 .functor OR 1, L_0x6000014adae0, L_0x600000ebd960, C4<0>, C4<0>;
L_0x600000ebda40 .functor AND 1, L_0x6000014ad900, L_0x600000ebd9d0, C4<1>, C4<1>;
L_0x600000ebdb20 .functor OR 1, L_0x6000014ada40, L_0x600000ebda40, C4<0>, C4<0>;
L_0x600000ebdb90 .functor AND 1, L_0x6000014adcc0, L_0x6000014add60, C4<1>, C4<1>;
L_0x600000ebdab0 .functor AND 1, L_0x6000014adf40, L_0x1380b3340, C4<1>, C4<1>;
L_0x600000ebdc00 .functor OR 1, L_0x6000014adea0, L_0x600000ebdab0, C4<0>, C4<0>;
L_0x600000ebdc70 .functor AND 1, L_0x6000014ade00, L_0x600000ebdc00, C4<1>, C4<1>;
L_0x600000ebdce0 .functor OR 1, L_0x600000ebdb90, L_0x600000ebdc70, C4<0>, C4<0>;
L_0x600000ebdd50 .functor OR 1, L_0x6000014adc20, L_0x600000ebdce0, C4<0>, C4<0>;
L_0x600000ebddc0 .functor AND 1, L_0x6000014ae300, L_0x6000014ae3a0, C4<1>, C4<1>;
L_0x600000ebde30 .functor AND 1, L_0x6000014ae4e0, L_0x1380b3340, C4<1>, C4<1>;
L_0x600000ebdea0 .functor OR 1, L_0x6000014ae440, L_0x600000ebde30, C4<0>, C4<0>;
L_0x600000ebdf10 .functor AND 1, L_0x6000014adfe0, L_0x600000ebdea0, C4<1>, C4<1>;
L_0x600000ebdf80 .functor OR 1, L_0x600000ebddc0, L_0x600000ebdf10, C4<0>, C4<0>;
L_0x600000ebdff0 .functor OR 1, L_0x6000014ae260, L_0x600000ebdf80, C4<0>, C4<0>;
L_0x600000ebe060 .functor AND 1, L_0x6000014ae1c0, L_0x600000ebdff0, C4<1>, C4<1>;
L_0x600000ebe0d0 .functor OR 1, L_0x6000014ae120, L_0x600000ebe060, C4<0>, C4<0>;
L_0x600000ebe140 .functor AND 1, L_0x6000014ae580, L_0x6000014ae620, C4<1>, C4<1>;
L_0x600000ebe1b0 .functor AND 1, L_0x600000ebe140, L_0x6000014ae6c0, C4<1>, C4<1>;
L_0x600000ebe220 .functor AND 1, L_0x600000ebe1b0, L_0x6000014ae760, C4<1>, C4<1>;
L_0x600000ebeb50 .functor XNOR 1, L_0x6000014af020, L_0x6000014af0c0, C4<0>, C4<0>;
L_0x600000ebebc0 .functor XOR 1, L_0x6000014af160, L_0x6000014af200, C4<0>, C4<0>;
L_0x600000ebec30 .functor AND 1, L_0x600000ebeb50, L_0x600000ebebc0, C4<1>, C4<1>;
v0x600001755440_0 .net "TG", 0 0, L_0x6000014ae800;  1 drivers
v0x6000017554d0_0 .net "TP", 0 0, L_0x600000ebe220;  1 drivers
v0x600001755560_0 .net *"_ivl_101", 0 0, L_0x6000014add60;  1 drivers
v0x6000017555f0_0 .net *"_ivl_102", 0 0, L_0x600000ebdb90;  1 drivers
v0x600001755680_0 .net *"_ivl_105", 0 0, L_0x6000014ade00;  1 drivers
v0x600001755710_0 .net *"_ivl_107", 0 0, L_0x6000014adea0;  1 drivers
v0x6000017557a0_0 .net *"_ivl_109", 0 0, L_0x6000014adf40;  1 drivers
v0x600001755830_0 .net *"_ivl_11", 0 0, L_0x6000014ace60;  1 drivers
v0x6000017558c0_0 .net *"_ivl_110", 0 0, L_0x600000ebdab0;  1 drivers
v0x600001755950_0 .net *"_ivl_112", 0 0, L_0x600000ebdc00;  1 drivers
v0x6000017559e0_0 .net *"_ivl_114", 0 0, L_0x600000ebdc70;  1 drivers
v0x600001755a70_0 .net *"_ivl_116", 0 0, L_0x600000ebdce0;  1 drivers
v0x600001755b00_0 .net *"_ivl_118", 0 0, L_0x600000ebdd50;  1 drivers
v0x600001755b90_0 .net *"_ivl_124", 0 0, L_0x6000014ae120;  1 drivers
v0x600001755c20_0 .net *"_ivl_126", 0 0, L_0x6000014ae1c0;  1 drivers
v0x600001755cb0_0 .net *"_ivl_128", 0 0, L_0x6000014ae260;  1 drivers
v0x600001755d40_0 .net *"_ivl_13", 0 0, L_0x6000014acf00;  1 drivers
v0x600001755dd0_0 .net *"_ivl_130", 0 0, L_0x6000014ae300;  1 drivers
v0x600001755e60_0 .net *"_ivl_132", 0 0, L_0x6000014ae3a0;  1 drivers
v0x600001755ef0_0 .net *"_ivl_133", 0 0, L_0x600000ebddc0;  1 drivers
v0x600001755f80_0 .net *"_ivl_136", 0 0, L_0x6000014adfe0;  1 drivers
v0x600001756010_0 .net *"_ivl_138", 0 0, L_0x6000014ae440;  1 drivers
v0x6000017560a0_0 .net *"_ivl_14", 0 0, L_0x600000ebd570;  1 drivers
v0x600001756130_0 .net *"_ivl_140", 0 0, L_0x6000014ae4e0;  1 drivers
v0x6000017561c0_0 .net *"_ivl_141", 0 0, L_0x600000ebde30;  1 drivers
v0x600001756250_0 .net *"_ivl_143", 0 0, L_0x600000ebdea0;  1 drivers
v0x6000017562e0_0 .net *"_ivl_145", 0 0, L_0x600000ebdf10;  1 drivers
v0x600001756370_0 .net *"_ivl_147", 0 0, L_0x600000ebdf80;  1 drivers
v0x600001756400_0 .net *"_ivl_149", 0 0, L_0x600000ebdff0;  1 drivers
v0x600001756490_0 .net *"_ivl_151", 0 0, L_0x600000ebe060;  1 drivers
v0x600001756520_0 .net *"_ivl_153", 0 0, L_0x600000ebe0d0;  1 drivers
v0x6000017565b0_0 .net *"_ivl_156", 0 0, L_0x6000014ae580;  1 drivers
v0x600001756640_0 .net *"_ivl_158", 0 0, L_0x6000014ae620;  1 drivers
v0x6000017566d0_0 .net *"_ivl_159", 0 0, L_0x600000ebe140;  1 drivers
v0x600001756760_0 .net *"_ivl_162", 0 0, L_0x6000014ae6c0;  1 drivers
v0x6000017567f0_0 .net *"_ivl_163", 0 0, L_0x600000ebe1b0;  1 drivers
v0x600001756880_0 .net *"_ivl_166", 0 0, L_0x6000014ae760;  1 drivers
v0x600001756910_0 .net *"_ivl_19", 0 0, L_0x6000014acfa0;  1 drivers
v0x6000017569a0_0 .net *"_ivl_203", 0 0, L_0x6000014af020;  1 drivers
v0x600001756a30_0 .net *"_ivl_205", 0 0, L_0x6000014af0c0;  1 drivers
v0x600001756ac0_0 .net *"_ivl_206", 0 0, L_0x600000ebeb50;  1 drivers
v0x600001756b50_0 .net *"_ivl_209", 0 0, L_0x6000014af160;  1 drivers
v0x600001756be0_0 .net *"_ivl_21", 0 0, L_0x6000014ad040;  1 drivers
v0x600001756c70_0 .net *"_ivl_211", 0 0, L_0x6000014af200;  1 drivers
v0x600001756d00_0 .net *"_ivl_212", 0 0, L_0x600000ebebc0;  1 drivers
v0x600001756d90_0 .net *"_ivl_22", 0 0, L_0x600000ebd5e0;  1 drivers
v0x600001756e20_0 .net *"_ivl_28", 0 0, L_0x6000014ad180;  1 drivers
v0x600001756eb0_0 .net *"_ivl_3", 0 0, L_0x6000014acd20;  1 drivers
v0x600001756f40_0 .net *"_ivl_30", 0 0, L_0x6000014ad220;  1 drivers
v0x600001756fd0_0 .net *"_ivl_31", 0 0, L_0x600000ebd650;  1 drivers
v0x600001757060_0 .net *"_ivl_36", 0 0, L_0x6000014ad2c0;  1 drivers
v0x6000017570f0_0 .net *"_ivl_38", 0 0, L_0x6000014ad360;  1 drivers
v0x600001757180_0 .net *"_ivl_39", 0 0, L_0x600000ebd6c0;  1 drivers
v0x600001757210_0 .net *"_ivl_44", 0 0, L_0x6000014ad400;  1 drivers
v0x6000017572a0_0 .net *"_ivl_46", 0 0, L_0x6000014ad4a0;  1 drivers
v0x600001757330_0 .net *"_ivl_47", 0 0, L_0x600000ebd7a0;  1 drivers
v0x6000017573c0_0 .net *"_ivl_5", 0 0, L_0x6000014acdc0;  1 drivers
v0x600001757450_0 .net *"_ivl_52", 0 0, L_0x6000014ad540;  1 drivers
v0x6000017574e0_0 .net *"_ivl_54", 0 0, L_0x6000014ad5e0;  1 drivers
v0x600001757570_0 .net *"_ivl_55", 0 0, L_0x600000ebd730;  1 drivers
v0x600001757600_0 .net *"_ivl_6", 0 0, L_0x600000ebd500;  1 drivers
v0x600001757690_0 .net *"_ivl_61", 0 0, L_0x6000014ad720;  1 drivers
v0x600001757720_0 .net *"_ivl_63", 0 0, L_0x6000014ad7c0;  1 drivers
v0x6000017577b0_0 .net *"_ivl_64", 0 0, L_0x600000ebd810;  1 drivers
v0x600001757840_0 .net *"_ivl_69", 0 0, L_0x6000014ad860;  1 drivers
v0x6000017578d0_0 .net *"_ivl_71", 0 0, L_0x6000014ad9a0;  1 drivers
v0x600001757960_0 .net *"_ivl_72", 0 0, L_0x600000ebd880;  1 drivers
v0x6000017579f0_0 .net *"_ivl_74", 0 0, L_0x600000ebd8f0;  1 drivers
v0x600001757a80_0 .net *"_ivl_79", 0 0, L_0x6000014ada40;  1 drivers
v0x600001757b10_0 .net *"_ivl_81", 0 0, L_0x6000014ad900;  1 drivers
v0x600001757ba0_0 .net *"_ivl_83", 0 0, L_0x6000014adae0;  1 drivers
v0x600001757c30_0 .net *"_ivl_85", 0 0, L_0x6000014adb80;  1 drivers
v0x600001757cc0_0 .net *"_ivl_86", 0 0, L_0x600000ebd960;  1 drivers
v0x600001757d50_0 .net *"_ivl_88", 0 0, L_0x600000ebd9d0;  1 drivers
v0x600001757de0_0 .net *"_ivl_90", 0 0, L_0x600000ebda40;  1 drivers
v0x600001757e70_0 .net *"_ivl_92", 0 0, L_0x600000ebdb20;  1 drivers
v0x600001757f00_0 .net *"_ivl_97", 0 0, L_0x6000014adc20;  1 drivers
v0x60000178ff00_0 .net *"_ivl_99", 0 0, L_0x6000014adcc0;  1 drivers
v0x60000178fd50_0 .net "a", 3 0, L_0x6000014af340;  1 drivers
v0x60000178fb10_0 .net "b", 3 0, L_0x6000014af3e0;  1 drivers
v0x60000178f960_0 .net "c_in", 0 0, L_0x1380b3340;  alias, 1 drivers
v0x60000178f720_0 .net "carries", 3 0, L_0x6000014ae080;  1 drivers
v0x60000178f570_0 .net "cout", 0 0, L_0x6000014af2a0;  1 drivers
v0x60000178f330_0 .net "g", 3 0, L_0x6000014ad680;  1 drivers
v0x60000178f180_0 .net "ovfl", 0 0, L_0x600000ebec30;  1 drivers
v0x60000178ef40_0 .net "p", 3 0, L_0x6000014ad0e0;  1 drivers
v0x60000178ed90_0 .net "sum", 3 0, L_0x6000014aef80;  1 drivers
L_0x6000014acd20 .part L_0x6000014af340, 0, 1;
L_0x6000014acdc0 .part L_0x6000014af3e0, 0, 1;
L_0x6000014ace60 .part L_0x6000014af340, 1, 1;
L_0x6000014acf00 .part L_0x6000014af3e0, 1, 1;
L_0x6000014acfa0 .part L_0x6000014af340, 2, 1;
L_0x6000014ad040 .part L_0x6000014af3e0, 2, 1;
L_0x6000014ad0e0 .concat8 [ 1 1 1 1], L_0x600000ebd500, L_0x600000ebd570, L_0x600000ebd5e0, L_0x600000ebd650;
L_0x6000014ad180 .part L_0x6000014af340, 3, 1;
L_0x6000014ad220 .part L_0x6000014af3e0, 3, 1;
L_0x6000014ad2c0 .part L_0x6000014af340, 0, 1;
L_0x6000014ad360 .part L_0x6000014af3e0, 0, 1;
L_0x6000014ad400 .part L_0x6000014af340, 1, 1;
L_0x6000014ad4a0 .part L_0x6000014af3e0, 1, 1;
L_0x6000014ad540 .part L_0x6000014af340, 2, 1;
L_0x6000014ad5e0 .part L_0x6000014af3e0, 2, 1;
L_0x6000014ad680 .concat8 [ 1 1 1 1], L_0x600000ebd6c0, L_0x600000ebd7a0, L_0x600000ebd730, L_0x600000ebd810;
L_0x6000014ad720 .part L_0x6000014af340, 3, 1;
L_0x6000014ad7c0 .part L_0x6000014af3e0, 3, 1;
L_0x6000014ad860 .part L_0x6000014ad680, 0, 1;
L_0x6000014ad9a0 .part L_0x6000014ad0e0, 0, 1;
L_0x6000014ada40 .part L_0x6000014ad680, 1, 1;
L_0x6000014ad900 .part L_0x6000014ad0e0, 1, 1;
L_0x6000014adae0 .part L_0x6000014ad680, 0, 1;
L_0x6000014adb80 .part L_0x6000014ad0e0, 0, 1;
L_0x6000014adc20 .part L_0x6000014ad680, 2, 1;
L_0x6000014adcc0 .part L_0x6000014ad0e0, 2, 1;
L_0x6000014add60 .part L_0x6000014ad680, 1, 1;
L_0x6000014ade00 .part L_0x6000014ad0e0, 1, 1;
L_0x6000014adea0 .part L_0x6000014ad680, 0, 1;
L_0x6000014adf40 .part L_0x6000014ad0e0, 0, 1;
L_0x6000014ae080 .concat8 [ 1 1 1 1], L_0x600000ebd8f0, L_0x600000ebdb20, L_0x600000ebdd50, L_0x600000ebe0d0;
L_0x6000014ae120 .part L_0x6000014ad680, 3, 1;
L_0x6000014ae1c0 .part L_0x6000014ad0e0, 3, 1;
L_0x6000014ae260 .part L_0x6000014ad680, 2, 1;
L_0x6000014ae300 .part L_0x6000014ad0e0, 2, 1;
L_0x6000014ae3a0 .part L_0x6000014ad680, 1, 1;
L_0x6000014adfe0 .part L_0x6000014ad0e0, 1, 1;
L_0x6000014ae440 .part L_0x6000014ad680, 0, 1;
L_0x6000014ae4e0 .part L_0x6000014ad0e0, 0, 1;
L_0x6000014ae580 .part L_0x6000014ad0e0, 0, 1;
L_0x6000014ae620 .part L_0x6000014ad0e0, 1, 1;
L_0x6000014ae6c0 .part L_0x6000014ad0e0, 2, 1;
L_0x6000014ae760 .part L_0x6000014ad0e0, 3, 1;
L_0x6000014ae800 .part L_0x6000014ae080, 3, 1;
L_0x6000014ae8a0 .part L_0x6000014af340, 0, 1;
L_0x6000014ae940 .part L_0x6000014af3e0, 0, 1;
L_0x6000014ae9e0 .part L_0x6000014af340, 1, 1;
L_0x6000014aea80 .part L_0x6000014af3e0, 1, 1;
L_0x6000014aeb20 .part L_0x6000014ae080, 0, 1;
L_0x6000014aebc0 .part L_0x6000014af340, 2, 1;
L_0x6000014aec60 .part L_0x6000014af3e0, 2, 1;
L_0x6000014aed00 .part L_0x6000014ae080, 1, 1;
L_0x6000014aeda0 .part L_0x6000014af340, 3, 1;
L_0x6000014aee40 .part L_0x6000014af3e0, 3, 1;
L_0x6000014aeee0 .part L_0x6000014ae080, 2, 1;
L_0x6000014aef80 .concat8 [ 1 1 1 1], L_0x600000ebe3e0, L_0x600000ebe610, L_0x600000ebe840, L_0x600000ebea70;
L_0x6000014af020 .part L_0x6000014af3e0, 3, 1;
L_0x6000014af0c0 .part L_0x6000014af340, 3, 1;
L_0x6000014af160 .part L_0x6000014aef80, 3, 1;
L_0x6000014af200 .part L_0x6000014af340, 3, 1;
L_0x6000014af2a0 .part L_0x6000014ae080, 3, 1;
S_0x144e0d4f0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e0d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebe290 .functor XOR 1, L_0x6000014ae8a0, L_0x6000014ae940, C4<0>, C4<0>;
L_0x600000ebe300 .functor AND 1, L_0x6000014ae8a0, L_0x6000014ae940, C4<1>, C4<1>;
L_0x600000ebe370 .functor AND 1, L_0x600000ebe290, L_0x1380b3340, C4<1>, C4<1>;
L_0x600000ebe3e0 .functor XOR 1, L_0x600000ebe290, L_0x1380b3340, C4<0>, C4<0>;
L_0x600000ebe450 .functor OR 1, L_0x600000ebe300, L_0x600000ebe370, C4<0>, C4<0>;
v0x600001754240_0 .net "a", 0 0, L_0x6000014ae8a0;  1 drivers
v0x6000017542d0_0 .net "b", 0 0, L_0x6000014ae940;  1 drivers
v0x600001754360_0 .net "c_in", 0 0, L_0x1380b3340;  alias, 1 drivers
v0x6000017543f0_0 .net "c_out", 0 0, L_0x600000ebe450;  1 drivers
v0x600001754480_0 .net "c_out_2part", 0 0, L_0x600000ebe370;  1 drivers
v0x600001754510_0 .net "g", 0 0, L_0x600000ebe300;  1 drivers
v0x6000017545a0_0 .net "p", 0 0, L_0x600000ebe290;  1 drivers
v0x600001754630_0 .net "sum", 0 0, L_0x600000ebe3e0;  1 drivers
S_0x144e5c4f0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e0d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebe4c0 .functor XOR 1, L_0x6000014ae9e0, L_0x6000014aea80, C4<0>, C4<0>;
L_0x600000ebe530 .functor AND 1, L_0x6000014ae9e0, L_0x6000014aea80, C4<1>, C4<1>;
L_0x600000ebe5a0 .functor AND 1, L_0x600000ebe4c0, L_0x6000014aeb20, C4<1>, C4<1>;
L_0x600000ebe610 .functor XOR 1, L_0x600000ebe4c0, L_0x6000014aeb20, C4<0>, C4<0>;
L_0x600000ebe680 .functor OR 1, L_0x600000ebe530, L_0x600000ebe5a0, C4<0>, C4<0>;
v0x6000017546c0_0 .net "a", 0 0, L_0x6000014ae9e0;  1 drivers
v0x600001754750_0 .net "b", 0 0, L_0x6000014aea80;  1 drivers
v0x6000017547e0_0 .net "c_in", 0 0, L_0x6000014aeb20;  1 drivers
v0x600001754870_0 .net "c_out", 0 0, L_0x600000ebe680;  1 drivers
v0x600001754900_0 .net "c_out_2part", 0 0, L_0x600000ebe5a0;  1 drivers
v0x600001754990_0 .net "g", 0 0, L_0x600000ebe530;  1 drivers
v0x600001754a20_0 .net "p", 0 0, L_0x600000ebe4c0;  1 drivers
v0x600001754ab0_0 .net "sum", 0 0, L_0x600000ebe610;  1 drivers
S_0x144e5c660 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e0d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebe6f0 .functor XOR 1, L_0x6000014aebc0, L_0x6000014aec60, C4<0>, C4<0>;
L_0x600000ebe760 .functor AND 1, L_0x6000014aebc0, L_0x6000014aec60, C4<1>, C4<1>;
L_0x600000ebe7d0 .functor AND 1, L_0x600000ebe6f0, L_0x6000014aed00, C4<1>, C4<1>;
L_0x600000ebe840 .functor XOR 1, L_0x600000ebe6f0, L_0x6000014aed00, C4<0>, C4<0>;
L_0x600000ebe8b0 .functor OR 1, L_0x600000ebe760, L_0x600000ebe7d0, C4<0>, C4<0>;
v0x600001754b40_0 .net "a", 0 0, L_0x6000014aebc0;  1 drivers
v0x600001754bd0_0 .net "b", 0 0, L_0x6000014aec60;  1 drivers
v0x600001754c60_0 .net "c_in", 0 0, L_0x6000014aed00;  1 drivers
v0x600001754cf0_0 .net "c_out", 0 0, L_0x600000ebe8b0;  1 drivers
v0x600001754d80_0 .net "c_out_2part", 0 0, L_0x600000ebe7d0;  1 drivers
v0x600001754e10_0 .net "g", 0 0, L_0x600000ebe760;  1 drivers
v0x600001754ea0_0 .net "p", 0 0, L_0x600000ebe6f0;  1 drivers
v0x600001754f30_0 .net "sum", 0 0, L_0x600000ebe840;  1 drivers
S_0x144e5c7d0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e0d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebe920 .functor XOR 1, L_0x6000014aeda0, L_0x6000014aee40, C4<0>, C4<0>;
L_0x600000ebe990 .functor AND 1, L_0x6000014aeda0, L_0x6000014aee40, C4<1>, C4<1>;
L_0x600000ebea00 .functor AND 1, L_0x600000ebe920, L_0x6000014aeee0, C4<1>, C4<1>;
L_0x600000ebea70 .functor XOR 1, L_0x600000ebe920, L_0x6000014aeee0, C4<0>, C4<0>;
L_0x600000ebeae0 .functor OR 1, L_0x600000ebe990, L_0x600000ebea00, C4<0>, C4<0>;
v0x600001754fc0_0 .net "a", 0 0, L_0x6000014aeda0;  1 drivers
v0x600001755050_0 .net "b", 0 0, L_0x6000014aee40;  1 drivers
v0x6000017550e0_0 .net "c_in", 0 0, L_0x6000014aeee0;  1 drivers
v0x600001755170_0 .net "c_out", 0 0, L_0x600000ebeae0;  1 drivers
v0x600001755200_0 .net "c_out_2part", 0 0, L_0x600000ebea00;  1 drivers
v0x600001755290_0 .net "g", 0 0, L_0x600000ebe990;  1 drivers
v0x600001755320_0 .net "p", 0 0, L_0x600000ebe920;  1 drivers
v0x6000017553b0_0 .net "sum", 0 0, L_0x600000ebea70;  1 drivers
S_0x144e5c940 .scope module, "idut1" "CLA_adder_4" 5 38, 6 1 0, S_0x144e0d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ebed10 .functor OR 1, L_0x6000014af480, L_0x6000014af520, C4<0>, C4<0>;
L_0x600000ebed80 .functor OR 1, L_0x6000014af5c0, L_0x6000014af660, C4<0>, C4<0>;
L_0x600000ebedf0 .functor OR 1, L_0x6000014af700, L_0x6000014af7a0, C4<0>, C4<0>;
L_0x600000ebee60 .functor OR 1, L_0x6000014af8e0, L_0x6000014af980, C4<0>, C4<0>;
L_0x600000ebeed0 .functor AND 1, L_0x6000014afa20, L_0x6000014afac0, C4<1>, C4<1>;
L_0x600000ebefb0 .functor AND 1, L_0x6000014afb60, L_0x6000014afc00, C4<1>, C4<1>;
L_0x600000ebef40 .functor AND 1, L_0x6000014afca0, L_0x6000014afd40, C4<1>, C4<1>;
L_0x600000ebf020 .functor AND 1, L_0x6000014afe80, L_0x6000014aff20, C4<1>, C4<1>;
L_0x600000ebf090 .functor AND 1, L_0x6000014a8140, L_0x6000014a9c20, C4<1>, C4<1>;
L_0x600000ebf100 .functor OR 1, L_0x6000014a8000, L_0x600000ebf090, C4<0>, C4<0>;
L_0x600000ebf170 .functor AND 1, L_0x6000014a8320, L_0x6000014a9c20, C4<1>, C4<1>;
L_0x600000ebf1e0 .functor OR 1, L_0x6000014a8280, L_0x600000ebf170, C4<0>, C4<0>;
L_0x600000ebf250 .functor AND 1, L_0x6000014a80a0, L_0x600000ebf1e0, C4<1>, C4<1>;
L_0x600000ebf330 .functor OR 1, L_0x6000014a81e0, L_0x600000ebf250, C4<0>, C4<0>;
L_0x600000ebf3a0 .functor AND 1, L_0x6000014a8460, L_0x6000014a8500, C4<1>, C4<1>;
L_0x600000ebf2c0 .functor AND 1, L_0x6000014a86e0, L_0x6000014a9c20, C4<1>, C4<1>;
L_0x600000ebf410 .functor OR 1, L_0x6000014a8640, L_0x600000ebf2c0, C4<0>, C4<0>;
L_0x600000ebf480 .functor AND 1, L_0x6000014a85a0, L_0x600000ebf410, C4<1>, C4<1>;
L_0x600000ebf4f0 .functor OR 1, L_0x600000ebf3a0, L_0x600000ebf480, C4<0>, C4<0>;
L_0x600000ebf560 .functor OR 1, L_0x6000014a83c0, L_0x600000ebf4f0, C4<0>, C4<0>;
L_0x600000ebf5d0 .functor AND 1, L_0x6000014a8aa0, L_0x6000014a8b40, C4<1>, C4<1>;
L_0x600000ebf640 .functor AND 1, L_0x6000014a8c80, L_0x6000014a9c20, C4<1>, C4<1>;
L_0x600000ebf6b0 .functor OR 1, L_0x6000014a8be0, L_0x600000ebf640, C4<0>, C4<0>;
L_0x600000ebf720 .functor AND 1, L_0x6000014a8780, L_0x600000ebf6b0, C4<1>, C4<1>;
L_0x600000ebf790 .functor OR 1, L_0x600000ebf5d0, L_0x600000ebf720, C4<0>, C4<0>;
L_0x600000ebf800 .functor OR 1, L_0x6000014a8a00, L_0x600000ebf790, C4<0>, C4<0>;
L_0x600000ebf870 .functor AND 1, L_0x6000014a8960, L_0x600000ebf800, C4<1>, C4<1>;
L_0x600000ebf8e0 .functor OR 1, L_0x6000014a88c0, L_0x600000ebf870, C4<0>, C4<0>;
L_0x600000ebf950 .functor AND 1, L_0x6000014a8d20, L_0x6000014a8dc0, C4<1>, C4<1>;
L_0x600000ebf9c0 .functor AND 1, L_0x600000ebf950, L_0x6000014a8e60, C4<1>, C4<1>;
L_0x600000ebfa30 .functor AND 1, L_0x600000ebf9c0, L_0x6000014a8f00, C4<1>, C4<1>;
L_0x600000eb8310 .functor XNOR 1, L_0x6000014a97c0, L_0x6000014a9860, C4<0>, C4<0>;
L_0x600000eb8380 .functor XOR 1, L_0x6000014a9900, L_0x6000014a99a0, C4<0>, C4<0>;
L_0x600000eb83f0 .functor AND 1, L_0x600000eb8310, L_0x600000eb8380, C4<1>, C4<1>;
v0x600001782a30_0 .net "TG", 0 0, L_0x6000014a8fa0;  1 drivers
v0x600001782880_0 .net "TP", 0 0, L_0x600000ebfa30;  1 drivers
v0x600001782640_0 .net *"_ivl_101", 0 0, L_0x6000014a8500;  1 drivers
v0x600001782490_0 .net *"_ivl_102", 0 0, L_0x600000ebf3a0;  1 drivers
v0x600001782250_0 .net *"_ivl_105", 0 0, L_0x6000014a85a0;  1 drivers
v0x6000017820a0_0 .net *"_ivl_107", 0 0, L_0x6000014a8640;  1 drivers
v0x600001781e60_0 .net *"_ivl_109", 0 0, L_0x6000014a86e0;  1 drivers
v0x600001781cb0_0 .net *"_ivl_11", 0 0, L_0x6000014af5c0;  1 drivers
v0x600001781a70_0 .net *"_ivl_110", 0 0, L_0x600000ebf2c0;  1 drivers
v0x6000017818c0_0 .net *"_ivl_112", 0 0, L_0x600000ebf410;  1 drivers
v0x600001781680_0 .net *"_ivl_114", 0 0, L_0x600000ebf480;  1 drivers
v0x6000017814d0_0 .net *"_ivl_116", 0 0, L_0x600000ebf4f0;  1 drivers
v0x600001781290_0 .net *"_ivl_118", 0 0, L_0x600000ebf560;  1 drivers
v0x6000017810e0_0 .net *"_ivl_124", 0 0, L_0x6000014a88c0;  1 drivers
v0x600001780ea0_0 .net *"_ivl_126", 0 0, L_0x6000014a8960;  1 drivers
v0x600001780cf0_0 .net *"_ivl_128", 0 0, L_0x6000014a8a00;  1 drivers
v0x600001780ab0_0 .net *"_ivl_13", 0 0, L_0x6000014af660;  1 drivers
v0x600001780900_0 .net *"_ivl_130", 0 0, L_0x6000014a8aa0;  1 drivers
v0x600001780510_0 .net *"_ivl_132", 0 0, L_0x6000014a8b40;  1 drivers
v0x600001780360_0 .net *"_ivl_133", 0 0, L_0x600000ebf5d0;  1 drivers
v0x600001780120_0 .net *"_ivl_136", 0 0, L_0x6000014a8780;  1 drivers
v0x600001787f00_0 .net *"_ivl_138", 0 0, L_0x6000014a8be0;  1 drivers
v0x600001787cc0_0 .net *"_ivl_14", 0 0, L_0x600000ebed80;  1 drivers
v0x600001787b10_0 .net *"_ivl_140", 0 0, L_0x6000014a8c80;  1 drivers
v0x6000017878d0_0 .net *"_ivl_141", 0 0, L_0x600000ebf640;  1 drivers
v0x600001787720_0 .net *"_ivl_143", 0 0, L_0x600000ebf6b0;  1 drivers
v0x6000017874e0_0 .net *"_ivl_145", 0 0, L_0x600000ebf720;  1 drivers
v0x600001787330_0 .net *"_ivl_147", 0 0, L_0x600000ebf790;  1 drivers
v0x6000017870f0_0 .net *"_ivl_149", 0 0, L_0x600000ebf800;  1 drivers
v0x600001786f40_0 .net *"_ivl_151", 0 0, L_0x600000ebf870;  1 drivers
v0x600001786d00_0 .net *"_ivl_153", 0 0, L_0x600000ebf8e0;  1 drivers
v0x600001786b50_0 .net *"_ivl_156", 0 0, L_0x6000014a8d20;  1 drivers
v0x600001786910_0 .net *"_ivl_158", 0 0, L_0x6000014a8dc0;  1 drivers
v0x600001786760_0 .net *"_ivl_159", 0 0, L_0x600000ebf950;  1 drivers
v0x600001786520_0 .net *"_ivl_162", 0 0, L_0x6000014a8e60;  1 drivers
v0x600001786370_0 .net *"_ivl_163", 0 0, L_0x600000ebf9c0;  1 drivers
v0x600001786130_0 .net *"_ivl_166", 0 0, L_0x6000014a8f00;  1 drivers
v0x600001785f80_0 .net *"_ivl_19", 0 0, L_0x6000014af700;  1 drivers
v0x600001785d40_0 .net *"_ivl_203", 0 0, L_0x6000014a97c0;  1 drivers
v0x600001785b90_0 .net *"_ivl_205", 0 0, L_0x6000014a9860;  1 drivers
v0x600001785950_0 .net *"_ivl_206", 0 0, L_0x600000eb8310;  1 drivers
v0x6000017857a0_0 .net *"_ivl_209", 0 0, L_0x6000014a9900;  1 drivers
v0x600001785560_0 .net *"_ivl_21", 0 0, L_0x6000014af7a0;  1 drivers
v0x6000017853b0_0 .net *"_ivl_211", 0 0, L_0x6000014a99a0;  1 drivers
v0x600001785170_0 .net *"_ivl_212", 0 0, L_0x600000eb8380;  1 drivers
v0x600001784fc0_0 .net *"_ivl_22", 0 0, L_0x600000ebedf0;  1 drivers
v0x600001784d80_0 .net *"_ivl_28", 0 0, L_0x6000014af8e0;  1 drivers
v0x600001784bd0_0 .net *"_ivl_3", 0 0, L_0x6000014af480;  1 drivers
v0x600001784990_0 .net *"_ivl_30", 0 0, L_0x6000014af980;  1 drivers
v0x6000017847e0_0 .net *"_ivl_31", 0 0, L_0x600000ebee60;  1 drivers
v0x6000017843f0_0 .net *"_ivl_36", 0 0, L_0x6000014afa20;  1 drivers
v0x600001784240_0 .net *"_ivl_38", 0 0, L_0x6000014afac0;  1 drivers
v0x600001784000_0 .net *"_ivl_39", 0 0, L_0x600000ebeed0;  1 drivers
v0x60000179bde0_0 .net *"_ivl_44", 0 0, L_0x6000014afb60;  1 drivers
v0x60000179bba0_0 .net *"_ivl_46", 0 0, L_0x6000014afc00;  1 drivers
v0x60000179b9f0_0 .net *"_ivl_47", 0 0, L_0x600000ebefb0;  1 drivers
v0x60000179b7b0_0 .net *"_ivl_5", 0 0, L_0x6000014af520;  1 drivers
v0x60000179b600_0 .net *"_ivl_52", 0 0, L_0x6000014afca0;  1 drivers
v0x60000179b3c0_0 .net *"_ivl_54", 0 0, L_0x6000014afd40;  1 drivers
v0x60000179b210_0 .net *"_ivl_55", 0 0, L_0x600000ebef40;  1 drivers
v0x60000179afd0_0 .net *"_ivl_6", 0 0, L_0x600000ebed10;  1 drivers
v0x60000179ae20_0 .net *"_ivl_61", 0 0, L_0x6000014afe80;  1 drivers
v0x60000179abe0_0 .net *"_ivl_63", 0 0, L_0x6000014aff20;  1 drivers
v0x60000179aa30_0 .net *"_ivl_64", 0 0, L_0x600000ebf020;  1 drivers
v0x60000179a7f0_0 .net *"_ivl_69", 0 0, L_0x6000014a8000;  1 drivers
v0x60000179a640_0 .net *"_ivl_71", 0 0, L_0x6000014a8140;  1 drivers
v0x60000179a400_0 .net *"_ivl_72", 0 0, L_0x600000ebf090;  1 drivers
v0x60000179a250_0 .net *"_ivl_74", 0 0, L_0x600000ebf100;  1 drivers
v0x60000179a010_0 .net *"_ivl_79", 0 0, L_0x6000014a81e0;  1 drivers
v0x600001799e60_0 .net *"_ivl_81", 0 0, L_0x6000014a80a0;  1 drivers
v0x600001799c20_0 .net *"_ivl_83", 0 0, L_0x6000014a8280;  1 drivers
v0x600001799a70_0 .net *"_ivl_85", 0 0, L_0x6000014a8320;  1 drivers
v0x600001799830_0 .net *"_ivl_86", 0 0, L_0x600000ebf170;  1 drivers
v0x600001799680_0 .net *"_ivl_88", 0 0, L_0x600000ebf1e0;  1 drivers
v0x600001799440_0 .net *"_ivl_90", 0 0, L_0x600000ebf250;  1 drivers
v0x600001799290_0 .net *"_ivl_92", 0 0, L_0x600000ebf330;  1 drivers
v0x600001799050_0 .net *"_ivl_97", 0 0, L_0x6000014a83c0;  1 drivers
v0x600001798ea0_0 .net *"_ivl_99", 0 0, L_0x6000014a8460;  1 drivers
v0x600001798c60_0 .net "a", 3 0, L_0x6000014a9ae0;  1 drivers
v0x600001798ab0_0 .net "b", 3 0, L_0x6000014a9b80;  1 drivers
v0x600001798870_0 .net "c_in", 0 0, L_0x6000014a9c20;  1 drivers
v0x6000017986c0_0 .net "carries", 3 0, L_0x6000014a8820;  1 drivers
v0x6000017982d0_0 .net "cout", 0 0, L_0x6000014a9a40;  1 drivers
v0x600001798120_0 .net "g", 3 0, L_0x6000014afde0;  1 drivers
v0x60000179fe70_0 .net "ovfl", 0 0, L_0x600000eb83f0;  1 drivers
v0x60000179fcc0_0 .net "p", 3 0, L_0x6000014af840;  1 drivers
v0x60000179fa80_0 .net "sum", 3 0, L_0x6000014a9720;  1 drivers
L_0x6000014af480 .part L_0x6000014a9ae0, 0, 1;
L_0x6000014af520 .part L_0x6000014a9b80, 0, 1;
L_0x6000014af5c0 .part L_0x6000014a9ae0, 1, 1;
L_0x6000014af660 .part L_0x6000014a9b80, 1, 1;
L_0x6000014af700 .part L_0x6000014a9ae0, 2, 1;
L_0x6000014af7a0 .part L_0x6000014a9b80, 2, 1;
L_0x6000014af840 .concat8 [ 1 1 1 1], L_0x600000ebed10, L_0x600000ebed80, L_0x600000ebedf0, L_0x600000ebee60;
L_0x6000014af8e0 .part L_0x6000014a9ae0, 3, 1;
L_0x6000014af980 .part L_0x6000014a9b80, 3, 1;
L_0x6000014afa20 .part L_0x6000014a9ae0, 0, 1;
L_0x6000014afac0 .part L_0x6000014a9b80, 0, 1;
L_0x6000014afb60 .part L_0x6000014a9ae0, 1, 1;
L_0x6000014afc00 .part L_0x6000014a9b80, 1, 1;
L_0x6000014afca0 .part L_0x6000014a9ae0, 2, 1;
L_0x6000014afd40 .part L_0x6000014a9b80, 2, 1;
L_0x6000014afde0 .concat8 [ 1 1 1 1], L_0x600000ebeed0, L_0x600000ebefb0, L_0x600000ebef40, L_0x600000ebf020;
L_0x6000014afe80 .part L_0x6000014a9ae0, 3, 1;
L_0x6000014aff20 .part L_0x6000014a9b80, 3, 1;
L_0x6000014a8000 .part L_0x6000014afde0, 0, 1;
L_0x6000014a8140 .part L_0x6000014af840, 0, 1;
L_0x6000014a81e0 .part L_0x6000014afde0, 1, 1;
L_0x6000014a80a0 .part L_0x6000014af840, 1, 1;
L_0x6000014a8280 .part L_0x6000014afde0, 0, 1;
L_0x6000014a8320 .part L_0x6000014af840, 0, 1;
L_0x6000014a83c0 .part L_0x6000014afde0, 2, 1;
L_0x6000014a8460 .part L_0x6000014af840, 2, 1;
L_0x6000014a8500 .part L_0x6000014afde0, 1, 1;
L_0x6000014a85a0 .part L_0x6000014af840, 1, 1;
L_0x6000014a8640 .part L_0x6000014afde0, 0, 1;
L_0x6000014a86e0 .part L_0x6000014af840, 0, 1;
L_0x6000014a8820 .concat8 [ 1 1 1 1], L_0x600000ebf100, L_0x600000ebf330, L_0x600000ebf560, L_0x600000ebf8e0;
L_0x6000014a88c0 .part L_0x6000014afde0, 3, 1;
L_0x6000014a8960 .part L_0x6000014af840, 3, 1;
L_0x6000014a8a00 .part L_0x6000014afde0, 2, 1;
L_0x6000014a8aa0 .part L_0x6000014af840, 2, 1;
L_0x6000014a8b40 .part L_0x6000014afde0, 1, 1;
L_0x6000014a8780 .part L_0x6000014af840, 1, 1;
L_0x6000014a8be0 .part L_0x6000014afde0, 0, 1;
L_0x6000014a8c80 .part L_0x6000014af840, 0, 1;
L_0x6000014a8d20 .part L_0x6000014af840, 0, 1;
L_0x6000014a8dc0 .part L_0x6000014af840, 1, 1;
L_0x6000014a8e60 .part L_0x6000014af840, 2, 1;
L_0x6000014a8f00 .part L_0x6000014af840, 3, 1;
L_0x6000014a8fa0 .part L_0x6000014a8820, 3, 1;
L_0x6000014a9040 .part L_0x6000014a9ae0, 0, 1;
L_0x6000014a90e0 .part L_0x6000014a9b80, 0, 1;
L_0x6000014a9180 .part L_0x6000014a9ae0, 1, 1;
L_0x6000014a9220 .part L_0x6000014a9b80, 1, 1;
L_0x6000014a92c0 .part L_0x6000014a8820, 0, 1;
L_0x6000014a9360 .part L_0x6000014a9ae0, 2, 1;
L_0x6000014a9400 .part L_0x6000014a9b80, 2, 1;
L_0x6000014a94a0 .part L_0x6000014a8820, 1, 1;
L_0x6000014a9540 .part L_0x6000014a9ae0, 3, 1;
L_0x6000014a95e0 .part L_0x6000014a9b80, 3, 1;
L_0x6000014a9680 .part L_0x6000014a8820, 2, 1;
L_0x6000014a9720 .concat8 [ 1 1 1 1], L_0x600000ebfbf0, L_0x600000ebfe20, L_0x600000eb8000, L_0x600000eb8230;
L_0x6000014a97c0 .part L_0x6000014a9b80, 3, 1;
L_0x6000014a9860 .part L_0x6000014a9ae0, 3, 1;
L_0x6000014a9900 .part L_0x6000014a9720, 3, 1;
L_0x6000014a99a0 .part L_0x6000014a9ae0, 3, 1;
L_0x6000014a9a40 .part L_0x6000014a8820, 3, 1;
S_0x144e5cab0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e5c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebfaa0 .functor XOR 1, L_0x6000014a9040, L_0x6000014a90e0, C4<0>, C4<0>;
L_0x600000ebfb10 .functor AND 1, L_0x6000014a9040, L_0x6000014a90e0, C4<1>, C4<1>;
L_0x600000ebfb80 .functor AND 1, L_0x600000ebfaa0, L_0x6000014a9c20, C4<1>, C4<1>;
L_0x600000ebfbf0 .functor XOR 1, L_0x600000ebfaa0, L_0x6000014a9c20, C4<0>, C4<0>;
L_0x600000ebfc60 .functor OR 1, L_0x600000ebfb10, L_0x600000ebfb80, C4<0>, C4<0>;
v0x60000178eb50_0 .net "a", 0 0, L_0x6000014a9040;  1 drivers
v0x60000178e9a0_0 .net "b", 0 0, L_0x6000014a90e0;  1 drivers
v0x60000178e760_0 .net "c_in", 0 0, L_0x6000014a9c20;  alias, 1 drivers
v0x60000178e5b0_0 .net "c_out", 0 0, L_0x600000ebfc60;  1 drivers
v0x60000178e370_0 .net "c_out_2part", 0 0, L_0x600000ebfb80;  1 drivers
v0x60000178e1c0_0 .net "g", 0 0, L_0x600000ebfb10;  1 drivers
v0x60000178df80_0 .net "p", 0 0, L_0x600000ebfaa0;  1 drivers
v0x60000178ddd0_0 .net "sum", 0 0, L_0x600000ebfbf0;  1 drivers
S_0x144e54ac0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e5c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebfcd0 .functor XOR 1, L_0x6000014a9180, L_0x6000014a9220, C4<0>, C4<0>;
L_0x600000ebfd40 .functor AND 1, L_0x6000014a9180, L_0x6000014a9220, C4<1>, C4<1>;
L_0x600000ebfdb0 .functor AND 1, L_0x600000ebfcd0, L_0x6000014a92c0, C4<1>, C4<1>;
L_0x600000ebfe20 .functor XOR 1, L_0x600000ebfcd0, L_0x6000014a92c0, C4<0>, C4<0>;
L_0x600000ebfe90 .functor OR 1, L_0x600000ebfd40, L_0x600000ebfdb0, C4<0>, C4<0>;
v0x60000178db90_0 .net "a", 0 0, L_0x6000014a9180;  1 drivers
v0x60000178d9e0_0 .net "b", 0 0, L_0x6000014a9220;  1 drivers
v0x60000178d7a0_0 .net "c_in", 0 0, L_0x6000014a92c0;  1 drivers
v0x60000178d5f0_0 .net "c_out", 0 0, L_0x600000ebfe90;  1 drivers
v0x60000178d3b0_0 .net "c_out_2part", 0 0, L_0x600000ebfdb0;  1 drivers
v0x60000178d200_0 .net "g", 0 0, L_0x600000ebfd40;  1 drivers
v0x60000178cfc0_0 .net "p", 0 0, L_0x600000ebfcd0;  1 drivers
v0x60000178ce10_0 .net "sum", 0 0, L_0x600000ebfe20;  1 drivers
S_0x144e54c30 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e5c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebff00 .functor XOR 1, L_0x6000014a9360, L_0x6000014a9400, C4<0>, C4<0>;
L_0x600000ebff70 .functor AND 1, L_0x6000014a9360, L_0x6000014a9400, C4<1>, C4<1>;
L_0x600000eb3f00 .functor AND 1, L_0x600000ebff00, L_0x6000014a94a0, C4<1>, C4<1>;
L_0x600000eb8000 .functor XOR 1, L_0x600000ebff00, L_0x6000014a94a0, C4<0>, C4<0>;
L_0x600000eb8070 .functor OR 1, L_0x600000ebff70, L_0x600000eb3f00, C4<0>, C4<0>;
v0x60000178cbd0_0 .net "a", 0 0, L_0x6000014a9360;  1 drivers
v0x60000178ca20_0 .net "b", 0 0, L_0x6000014a9400;  1 drivers
v0x60000178c630_0 .net "c_in", 0 0, L_0x6000014a94a0;  1 drivers
v0x60000178c480_0 .net "c_out", 0 0, L_0x600000eb8070;  1 drivers
v0x60000178c240_0 .net "c_out_2part", 0 0, L_0x600000eb3f00;  1 drivers
v0x60000178c090_0 .net "g", 0 0, L_0x600000ebff70;  1 drivers
v0x600001783de0_0 .net "p", 0 0, L_0x600000ebff00;  1 drivers
v0x600001783c30_0 .net "sum", 0 0, L_0x600000eb8000;  1 drivers
S_0x144e54da0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e5c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb80e0 .functor XOR 1, L_0x6000014a9540, L_0x6000014a95e0, C4<0>, C4<0>;
L_0x600000eb8150 .functor AND 1, L_0x6000014a9540, L_0x6000014a95e0, C4<1>, C4<1>;
L_0x600000eb81c0 .functor AND 1, L_0x600000eb80e0, L_0x6000014a9680, C4<1>, C4<1>;
L_0x600000eb8230 .functor XOR 1, L_0x600000eb80e0, L_0x6000014a9680, C4<0>, C4<0>;
L_0x600000eb82a0 .functor OR 1, L_0x600000eb8150, L_0x600000eb81c0, C4<0>, C4<0>;
v0x6000017839f0_0 .net "a", 0 0, L_0x6000014a9540;  1 drivers
v0x600001783840_0 .net "b", 0 0, L_0x6000014a95e0;  1 drivers
v0x600001783600_0 .net "c_in", 0 0, L_0x6000014a9680;  1 drivers
v0x600001783450_0 .net "c_out", 0 0, L_0x600000eb82a0;  1 drivers
v0x600001783210_0 .net "c_out_2part", 0 0, L_0x600000eb81c0;  1 drivers
v0x600001783060_0 .net "g", 0 0, L_0x600000eb8150;  1 drivers
v0x600001782e20_0 .net "p", 0 0, L_0x600000eb80e0;  1 drivers
v0x600001782c70_0 .net "sum", 0 0, L_0x600000eb8230;  1 drivers
S_0x144e54f10 .scope module, "idut2" "CLA_adder_4" 5 48, 6 1 0, S_0x144e0d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb8460 .functor OR 1, L_0x6000014a9cc0, L_0x6000014a9d60, C4<0>, C4<0>;
L_0x600000eb84d0 .functor OR 1, L_0x6000014a9e00, L_0x6000014a9ea0, C4<0>, C4<0>;
L_0x600000eb8540 .functor OR 1, L_0x6000014a9f40, L_0x6000014a9fe0, C4<0>, C4<0>;
L_0x600000eb85b0 .functor OR 1, L_0x6000014aa120, L_0x6000014aa1c0, C4<0>, C4<0>;
L_0x600000eb8620 .functor AND 1, L_0x6000014aa260, L_0x6000014aa300, C4<1>, C4<1>;
L_0x600000eb8700 .functor AND 1, L_0x6000014aa3a0, L_0x6000014aa440, C4<1>, C4<1>;
L_0x600000eb8690 .functor AND 1, L_0x6000014aa4e0, L_0x6000014aa580, C4<1>, C4<1>;
L_0x600000eb8770 .functor AND 1, L_0x6000014aa6c0, L_0x6000014aa760, C4<1>, C4<1>;
L_0x600000eb87e0 .functor AND 1, L_0x6000014aa940, L_0x600001494500, C4<1>, C4<1>;
L_0x600000eb8850 .functor OR 1, L_0x6000014aa800, L_0x600000eb87e0, C4<0>, C4<0>;
L_0x600000eb88c0 .functor AND 1, L_0x6000014aab20, L_0x600001494500, C4<1>, C4<1>;
L_0x600000eb8930 .functor OR 1, L_0x6000014aaa80, L_0x600000eb88c0, C4<0>, C4<0>;
L_0x600000eb89a0 .functor AND 1, L_0x6000014aa8a0, L_0x600000eb8930, C4<1>, C4<1>;
L_0x600000eb8a80 .functor OR 1, L_0x6000014aa9e0, L_0x600000eb89a0, C4<0>, C4<0>;
L_0x600000eb8af0 .functor AND 1, L_0x6000014aac60, L_0x6000014aad00, C4<1>, C4<1>;
L_0x600000eb8a10 .functor AND 1, L_0x6000014aaee0, L_0x600001494500, C4<1>, C4<1>;
L_0x600000eb8b60 .functor OR 1, L_0x6000014aae40, L_0x600000eb8a10, C4<0>, C4<0>;
L_0x600000eb8bd0 .functor AND 1, L_0x6000014aada0, L_0x600000eb8b60, C4<1>, C4<1>;
L_0x600000eb8c40 .functor OR 1, L_0x600000eb8af0, L_0x600000eb8bd0, C4<0>, C4<0>;
L_0x600000eb8cb0 .functor OR 1, L_0x6000014aabc0, L_0x600000eb8c40, C4<0>, C4<0>;
L_0x600000eb8d20 .functor AND 1, L_0x6000014ab2a0, L_0x6000014ab340, C4<1>, C4<1>;
L_0x600000eb8d90 .functor AND 1, L_0x6000014ab480, L_0x600001494500, C4<1>, C4<1>;
L_0x600000eb8e00 .functor OR 1, L_0x6000014ab3e0, L_0x600000eb8d90, C4<0>, C4<0>;
L_0x600000eb8e70 .functor AND 1, L_0x6000014aaf80, L_0x600000eb8e00, C4<1>, C4<1>;
L_0x600000eb8ee0 .functor OR 1, L_0x600000eb8d20, L_0x600000eb8e70, C4<0>, C4<0>;
L_0x600000eb8f50 .functor OR 1, L_0x6000014ab200, L_0x600000eb8ee0, C4<0>, C4<0>;
L_0x600000eb8fc0 .functor AND 1, L_0x6000014ab160, L_0x600000eb8f50, C4<1>, C4<1>;
L_0x600000eb9030 .functor OR 1, L_0x6000014ab0c0, L_0x600000eb8fc0, C4<0>, C4<0>;
L_0x600000eb90a0 .functor AND 1, L_0x6000014ab520, L_0x6000014ab5c0, C4<1>, C4<1>;
L_0x600000eb9110 .functor AND 1, L_0x600000eb90a0, L_0x6000014ab660, C4<1>, C4<1>;
L_0x600000eb9180 .functor AND 1, L_0x600000eb9110, L_0x6000014ab700, C4<1>, C4<1>;
L_0x600000eb9ab0 .functor XNOR 1, L_0x600001494000, L_0x6000014940a0, C4<0>, C4<0>;
L_0x600000eb9b20 .functor XOR 1, L_0x600001494140, L_0x6000014941e0, C4<0>, C4<0>;
L_0x600000eb9b90 .functor AND 1, L_0x600000eb9ab0, L_0x600000eb9b20, C4<1>, C4<1>;
v0x6000017937b0_0 .net "TG", 0 0, L_0x6000014ab7a0;  1 drivers
v0x600001793570_0 .net "TP", 0 0, L_0x600000eb9180;  1 drivers
v0x6000017933c0_0 .net *"_ivl_101", 0 0, L_0x6000014aad00;  1 drivers
v0x600001793180_0 .net *"_ivl_102", 0 0, L_0x600000eb8af0;  1 drivers
v0x600001792fd0_0 .net *"_ivl_105", 0 0, L_0x6000014aada0;  1 drivers
v0x600001792d90_0 .net *"_ivl_107", 0 0, L_0x6000014aae40;  1 drivers
v0x600001792be0_0 .net *"_ivl_109", 0 0, L_0x6000014aaee0;  1 drivers
v0x6000017929a0_0 .net *"_ivl_11", 0 0, L_0x6000014a9e00;  1 drivers
v0x6000017927f0_0 .net *"_ivl_110", 0 0, L_0x600000eb8a10;  1 drivers
v0x6000017925b0_0 .net *"_ivl_112", 0 0, L_0x600000eb8b60;  1 drivers
v0x600001792400_0 .net *"_ivl_114", 0 0, L_0x600000eb8bd0;  1 drivers
v0x6000017921c0_0 .net *"_ivl_116", 0 0, L_0x600000eb8c40;  1 drivers
v0x600001792010_0 .net *"_ivl_118", 0 0, L_0x600000eb8cb0;  1 drivers
v0x600001791dd0_0 .net *"_ivl_124", 0 0, L_0x6000014ab0c0;  1 drivers
v0x600001791c20_0 .net *"_ivl_126", 0 0, L_0x6000014ab160;  1 drivers
v0x6000017919e0_0 .net *"_ivl_128", 0 0, L_0x6000014ab200;  1 drivers
v0x600001791830_0 .net *"_ivl_13", 0 0, L_0x6000014a9ea0;  1 drivers
v0x6000017915f0_0 .net *"_ivl_130", 0 0, L_0x6000014ab2a0;  1 drivers
v0x600001791440_0 .net *"_ivl_132", 0 0, L_0x6000014ab340;  1 drivers
v0x600001791200_0 .net *"_ivl_133", 0 0, L_0x600000eb8d20;  1 drivers
v0x600001791050_0 .net *"_ivl_136", 0 0, L_0x6000014aaf80;  1 drivers
v0x600001790e10_0 .net *"_ivl_138", 0 0, L_0x6000014ab3e0;  1 drivers
v0x600001790c60_0 .net *"_ivl_14", 0 0, L_0x600000eb84d0;  1 drivers
v0x600001790a20_0 .net *"_ivl_140", 0 0, L_0x6000014ab480;  1 drivers
v0x600001790870_0 .net *"_ivl_141", 0 0, L_0x600000eb8d90;  1 drivers
v0x600001790630_0 .net *"_ivl_143", 0 0, L_0x600000eb8e00;  1 drivers
v0x600001790480_0 .net *"_ivl_145", 0 0, L_0x600000eb8e70;  1 drivers
v0x600001790090_0 .net *"_ivl_147", 0 0, L_0x600000eb8ee0;  1 drivers
v0x600001797e70_0 .net *"_ivl_149", 0 0, L_0x600000eb8f50;  1 drivers
v0x600001797c30_0 .net *"_ivl_151", 0 0, L_0x600000eb8fc0;  1 drivers
v0x600001797a80_0 .net *"_ivl_153", 0 0, L_0x600000eb9030;  1 drivers
v0x600001797840_0 .net *"_ivl_156", 0 0, L_0x6000014ab520;  1 drivers
v0x600001797690_0 .net *"_ivl_158", 0 0, L_0x6000014ab5c0;  1 drivers
v0x600001797450_0 .net *"_ivl_159", 0 0, L_0x600000eb90a0;  1 drivers
v0x6000017972a0_0 .net *"_ivl_162", 0 0, L_0x6000014ab660;  1 drivers
v0x600001797060_0 .net *"_ivl_163", 0 0, L_0x600000eb9110;  1 drivers
v0x600001796eb0_0 .net *"_ivl_166", 0 0, L_0x6000014ab700;  1 drivers
v0x600001796c70_0 .net *"_ivl_19", 0 0, L_0x6000014a9f40;  1 drivers
v0x600001796ac0_0 .net *"_ivl_203", 0 0, L_0x600001494000;  1 drivers
v0x600001796880_0 .net *"_ivl_205", 0 0, L_0x6000014940a0;  1 drivers
v0x6000017966d0_0 .net *"_ivl_206", 0 0, L_0x600000eb9ab0;  1 drivers
v0x600001796490_0 .net *"_ivl_209", 0 0, L_0x600001494140;  1 drivers
v0x6000017962e0_0 .net *"_ivl_21", 0 0, L_0x6000014a9fe0;  1 drivers
v0x6000017960a0_0 .net *"_ivl_211", 0 0, L_0x6000014941e0;  1 drivers
v0x600001795ef0_0 .net *"_ivl_212", 0 0, L_0x600000eb9b20;  1 drivers
v0x600001795cb0_0 .net *"_ivl_22", 0 0, L_0x600000eb8540;  1 drivers
v0x600001795b00_0 .net *"_ivl_28", 0 0, L_0x6000014aa120;  1 drivers
v0x6000017958c0_0 .net *"_ivl_3", 0 0, L_0x6000014a9cc0;  1 drivers
v0x600001795710_0 .net *"_ivl_30", 0 0, L_0x6000014aa1c0;  1 drivers
v0x6000017954d0_0 .net *"_ivl_31", 0 0, L_0x600000eb85b0;  1 drivers
v0x600001795320_0 .net *"_ivl_36", 0 0, L_0x6000014aa260;  1 drivers
v0x6000017950e0_0 .net *"_ivl_38", 0 0, L_0x6000014aa300;  1 drivers
v0x600001794f30_0 .net *"_ivl_39", 0 0, L_0x600000eb8620;  1 drivers
v0x600001794cf0_0 .net *"_ivl_44", 0 0, L_0x6000014aa3a0;  1 drivers
v0x600001794b40_0 .net *"_ivl_46", 0 0, L_0x6000014aa440;  1 drivers
v0x600001794900_0 .net *"_ivl_47", 0 0, L_0x600000eb8700;  1 drivers
v0x600001794750_0 .net *"_ivl_5", 0 0, L_0x6000014a9d60;  1 drivers
v0x600001794510_0 .net *"_ivl_52", 0 0, L_0x6000014aa4e0;  1 drivers
v0x600001794360_0 .net *"_ivl_54", 0 0, L_0x6000014aa580;  1 drivers
v0x6000017abf00_0 .net *"_ivl_55", 0 0, L_0x600000eb8690;  1 drivers
v0x6000017abd50_0 .net *"_ivl_6", 0 0, L_0x600000eb8460;  1 drivers
v0x6000017abb10_0 .net *"_ivl_61", 0 0, L_0x6000014aa6c0;  1 drivers
v0x6000017ab960_0 .net *"_ivl_63", 0 0, L_0x6000014aa760;  1 drivers
v0x6000017ab720_0 .net *"_ivl_64", 0 0, L_0x600000eb8770;  1 drivers
v0x6000017ab570_0 .net *"_ivl_69", 0 0, L_0x6000014aa800;  1 drivers
v0x6000017ab330_0 .net *"_ivl_71", 0 0, L_0x6000014aa940;  1 drivers
v0x6000017ab180_0 .net *"_ivl_72", 0 0, L_0x600000eb87e0;  1 drivers
v0x6000017aaf40_0 .net *"_ivl_74", 0 0, L_0x600000eb8850;  1 drivers
v0x6000017aad90_0 .net *"_ivl_79", 0 0, L_0x6000014aa9e0;  1 drivers
v0x6000017aab50_0 .net *"_ivl_81", 0 0, L_0x6000014aa8a0;  1 drivers
v0x6000017aa9a0_0 .net *"_ivl_83", 0 0, L_0x6000014aaa80;  1 drivers
v0x6000017aa760_0 .net *"_ivl_85", 0 0, L_0x6000014aab20;  1 drivers
v0x6000017aa5b0_0 .net *"_ivl_86", 0 0, L_0x600000eb88c0;  1 drivers
v0x6000017aa370_0 .net *"_ivl_88", 0 0, L_0x600000eb8930;  1 drivers
v0x6000017aa1c0_0 .net *"_ivl_90", 0 0, L_0x600000eb89a0;  1 drivers
v0x6000017a9f80_0 .net *"_ivl_92", 0 0, L_0x600000eb8a80;  1 drivers
v0x6000017a9dd0_0 .net *"_ivl_97", 0 0, L_0x6000014aabc0;  1 drivers
v0x6000017a9b90_0 .net *"_ivl_99", 0 0, L_0x6000014aac60;  1 drivers
v0x6000017a99e0_0 .net "a", 3 0, L_0x600001494320;  1 drivers
v0x6000017a97a0_0 .net "b", 3 0, L_0x6000014943c0;  1 drivers
v0x6000017a95f0_0 .net "c_in", 0 0, L_0x600001494500;  1 drivers
v0x6000017a93b0_0 .net "carries", 3 0, L_0x6000014ab020;  1 drivers
v0x6000017a9200_0 .net "cout", 0 0, L_0x600001494280;  1 drivers
v0x6000017a8fc0_0 .net "g", 3 0, L_0x6000014aa620;  1 drivers
v0x6000017a8e10_0 .net "ovfl", 0 0, L_0x600000eb9b90;  1 drivers
v0x6000017a8bd0_0 .net "p", 3 0, L_0x6000014aa080;  1 drivers
v0x6000017a8a20_0 .net "sum", 3 0, L_0x6000014abf20;  1 drivers
L_0x6000014a9cc0 .part L_0x600001494320, 0, 1;
L_0x6000014a9d60 .part L_0x6000014943c0, 0, 1;
L_0x6000014a9e00 .part L_0x600001494320, 1, 1;
L_0x6000014a9ea0 .part L_0x6000014943c0, 1, 1;
L_0x6000014a9f40 .part L_0x600001494320, 2, 1;
L_0x6000014a9fe0 .part L_0x6000014943c0, 2, 1;
L_0x6000014aa080 .concat8 [ 1 1 1 1], L_0x600000eb8460, L_0x600000eb84d0, L_0x600000eb8540, L_0x600000eb85b0;
L_0x6000014aa120 .part L_0x600001494320, 3, 1;
L_0x6000014aa1c0 .part L_0x6000014943c0, 3, 1;
L_0x6000014aa260 .part L_0x600001494320, 0, 1;
L_0x6000014aa300 .part L_0x6000014943c0, 0, 1;
L_0x6000014aa3a0 .part L_0x600001494320, 1, 1;
L_0x6000014aa440 .part L_0x6000014943c0, 1, 1;
L_0x6000014aa4e0 .part L_0x600001494320, 2, 1;
L_0x6000014aa580 .part L_0x6000014943c0, 2, 1;
L_0x6000014aa620 .concat8 [ 1 1 1 1], L_0x600000eb8620, L_0x600000eb8700, L_0x600000eb8690, L_0x600000eb8770;
L_0x6000014aa6c0 .part L_0x600001494320, 3, 1;
L_0x6000014aa760 .part L_0x6000014943c0, 3, 1;
L_0x6000014aa800 .part L_0x6000014aa620, 0, 1;
L_0x6000014aa940 .part L_0x6000014aa080, 0, 1;
L_0x6000014aa9e0 .part L_0x6000014aa620, 1, 1;
L_0x6000014aa8a0 .part L_0x6000014aa080, 1, 1;
L_0x6000014aaa80 .part L_0x6000014aa620, 0, 1;
L_0x6000014aab20 .part L_0x6000014aa080, 0, 1;
L_0x6000014aabc0 .part L_0x6000014aa620, 2, 1;
L_0x6000014aac60 .part L_0x6000014aa080, 2, 1;
L_0x6000014aad00 .part L_0x6000014aa620, 1, 1;
L_0x6000014aada0 .part L_0x6000014aa080, 1, 1;
L_0x6000014aae40 .part L_0x6000014aa620, 0, 1;
L_0x6000014aaee0 .part L_0x6000014aa080, 0, 1;
L_0x6000014ab020 .concat8 [ 1 1 1 1], L_0x600000eb8850, L_0x600000eb8a80, L_0x600000eb8cb0, L_0x600000eb9030;
L_0x6000014ab0c0 .part L_0x6000014aa620, 3, 1;
L_0x6000014ab160 .part L_0x6000014aa080, 3, 1;
L_0x6000014ab200 .part L_0x6000014aa620, 2, 1;
L_0x6000014ab2a0 .part L_0x6000014aa080, 2, 1;
L_0x6000014ab340 .part L_0x6000014aa620, 1, 1;
L_0x6000014aaf80 .part L_0x6000014aa080, 1, 1;
L_0x6000014ab3e0 .part L_0x6000014aa620, 0, 1;
L_0x6000014ab480 .part L_0x6000014aa080, 0, 1;
L_0x6000014ab520 .part L_0x6000014aa080, 0, 1;
L_0x6000014ab5c0 .part L_0x6000014aa080, 1, 1;
L_0x6000014ab660 .part L_0x6000014aa080, 2, 1;
L_0x6000014ab700 .part L_0x6000014aa080, 3, 1;
L_0x6000014ab7a0 .part L_0x6000014ab020, 3, 1;
L_0x6000014ab840 .part L_0x600001494320, 0, 1;
L_0x6000014ab8e0 .part L_0x6000014943c0, 0, 1;
L_0x6000014ab980 .part L_0x600001494320, 1, 1;
L_0x6000014aba20 .part L_0x6000014943c0, 1, 1;
L_0x6000014abac0 .part L_0x6000014ab020, 0, 1;
L_0x6000014abb60 .part L_0x600001494320, 2, 1;
L_0x6000014abc00 .part L_0x6000014943c0, 2, 1;
L_0x6000014abca0 .part L_0x6000014ab020, 1, 1;
L_0x6000014abd40 .part L_0x600001494320, 3, 1;
L_0x6000014abde0 .part L_0x6000014943c0, 3, 1;
L_0x6000014abe80 .part L_0x6000014ab020, 2, 1;
L_0x6000014abf20 .concat8 [ 1 1 1 1], L_0x600000eb9340, L_0x600000eb9570, L_0x600000eb97a0, L_0x600000eb99d0;
L_0x600001494000 .part L_0x6000014943c0, 3, 1;
L_0x6000014940a0 .part L_0x600001494320, 3, 1;
L_0x600001494140 .part L_0x6000014abf20, 3, 1;
L_0x6000014941e0 .part L_0x600001494320, 3, 1;
L_0x600001494280 .part L_0x6000014ab020, 3, 1;
S_0x144e55080 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e54f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb91f0 .functor XOR 1, L_0x6000014ab840, L_0x6000014ab8e0, C4<0>, C4<0>;
L_0x600000eb9260 .functor AND 1, L_0x6000014ab840, L_0x6000014ab8e0, C4<1>, C4<1>;
L_0x600000eb92d0 .functor AND 1, L_0x600000eb91f0, L_0x600001494500, C4<1>, C4<1>;
L_0x600000eb9340 .functor XOR 1, L_0x600000eb91f0, L_0x600001494500, C4<0>, C4<0>;
L_0x600000eb93b0 .functor OR 1, L_0x600000eb9260, L_0x600000eb92d0, C4<0>, C4<0>;
v0x60000179f8d0_0 .net "a", 0 0, L_0x6000014ab840;  1 drivers
v0x60000179f690_0 .net "b", 0 0, L_0x6000014ab8e0;  1 drivers
v0x60000179f4e0_0 .net "c_in", 0 0, L_0x600001494500;  alias, 1 drivers
v0x60000179f2a0_0 .net "c_out", 0 0, L_0x600000eb93b0;  1 drivers
v0x60000179f0f0_0 .net "c_out_2part", 0 0, L_0x600000eb92d0;  1 drivers
v0x60000179eeb0_0 .net "g", 0 0, L_0x600000eb9260;  1 drivers
v0x60000179ed00_0 .net "p", 0 0, L_0x600000eb91f0;  1 drivers
v0x60000179eac0_0 .net "sum", 0 0, L_0x600000eb9340;  1 drivers
S_0x144e7adb0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e54f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb9420 .functor XOR 1, L_0x6000014ab980, L_0x6000014aba20, C4<0>, C4<0>;
L_0x600000eb9490 .functor AND 1, L_0x6000014ab980, L_0x6000014aba20, C4<1>, C4<1>;
L_0x600000eb9500 .functor AND 1, L_0x600000eb9420, L_0x6000014abac0, C4<1>, C4<1>;
L_0x600000eb9570 .functor XOR 1, L_0x600000eb9420, L_0x6000014abac0, C4<0>, C4<0>;
L_0x600000eb95e0 .functor OR 1, L_0x600000eb9490, L_0x600000eb9500, C4<0>, C4<0>;
v0x60000179e910_0 .net "a", 0 0, L_0x6000014ab980;  1 drivers
v0x60000179e6d0_0 .net "b", 0 0, L_0x6000014aba20;  1 drivers
v0x60000179e520_0 .net "c_in", 0 0, L_0x6000014abac0;  1 drivers
v0x60000179e2e0_0 .net "c_out", 0 0, L_0x600000eb95e0;  1 drivers
v0x60000179e130_0 .net "c_out_2part", 0 0, L_0x600000eb9500;  1 drivers
v0x60000179def0_0 .net "g", 0 0, L_0x600000eb9490;  1 drivers
v0x60000179dd40_0 .net "p", 0 0, L_0x600000eb9420;  1 drivers
v0x60000179db00_0 .net "sum", 0 0, L_0x600000eb9570;  1 drivers
S_0x144e7af20 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e54f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb9650 .functor XOR 1, L_0x6000014abb60, L_0x6000014abc00, C4<0>, C4<0>;
L_0x600000eb96c0 .functor AND 1, L_0x6000014abb60, L_0x6000014abc00, C4<1>, C4<1>;
L_0x600000eb9730 .functor AND 1, L_0x600000eb9650, L_0x6000014abca0, C4<1>, C4<1>;
L_0x600000eb97a0 .functor XOR 1, L_0x600000eb9650, L_0x6000014abca0, C4<0>, C4<0>;
L_0x600000eb9810 .functor OR 1, L_0x600000eb96c0, L_0x600000eb9730, C4<0>, C4<0>;
v0x60000179d950_0 .net "a", 0 0, L_0x6000014abb60;  1 drivers
v0x60000179d710_0 .net "b", 0 0, L_0x6000014abc00;  1 drivers
v0x60000179d560_0 .net "c_in", 0 0, L_0x6000014abca0;  1 drivers
v0x60000179d320_0 .net "c_out", 0 0, L_0x600000eb9810;  1 drivers
v0x60000179d170_0 .net "c_out_2part", 0 0, L_0x600000eb9730;  1 drivers
v0x60000179cf30_0 .net "g", 0 0, L_0x600000eb96c0;  1 drivers
v0x60000179cd80_0 .net "p", 0 0, L_0x600000eb9650;  1 drivers
v0x60000179cb40_0 .net "sum", 0 0, L_0x600000eb97a0;  1 drivers
S_0x144e7b090 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e54f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb9880 .functor XOR 1, L_0x6000014abd40, L_0x6000014abde0, C4<0>, C4<0>;
L_0x600000eb98f0 .functor AND 1, L_0x6000014abd40, L_0x6000014abde0, C4<1>, C4<1>;
L_0x600000eb9960 .functor AND 1, L_0x600000eb9880, L_0x6000014abe80, C4<1>, C4<1>;
L_0x600000eb99d0 .functor XOR 1, L_0x600000eb9880, L_0x6000014abe80, C4<0>, C4<0>;
L_0x600000eb9a40 .functor OR 1, L_0x600000eb98f0, L_0x600000eb9960, C4<0>, C4<0>;
v0x60000179c990_0 .net "a", 0 0, L_0x6000014abd40;  1 drivers
v0x60000179c750_0 .net "b", 0 0, L_0x6000014abde0;  1 drivers
v0x60000179c5a0_0 .net "c_in", 0 0, L_0x6000014abe80;  1 drivers
v0x60000179c1b0_0 .net "c_out", 0 0, L_0x600000eb9a40;  1 drivers
v0x60000179c000_0 .net "c_out_2part", 0 0, L_0x600000eb9960;  1 drivers
v0x600001793d50_0 .net "g", 0 0, L_0x600000eb98f0;  1 drivers
v0x600001793ba0_0 .net "p", 0 0, L_0x600000eb9880;  1 drivers
v0x600001793960_0 .net "sum", 0 0, L_0x600000eb99d0;  1 drivers
S_0x144e7b200 .scope module, "idut3" "CLA_adder_4" 5 58, 6 1 0, S_0x144e0d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb9c00 .functor OR 1, L_0x6000014945a0, L_0x600001494640, C4<0>, C4<0>;
L_0x600000eb9c70 .functor OR 1, L_0x6000014946e0, L_0x600001494780, C4<0>, C4<0>;
L_0x600000eb9ce0 .functor OR 1, L_0x600001494820, L_0x6000014948c0, C4<0>, C4<0>;
L_0x600000eb9d50 .functor OR 1, L_0x600001494a00, L_0x600001494aa0, C4<0>, C4<0>;
L_0x600000eb9dc0 .functor AND 1, L_0x600001494b40, L_0x600001494be0, C4<1>, C4<1>;
L_0x600000eb9ea0 .functor AND 1, L_0x600001494c80, L_0x600001494d20, C4<1>, C4<1>;
L_0x600000eb9e30 .functor AND 1, L_0x600001494dc0, L_0x600001494e60, C4<1>, C4<1>;
L_0x600000eb9f10 .functor AND 1, L_0x600001494fa0, L_0x600001495040, C4<1>, C4<1>;
L_0x600000eb9f80 .functor AND 1, L_0x600001495220, L_0x600001496c60, C4<1>, C4<1>;
L_0x600000eb9ff0 .functor OR 1, L_0x6000014950e0, L_0x600000eb9f80, C4<0>, C4<0>;
L_0x600000eba060 .functor AND 1, L_0x600001495400, L_0x600001496c60, C4<1>, C4<1>;
L_0x600000eba0d0 .functor OR 1, L_0x600001495360, L_0x600000eba060, C4<0>, C4<0>;
L_0x600000eba140 .functor AND 1, L_0x600001495180, L_0x600000eba0d0, C4<1>, C4<1>;
L_0x600000eba220 .functor OR 1, L_0x6000014952c0, L_0x600000eba140, C4<0>, C4<0>;
L_0x600000eba290 .functor AND 1, L_0x600001495540, L_0x6000014955e0, C4<1>, C4<1>;
L_0x600000eba1b0 .functor AND 1, L_0x6000014957c0, L_0x600001496c60, C4<1>, C4<1>;
L_0x600000eba300 .functor OR 1, L_0x600001495720, L_0x600000eba1b0, C4<0>, C4<0>;
L_0x600000eba370 .functor AND 1, L_0x600001495680, L_0x600000eba300, C4<1>, C4<1>;
L_0x600000eba3e0 .functor OR 1, L_0x600000eba290, L_0x600000eba370, C4<0>, C4<0>;
L_0x600000eba450 .functor OR 1, L_0x6000014954a0, L_0x600000eba3e0, C4<0>, C4<0>;
L_0x600000eba4c0 .functor AND 1, L_0x600001495b80, L_0x600001495c20, C4<1>, C4<1>;
L_0x600000eba530 .functor AND 1, L_0x600001495d60, L_0x600001496c60, C4<1>, C4<1>;
L_0x600000eba5a0 .functor OR 1, L_0x600001495cc0, L_0x600000eba530, C4<0>, C4<0>;
L_0x600000eba610 .functor AND 1, L_0x600001495860, L_0x600000eba5a0, C4<1>, C4<1>;
L_0x600000eba680 .functor OR 1, L_0x600000eba4c0, L_0x600000eba610, C4<0>, C4<0>;
L_0x600000eba6f0 .functor OR 1, L_0x600001495ae0, L_0x600000eba680, C4<0>, C4<0>;
L_0x600000eba760 .functor AND 1, L_0x600001495a40, L_0x600000eba6f0, C4<1>, C4<1>;
L_0x600000eba7d0 .functor OR 1, L_0x6000014959a0, L_0x600000eba760, C4<0>, C4<0>;
L_0x600000eba840 .functor AND 1, L_0x600001495e00, L_0x600001495ea0, C4<1>, C4<1>;
L_0x600000eba8b0 .functor AND 1, L_0x600000eba840, L_0x600001495f40, C4<1>, C4<1>;
L_0x600000eba920 .functor AND 1, L_0x600000eba8b0, L_0x600001495fe0, C4<1>, C4<1>;
L_0x600000ebb250 .functor XNOR 1, L_0x6000014968a0, L_0x600001496940, C4<0>, C4<0>;
L_0x600000ebb2c0 .functor XOR 1, L_0x6000014969e0, L_0x600001496a80, C4<0>, C4<0>;
L_0x600000ebb330 .functor AND 1, L_0x600000ebb250, L_0x600000ebb2c0, C4<1>, C4<1>;
v0x6000017ac6c0_0 .net "TG", 0 0, L_0x600001496080;  1 drivers
v0x6000017ac510_0 .net "TP", 0 0, L_0x600000eba920;  1 drivers
v0x6000017ac2d0_0 .net *"_ivl_101", 0 0, L_0x6000014955e0;  1 drivers
v0x6000017ac120_0 .net *"_ivl_102", 0 0, L_0x600000eba290;  1 drivers
v0x6000017a3cc0_0 .net *"_ivl_105", 0 0, L_0x600001495680;  1 drivers
v0x6000017a3b10_0 .net *"_ivl_107", 0 0, L_0x600001495720;  1 drivers
v0x6000017a38d0_0 .net *"_ivl_109", 0 0, L_0x6000014957c0;  1 drivers
v0x6000017a3720_0 .net *"_ivl_11", 0 0, L_0x6000014946e0;  1 drivers
v0x6000017a34e0_0 .net *"_ivl_110", 0 0, L_0x600000eba1b0;  1 drivers
v0x6000017a3330_0 .net *"_ivl_112", 0 0, L_0x600000eba300;  1 drivers
v0x6000017a30f0_0 .net *"_ivl_114", 0 0, L_0x600000eba370;  1 drivers
v0x6000017a2f40_0 .net *"_ivl_116", 0 0, L_0x600000eba3e0;  1 drivers
v0x6000017a2d00_0 .net *"_ivl_118", 0 0, L_0x600000eba450;  1 drivers
v0x6000017a2b50_0 .net *"_ivl_124", 0 0, L_0x6000014959a0;  1 drivers
v0x6000017a2910_0 .net *"_ivl_126", 0 0, L_0x600001495a40;  1 drivers
v0x6000017a2760_0 .net *"_ivl_128", 0 0, L_0x600001495ae0;  1 drivers
v0x6000017a2520_0 .net *"_ivl_13", 0 0, L_0x600001494780;  1 drivers
v0x6000017a2370_0 .net *"_ivl_130", 0 0, L_0x600001495b80;  1 drivers
v0x6000017a2130_0 .net *"_ivl_132", 0 0, L_0x600001495c20;  1 drivers
v0x6000017a1f80_0 .net *"_ivl_133", 0 0, L_0x600000eba4c0;  1 drivers
v0x6000017a1d40_0 .net *"_ivl_136", 0 0, L_0x600001495860;  1 drivers
v0x6000017a1b90_0 .net *"_ivl_138", 0 0, L_0x600001495cc0;  1 drivers
v0x6000017a1950_0 .net *"_ivl_14", 0 0, L_0x600000eb9c70;  1 drivers
v0x6000017a17a0_0 .net *"_ivl_140", 0 0, L_0x600001495d60;  1 drivers
v0x6000017a1560_0 .net *"_ivl_141", 0 0, L_0x600000eba530;  1 drivers
v0x6000017a13b0_0 .net *"_ivl_143", 0 0, L_0x600000eba5a0;  1 drivers
v0x6000017a1170_0 .net *"_ivl_145", 0 0, L_0x600000eba610;  1 drivers
v0x6000017a0fc0_0 .net *"_ivl_147", 0 0, L_0x600000eba680;  1 drivers
v0x6000017a0d80_0 .net *"_ivl_149", 0 0, L_0x600000eba6f0;  1 drivers
v0x6000017a0bd0_0 .net *"_ivl_151", 0 0, L_0x600000eba760;  1 drivers
v0x6000017a0990_0 .net *"_ivl_153", 0 0, L_0x600000eba7d0;  1 drivers
v0x6000017a07e0_0 .net *"_ivl_156", 0 0, L_0x600001495e00;  1 drivers
v0x6000017a05a0_0 .net *"_ivl_158", 0 0, L_0x600001495ea0;  1 drivers
v0x6000017a03f0_0 .net *"_ivl_159", 0 0, L_0x600000eba840;  1 drivers
v0x6000017a01b0_0 .net *"_ivl_162", 0 0, L_0x600001495f40;  1 drivers
v0x6000017a0000_0 .net *"_ivl_163", 0 0, L_0x600000eba8b0;  1 drivers
v0x6000017a6d90_0 .net *"_ivl_166", 0 0, L_0x600001495fe0;  1 drivers
v0x6000017a6be0_0 .net *"_ivl_19", 0 0, L_0x600001494820;  1 drivers
v0x6000017a69a0_0 .net *"_ivl_203", 0 0, L_0x6000014968a0;  1 drivers
v0x6000017a67f0_0 .net *"_ivl_205", 0 0, L_0x600001496940;  1 drivers
v0x6000017a65b0_0 .net *"_ivl_206", 0 0, L_0x600000ebb250;  1 drivers
v0x6000017a6400_0 .net *"_ivl_209", 0 0, L_0x6000014969e0;  1 drivers
v0x6000017a61c0_0 .net *"_ivl_21", 0 0, L_0x6000014948c0;  1 drivers
v0x6000017a6010_0 .net *"_ivl_211", 0 0, L_0x600001496a80;  1 drivers
v0x6000017a5dd0_0 .net *"_ivl_212", 0 0, L_0x600000ebb2c0;  1 drivers
v0x6000017a5c20_0 .net *"_ivl_22", 0 0, L_0x600000eb9ce0;  1 drivers
v0x6000017a59e0_0 .net *"_ivl_28", 0 0, L_0x600001494a00;  1 drivers
v0x6000017a5830_0 .net *"_ivl_3", 0 0, L_0x6000014945a0;  1 drivers
v0x6000017a55f0_0 .net *"_ivl_30", 0 0, L_0x600001494aa0;  1 drivers
v0x6000017a5440_0 .net *"_ivl_31", 0 0, L_0x600000eb9d50;  1 drivers
v0x6000017a5200_0 .net *"_ivl_36", 0 0, L_0x600001494b40;  1 drivers
v0x6000017a5050_0 .net *"_ivl_38", 0 0, L_0x600001494be0;  1 drivers
v0x6000017a4e10_0 .net *"_ivl_39", 0 0, L_0x600000eb9dc0;  1 drivers
v0x6000017a4c60_0 .net *"_ivl_44", 0 0, L_0x600001494c80;  1 drivers
v0x6000017a4a20_0 .net *"_ivl_46", 0 0, L_0x600001494d20;  1 drivers
v0x6000017a4870_0 .net *"_ivl_47", 0 0, L_0x600000eb9ea0;  1 drivers
v0x6000017a4630_0 .net *"_ivl_5", 0 0, L_0x600001494640;  1 drivers
v0x6000017a4480_0 .net *"_ivl_52", 0 0, L_0x600001494dc0;  1 drivers
v0x6000017a4240_0 .net *"_ivl_54", 0 0, L_0x600001494e60;  1 drivers
v0x6000017a4090_0 .net *"_ivl_55", 0 0, L_0x600000eb9e30;  1 drivers
v0x6000017bbde0_0 .net *"_ivl_6", 0 0, L_0x600000eb9c00;  1 drivers
v0x6000017bbc30_0 .net *"_ivl_61", 0 0, L_0x600001494fa0;  1 drivers
v0x6000017bb9f0_0 .net *"_ivl_63", 0 0, L_0x600001495040;  1 drivers
v0x6000017bb840_0 .net *"_ivl_64", 0 0, L_0x600000eb9f10;  1 drivers
v0x6000017bb600_0 .net *"_ivl_69", 0 0, L_0x6000014950e0;  1 drivers
v0x6000017bb450_0 .net *"_ivl_71", 0 0, L_0x600001495220;  1 drivers
v0x6000017bb210_0 .net *"_ivl_72", 0 0, L_0x600000eb9f80;  1 drivers
v0x6000017bb060_0 .net *"_ivl_74", 0 0, L_0x600000eb9ff0;  1 drivers
v0x6000017bac70_0 .net *"_ivl_79", 0 0, L_0x6000014952c0;  1 drivers
v0x6000017baac0_0 .net *"_ivl_81", 0 0, L_0x600001495180;  1 drivers
v0x6000017ba880_0 .net *"_ivl_83", 0 0, L_0x600001495360;  1 drivers
v0x6000017ba6d0_0 .net *"_ivl_85", 0 0, L_0x600001495400;  1 drivers
v0x6000017ba490_0 .net *"_ivl_86", 0 0, L_0x600000eba060;  1 drivers
v0x6000017ba2e0_0 .net *"_ivl_88", 0 0, L_0x600000eba0d0;  1 drivers
v0x6000017ba0a0_0 .net *"_ivl_90", 0 0, L_0x600000eba140;  1 drivers
v0x6000017b9ef0_0 .net *"_ivl_92", 0 0, L_0x600000eba220;  1 drivers
v0x6000017b9cb0_0 .net *"_ivl_97", 0 0, L_0x6000014954a0;  1 drivers
v0x6000017b9b00_0 .net *"_ivl_99", 0 0, L_0x600001495540;  1 drivers
v0x6000017b98c0_0 .net "a", 3 0, L_0x600001496bc0;  1 drivers
v0x6000017b9710_0 .net "b", 3 0, L_0x600001494460;  1 drivers
v0x6000017b94d0_0 .net "c_in", 0 0, L_0x600001496c60;  1 drivers
v0x6000017b9320_0 .net "carries", 3 0, L_0x600001495900;  1 drivers
v0x6000017b90e0_0 .net "cout", 0 0, L_0x600001496b20;  1 drivers
v0x6000017b8f30_0 .net "g", 3 0, L_0x600001494f00;  1 drivers
v0x6000017b8cf0_0 .net "ovfl", 0 0, L_0x600000ebb330;  1 drivers
v0x6000017b8b40_0 .net "p", 3 0, L_0x600001494960;  1 drivers
v0x6000017b8900_0 .net "sum", 3 0, L_0x600001496800;  1 drivers
L_0x6000014945a0 .part L_0x600001496bc0, 0, 1;
L_0x600001494640 .part L_0x600001494460, 0, 1;
L_0x6000014946e0 .part L_0x600001496bc0, 1, 1;
L_0x600001494780 .part L_0x600001494460, 1, 1;
L_0x600001494820 .part L_0x600001496bc0, 2, 1;
L_0x6000014948c0 .part L_0x600001494460, 2, 1;
L_0x600001494960 .concat8 [ 1 1 1 1], L_0x600000eb9c00, L_0x600000eb9c70, L_0x600000eb9ce0, L_0x600000eb9d50;
L_0x600001494a00 .part L_0x600001496bc0, 3, 1;
L_0x600001494aa0 .part L_0x600001494460, 3, 1;
L_0x600001494b40 .part L_0x600001496bc0, 0, 1;
L_0x600001494be0 .part L_0x600001494460, 0, 1;
L_0x600001494c80 .part L_0x600001496bc0, 1, 1;
L_0x600001494d20 .part L_0x600001494460, 1, 1;
L_0x600001494dc0 .part L_0x600001496bc0, 2, 1;
L_0x600001494e60 .part L_0x600001494460, 2, 1;
L_0x600001494f00 .concat8 [ 1 1 1 1], L_0x600000eb9dc0, L_0x600000eb9ea0, L_0x600000eb9e30, L_0x600000eb9f10;
L_0x600001494fa0 .part L_0x600001496bc0, 3, 1;
L_0x600001495040 .part L_0x600001494460, 3, 1;
L_0x6000014950e0 .part L_0x600001494f00, 0, 1;
L_0x600001495220 .part L_0x600001494960, 0, 1;
L_0x6000014952c0 .part L_0x600001494f00, 1, 1;
L_0x600001495180 .part L_0x600001494960, 1, 1;
L_0x600001495360 .part L_0x600001494f00, 0, 1;
L_0x600001495400 .part L_0x600001494960, 0, 1;
L_0x6000014954a0 .part L_0x600001494f00, 2, 1;
L_0x600001495540 .part L_0x600001494960, 2, 1;
L_0x6000014955e0 .part L_0x600001494f00, 1, 1;
L_0x600001495680 .part L_0x600001494960, 1, 1;
L_0x600001495720 .part L_0x600001494f00, 0, 1;
L_0x6000014957c0 .part L_0x600001494960, 0, 1;
L_0x600001495900 .concat8 [ 1 1 1 1], L_0x600000eb9ff0, L_0x600000eba220, L_0x600000eba450, L_0x600000eba7d0;
L_0x6000014959a0 .part L_0x600001494f00, 3, 1;
L_0x600001495a40 .part L_0x600001494960, 3, 1;
L_0x600001495ae0 .part L_0x600001494f00, 2, 1;
L_0x600001495b80 .part L_0x600001494960, 2, 1;
L_0x600001495c20 .part L_0x600001494f00, 1, 1;
L_0x600001495860 .part L_0x600001494960, 1, 1;
L_0x600001495cc0 .part L_0x600001494f00, 0, 1;
L_0x600001495d60 .part L_0x600001494960, 0, 1;
L_0x600001495e00 .part L_0x600001494960, 0, 1;
L_0x600001495ea0 .part L_0x600001494960, 1, 1;
L_0x600001495f40 .part L_0x600001494960, 2, 1;
L_0x600001495fe0 .part L_0x600001494960, 3, 1;
L_0x600001496080 .part L_0x600001495900, 3, 1;
L_0x600001496120 .part L_0x600001496bc0, 0, 1;
L_0x6000014961c0 .part L_0x600001494460, 0, 1;
L_0x600001496260 .part L_0x600001496bc0, 1, 1;
L_0x600001496300 .part L_0x600001494460, 1, 1;
L_0x6000014963a0 .part L_0x600001495900, 0, 1;
L_0x600001496440 .part L_0x600001496bc0, 2, 1;
L_0x6000014964e0 .part L_0x600001494460, 2, 1;
L_0x600001496580 .part L_0x600001495900, 1, 1;
L_0x600001496620 .part L_0x600001496bc0, 3, 1;
L_0x6000014966c0 .part L_0x600001494460, 3, 1;
L_0x600001496760 .part L_0x600001495900, 2, 1;
L_0x600001496800 .concat8 [ 1 1 1 1], L_0x600000ebaae0, L_0x600000ebad10, L_0x600000ebaf40, L_0x600000ebb170;
L_0x6000014968a0 .part L_0x600001494460, 3, 1;
L_0x600001496940 .part L_0x600001496bc0, 3, 1;
L_0x6000014969e0 .part L_0x600001496800, 3, 1;
L_0x600001496a80 .part L_0x600001496bc0, 3, 1;
L_0x600001496b20 .part L_0x600001495900, 3, 1;
S_0x144e7b370 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e7b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eba990 .functor XOR 1, L_0x600001496120, L_0x6000014961c0, C4<0>, C4<0>;
L_0x600000ebaa00 .functor AND 1, L_0x600001496120, L_0x6000014961c0, C4<1>, C4<1>;
L_0x600000ebaa70 .functor AND 1, L_0x600000eba990, L_0x600001496c60, C4<1>, C4<1>;
L_0x600000ebaae0 .functor XOR 1, L_0x600000eba990, L_0x600001496c60, C4<0>, C4<0>;
L_0x600000ebab50 .functor OR 1, L_0x600000ebaa00, L_0x600000ebaa70, C4<0>, C4<0>;
v0x6000017a87e0_0 .net "a", 0 0, L_0x600001496120;  1 drivers
v0x6000017a8630_0 .net "b", 0 0, L_0x6000014961c0;  1 drivers
v0x6000017a83f0_0 .net "c_in", 0 0, L_0x600001496c60;  alias, 1 drivers
v0x6000017a8240_0 .net "c_out", 0 0, L_0x600000ebab50;  1 drivers
v0x6000017afde0_0 .net "c_out_2part", 0 0, L_0x600000ebaa70;  1 drivers
v0x6000017afc30_0 .net "g", 0 0, L_0x600000ebaa00;  1 drivers
v0x6000017af9f0_0 .net "p", 0 0, L_0x600000eba990;  1 drivers
v0x6000017af840_0 .net "sum", 0 0, L_0x600000ebaae0;  1 drivers
S_0x144e73380 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e7b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebabc0 .functor XOR 1, L_0x600001496260, L_0x600001496300, C4<0>, C4<0>;
L_0x600000ebac30 .functor AND 1, L_0x600001496260, L_0x600001496300, C4<1>, C4<1>;
L_0x600000ebaca0 .functor AND 1, L_0x600000ebabc0, L_0x6000014963a0, C4<1>, C4<1>;
L_0x600000ebad10 .functor XOR 1, L_0x600000ebabc0, L_0x6000014963a0, C4<0>, C4<0>;
L_0x600000ebad80 .functor OR 1, L_0x600000ebac30, L_0x600000ebaca0, C4<0>, C4<0>;
v0x6000017af600_0 .net "a", 0 0, L_0x600001496260;  1 drivers
v0x6000017af450_0 .net "b", 0 0, L_0x600001496300;  1 drivers
v0x6000017af210_0 .net "c_in", 0 0, L_0x6000014963a0;  1 drivers
v0x6000017af060_0 .net "c_out", 0 0, L_0x600000ebad80;  1 drivers
v0x6000017aee20_0 .net "c_out_2part", 0 0, L_0x600000ebaca0;  1 drivers
v0x6000017aec70_0 .net "g", 0 0, L_0x600000ebac30;  1 drivers
v0x6000017aea30_0 .net "p", 0 0, L_0x600000ebabc0;  1 drivers
v0x6000017ae880_0 .net "sum", 0 0, L_0x600000ebad10;  1 drivers
S_0x144e734f0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e7b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebadf0 .functor XOR 1, L_0x600001496440, L_0x6000014964e0, C4<0>, C4<0>;
L_0x600000ebae60 .functor AND 1, L_0x600001496440, L_0x6000014964e0, C4<1>, C4<1>;
L_0x600000ebaed0 .functor AND 1, L_0x600000ebadf0, L_0x600001496580, C4<1>, C4<1>;
L_0x600000ebaf40 .functor XOR 1, L_0x600000ebadf0, L_0x600001496580, C4<0>, C4<0>;
L_0x600000ebafb0 .functor OR 1, L_0x600000ebae60, L_0x600000ebaed0, C4<0>, C4<0>;
v0x6000017ae640_0 .net "a", 0 0, L_0x600001496440;  1 drivers
v0x6000017ae490_0 .net "b", 0 0, L_0x6000014964e0;  1 drivers
v0x6000017ae250_0 .net "c_in", 0 0, L_0x600001496580;  1 drivers
v0x6000017ae0a0_0 .net "c_out", 0 0, L_0x600000ebafb0;  1 drivers
v0x6000017ade60_0 .net "c_out_2part", 0 0, L_0x600000ebaed0;  1 drivers
v0x6000017adcb0_0 .net "g", 0 0, L_0x600000ebae60;  1 drivers
v0x6000017ada70_0 .net "p", 0 0, L_0x600000ebadf0;  1 drivers
v0x6000017ad8c0_0 .net "sum", 0 0, L_0x600000ebaf40;  1 drivers
S_0x144e73660 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e7b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ebb020 .functor XOR 1, L_0x600001496620, L_0x6000014966c0, C4<0>, C4<0>;
L_0x600000ebb090 .functor AND 1, L_0x600001496620, L_0x6000014966c0, C4<1>, C4<1>;
L_0x600000ebb100 .functor AND 1, L_0x600000ebb020, L_0x600001496760, C4<1>, C4<1>;
L_0x600000ebb170 .functor XOR 1, L_0x600000ebb020, L_0x600001496760, C4<0>, C4<0>;
L_0x600000ebb1e0 .functor OR 1, L_0x600000ebb090, L_0x600000ebb100, C4<0>, C4<0>;
v0x6000017ad680_0 .net "a", 0 0, L_0x600001496620;  1 drivers
v0x6000017ad4d0_0 .net "b", 0 0, L_0x6000014966c0;  1 drivers
v0x6000017ad290_0 .net "c_in", 0 0, L_0x600001496760;  1 drivers
v0x6000017ad0e0_0 .net "c_out", 0 0, L_0x600000ebb1e0;  1 drivers
v0x6000017acea0_0 .net "c_out_2part", 0 0, L_0x600000ebb100;  1 drivers
v0x6000017accf0_0 .net "g", 0 0, L_0x600000ebb090;  1 drivers
v0x6000017acab0_0 .net "p", 0 0, L_0x600000ebb020;  1 drivers
v0x6000017ac900_0 .net "sum", 0 0, L_0x600000ebb170;  1 drivers
S_0x144e6b950 .scope module, "paddsb_dut" "psa_16bit" 4 22, 8 1 0, S_0x144e37410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "error";
v0x60000171cd80_0 .net *"_ivl_105", 0 0, L_0x6000014737a0;  1 drivers
v0x60000171ce10_0 .net *"_ivl_107", 0 0, L_0x600001473840;  1 drivers
L_0x1380b3808 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000171cea0_0 .net/2u *"_ivl_108", 3 0, L_0x1380b3808;  1 drivers
L_0x1380b3850 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x60000171cf30_0 .net/2u *"_ivl_110", 3 0, L_0x1380b3850;  1 drivers
v0x60000171cfc0_0 .net *"_ivl_112", 3 0, L_0x6000014738e0;  1 drivers
v0x60000171d050_0 .net *"_ivl_115", 3 0, L_0x600001473980;  1 drivers
v0x60000171d0e0_0 .net *"_ivl_116", 3 0, L_0x600001473a20;  1 drivers
v0x60000171d170_0 .net *"_ivl_56", 0 0, L_0x600001472da0;  1 drivers
v0x60000171d200_0 .net *"_ivl_58", 0 0, L_0x600001472e40;  1 drivers
L_0x1380b3658 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000171d290_0 .net/2u *"_ivl_59", 3 0, L_0x1380b3658;  1 drivers
L_0x1380b36a0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x60000171d320_0 .net/2u *"_ivl_61", 3 0, L_0x1380b36a0;  1 drivers
v0x60000171d3b0_0 .net *"_ivl_63", 3 0, L_0x600001472ee0;  1 drivers
v0x60000171d440_0 .net *"_ivl_66", 3 0, L_0x600001472f80;  1 drivers
v0x60000171d4d0_0 .net *"_ivl_67", 3 0, L_0x600001473020;  1 drivers
v0x60000171d560_0 .net *"_ivl_72", 0 0, L_0x6000014730c0;  1 drivers
v0x60000171d5f0_0 .net *"_ivl_74", 0 0, L_0x600001473160;  1 drivers
L_0x1380b36e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000171d680_0 .net/2u *"_ivl_75", 3 0, L_0x1380b36e8;  1 drivers
L_0x1380b3730 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x60000171d710_0 .net/2u *"_ivl_77", 3 0, L_0x1380b3730;  1 drivers
v0x60000171d7a0_0 .net *"_ivl_79", 3 0, L_0x6000014732a0;  1 drivers
v0x60000171d830_0 .net *"_ivl_82", 3 0, L_0x600001473340;  1 drivers
v0x60000171d8c0_0 .net *"_ivl_83", 3 0, L_0x600001473200;  1 drivers
v0x60000171d950_0 .net *"_ivl_88", 0 0, L_0x6000014733e0;  1 drivers
v0x60000171d9e0_0 .net *"_ivl_90", 0 0, L_0x600001473480;  1 drivers
L_0x1380b3778 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x60000171da70_0 .net/2u *"_ivl_91", 3 0, L_0x1380b3778;  1 drivers
L_0x1380b37c0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x60000171db00_0 .net/2u *"_ivl_93", 3 0, L_0x1380b37c0;  1 drivers
v0x60000171db90_0 .net *"_ivl_95", 3 0, L_0x600001473520;  1 drivers
v0x60000171dc20_0 .net *"_ivl_98", 3 0, L_0x6000014735c0;  1 drivers
v0x60000171dcb0_0 .net *"_ivl_99", 3 0, L_0x600001473660;  1 drivers
v0x60000171dd40_0 .net "a", 15 0, L_0x6000014c6620;  alias, 1 drivers
v0x60000171ddd0_0 .net "b", 15 0, L_0x6000014c66c0;  alias, 1 drivers
v0x60000171de60_0 .net "cout", 3 0, L_0x600001472c60;  1 drivers
v0x60000171def0_0 .net "error", 0 0, L_0x600001472d00;  alias, 1 drivers
v0x60000171df80_0 .net "error_4bit", 3 0, L_0x600001472bc0;  1 drivers
v0x60000171e010_0 .net "sum", 15 0, L_0x600001473700;  alias, 1 drivers
v0x60000171e0a0_0 .net "sum_temp", 15 0, L_0x600001472b20;  1 drivers
L_0x60000148b340 .part L_0x6000014c6620, 12, 4;
L_0x60000148b3e0 .part L_0x6000014c66c0, 12, 4;
L_0x600001475ae0 .part L_0x6000014c6620, 8, 4;
L_0x600001475b80 .part L_0x6000014c66c0, 8, 4;
L_0x600001470280 .part L_0x6000014c6620, 4, 4;
L_0x600001470320 .part L_0x6000014c66c0, 4, 4;
L_0x6000014729e0 .part L_0x6000014c6620, 0, 4;
L_0x600001472a80 .part L_0x6000014c66c0, 0, 4;
L_0x600001472b20 .concat8 [ 4 4 4 4], L_0x600001472620, L_0x600001477e80, L_0x600001475720, L_0x60000148af80;
L_0x600001472bc0 .concat8 [ 1 1 1 1], L_0x600000e96a00, L_0x600000e95260, L_0x600000eabaa0, L_0x600000eaa300;
L_0x600001472c60 .concat8 [ 1 1 1 1], L_0x600001472940, L_0x6000014701e0, L_0x600001475a40, L_0x60000148b2a0;
L_0x600001472d00 .reduce/or L_0x600001472bc0;
L_0x600001472da0 .part L_0x600001472bc0, 3, 1;
L_0x600001472e40 .part L_0x600001472c60, 3, 1;
L_0x600001472ee0 .functor MUXZ 4, L_0x1380b36a0, L_0x1380b3658, L_0x600001472e40, C4<>;
L_0x600001472f80 .part L_0x600001472b20, 12, 4;
L_0x600001473020 .functor MUXZ 4, L_0x600001472f80, L_0x600001472ee0, L_0x600001472da0, C4<>;
L_0x6000014730c0 .part L_0x600001472bc0, 2, 1;
L_0x600001473160 .part L_0x600001472c60, 2, 1;
L_0x6000014732a0 .functor MUXZ 4, L_0x1380b3730, L_0x1380b36e8, L_0x600001473160, C4<>;
L_0x600001473340 .part L_0x600001472b20, 8, 4;
L_0x600001473200 .functor MUXZ 4, L_0x600001473340, L_0x6000014732a0, L_0x6000014730c0, C4<>;
L_0x6000014733e0 .part L_0x600001472bc0, 1, 1;
L_0x600001473480 .part L_0x600001472c60, 1, 1;
L_0x600001473520 .functor MUXZ 4, L_0x1380b37c0, L_0x1380b3778, L_0x600001473480, C4<>;
L_0x6000014735c0 .part L_0x600001472b20, 4, 4;
L_0x600001473660 .functor MUXZ 4, L_0x6000014735c0, L_0x600001473520, L_0x6000014733e0, C4<>;
L_0x600001473700 .concat8 [ 4 4 4 4], L_0x600001473a20, L_0x600001473660, L_0x600001473200, L_0x600001473020;
L_0x6000014737a0 .part L_0x600001472bc0, 0, 1;
L_0x600001473840 .part L_0x600001472c60, 0, 1;
L_0x6000014738e0 .functor MUXZ 4, L_0x1380b3850, L_0x1380b3808, L_0x600001473840, C4<>;
L_0x600001473980 .part L_0x600001472b20, 0, 4;
L_0x600001473a20 .functor MUXZ 4, L_0x600001473980, L_0x6000014738e0, L_0x6000014737a0, C4<>;
S_0x144e6bac0 .scope module, "idut1" "CLA_adder_4" 8 25, 6 1 0, S_0x144e6b950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ea8bd0 .functor OR 1, L_0x600001488d20, L_0x600001488dc0, C4<0>, C4<0>;
L_0x600000ea8c40 .functor OR 1, L_0x600001488e60, L_0x600001488f00, C4<0>, C4<0>;
L_0x600000ea8cb0 .functor OR 1, L_0x600001488fa0, L_0x600001489040, C4<0>, C4<0>;
L_0x600000ea8d20 .functor OR 1, L_0x600001489180, L_0x600001489220, C4<0>, C4<0>;
L_0x600000ea8d90 .functor AND 1, L_0x6000014892c0, L_0x600001489360, C4<1>, C4<1>;
L_0x600000ea8e70 .functor AND 1, L_0x600001489400, L_0x6000014894a0, C4<1>, C4<1>;
L_0x600000ea8e00 .functor AND 1, L_0x600001489540, L_0x6000014895e0, C4<1>, C4<1>;
L_0x600000ea8ee0 .functor AND 1, L_0x600001489720, L_0x6000014897c0, C4<1>, C4<1>;
L_0x1380b3538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000ea8f50 .functor AND 1, L_0x6000014899a0, L_0x1380b3538, C4<1>, C4<1>;
L_0x600000ea8fc0 .functor OR 1, L_0x600001489860, L_0x600000ea8f50, C4<0>, C4<0>;
L_0x600000ea9030 .functor AND 1, L_0x600001489b80, L_0x1380b3538, C4<1>, C4<1>;
L_0x600000ea90a0 .functor OR 1, L_0x600001489ae0, L_0x600000ea9030, C4<0>, C4<0>;
L_0x600000ea9110 .functor AND 1, L_0x600001489900, L_0x600000ea90a0, C4<1>, C4<1>;
L_0x600000ea91f0 .functor OR 1, L_0x600001489a40, L_0x600000ea9110, C4<0>, C4<0>;
L_0x600000ea9260 .functor AND 1, L_0x600001489cc0, L_0x600001489d60, C4<1>, C4<1>;
L_0x600000ea9180 .functor AND 1, L_0x600001489f40, L_0x1380b3538, C4<1>, C4<1>;
L_0x600000ea92d0 .functor OR 1, L_0x600001489ea0, L_0x600000ea9180, C4<0>, C4<0>;
L_0x600000ea9340 .functor AND 1, L_0x600001489e00, L_0x600000ea92d0, C4<1>, C4<1>;
L_0x600000ea93b0 .functor OR 1, L_0x600000ea9260, L_0x600000ea9340, C4<0>, C4<0>;
L_0x600000ea9420 .functor OR 1, L_0x600001489c20, L_0x600000ea93b0, C4<0>, C4<0>;
L_0x600000ea9490 .functor AND 1, L_0x60000148a300, L_0x60000148a3a0, C4<1>, C4<1>;
L_0x600000ea9500 .functor AND 1, L_0x60000148a4e0, L_0x1380b3538, C4<1>, C4<1>;
L_0x600000ea9570 .functor OR 1, L_0x60000148a440, L_0x600000ea9500, C4<0>, C4<0>;
L_0x600000ea95e0 .functor AND 1, L_0x600001489fe0, L_0x600000ea9570, C4<1>, C4<1>;
L_0x600000ea9650 .functor OR 1, L_0x600000ea9490, L_0x600000ea95e0, C4<0>, C4<0>;
L_0x600000ea96c0 .functor OR 1, L_0x60000148a260, L_0x600000ea9650, C4<0>, C4<0>;
L_0x600000ea9730 .functor AND 1, L_0x60000148a1c0, L_0x600000ea96c0, C4<1>, C4<1>;
L_0x600000ea97a0 .functor OR 1, L_0x60000148a120, L_0x600000ea9730, C4<0>, C4<0>;
L_0x600000ea9810 .functor AND 1, L_0x60000148a580, L_0x60000148a620, C4<1>, C4<1>;
L_0x600000ea9880 .functor AND 1, L_0x600000ea9810, L_0x60000148a6c0, C4<1>, C4<1>;
L_0x600000ea98f0 .functor AND 1, L_0x600000ea9880, L_0x60000148a760, C4<1>, C4<1>;
L_0x600000eaa220 .functor XNOR 1, L_0x60000148b020, L_0x60000148b0c0, C4<0>, C4<0>;
L_0x600000eaa290 .functor XOR 1, L_0x60000148b160, L_0x60000148b200, C4<0>, C4<0>;
L_0x600000eaa300 .functor AND 1, L_0x600000eaa220, L_0x600000eaa290, C4<1>, C4<1>;
v0x6000017b74e0_0 .net "TG", 0 0, L_0x60000148a800;  1 drivers
v0x6000017b72a0_0 .net "TP", 0 0, L_0x600000ea98f0;  1 drivers
v0x6000017b70f0_0 .net *"_ivl_101", 0 0, L_0x600001489d60;  1 drivers
v0x6000017b6eb0_0 .net *"_ivl_102", 0 0, L_0x600000ea9260;  1 drivers
v0x6000017b6d00_0 .net *"_ivl_105", 0 0, L_0x600001489e00;  1 drivers
v0x6000017b6910_0 .net *"_ivl_107", 0 0, L_0x600001489ea0;  1 drivers
v0x6000017b6760_0 .net *"_ivl_109", 0 0, L_0x600001489f40;  1 drivers
v0x6000017b6520_0 .net *"_ivl_11", 0 0, L_0x600001488e60;  1 drivers
v0x6000017b6370_0 .net *"_ivl_110", 0 0, L_0x600000ea9180;  1 drivers
v0x6000017b6130_0 .net *"_ivl_112", 0 0, L_0x600000ea92d0;  1 drivers
v0x6000017b5f80_0 .net *"_ivl_114", 0 0, L_0x600000ea9340;  1 drivers
v0x6000017b5d40_0 .net *"_ivl_116", 0 0, L_0x600000ea93b0;  1 drivers
v0x6000017b5b90_0 .net *"_ivl_118", 0 0, L_0x600000ea9420;  1 drivers
v0x6000017b5950_0 .net *"_ivl_124", 0 0, L_0x60000148a120;  1 drivers
v0x6000017b57a0_0 .net *"_ivl_126", 0 0, L_0x60000148a1c0;  1 drivers
v0x6000017b5560_0 .net *"_ivl_128", 0 0, L_0x60000148a260;  1 drivers
v0x6000017b53b0_0 .net *"_ivl_13", 0 0, L_0x600001488f00;  1 drivers
v0x6000017b5170_0 .net *"_ivl_130", 0 0, L_0x60000148a300;  1 drivers
v0x6000017b4fc0_0 .net *"_ivl_132", 0 0, L_0x60000148a3a0;  1 drivers
v0x6000017b4d80_0 .net *"_ivl_133", 0 0, L_0x600000ea9490;  1 drivers
v0x6000017b4bd0_0 .net *"_ivl_136", 0 0, L_0x600001489fe0;  1 drivers
v0x6000017b4990_0 .net *"_ivl_138", 0 0, L_0x60000148a440;  1 drivers
v0x6000017b47e0_0 .net *"_ivl_14", 0 0, L_0x600000ea8c40;  1 drivers
v0x6000017b45a0_0 .net *"_ivl_140", 0 0, L_0x60000148a4e0;  1 drivers
v0x6000017b43f0_0 .net *"_ivl_141", 0 0, L_0x600000ea9500;  1 drivers
v0x6000017b41b0_0 .net *"_ivl_143", 0 0, L_0x600000ea9570;  1 drivers
v0x6000017b4000_0 .net *"_ivl_145", 0 0, L_0x600000ea95e0;  1 drivers
v0x6000017cbd50_0 .net *"_ivl_147", 0 0, L_0x600000ea9650;  1 drivers
v0x6000017cbba0_0 .net *"_ivl_149", 0 0, L_0x600000ea96c0;  1 drivers
v0x6000017cb960_0 .net *"_ivl_151", 0 0, L_0x600000ea9730;  1 drivers
v0x6000017cb7b0_0 .net *"_ivl_153", 0 0, L_0x600000ea97a0;  1 drivers
v0x6000017cb570_0 .net *"_ivl_156", 0 0, L_0x60000148a580;  1 drivers
v0x6000017cb3c0_0 .net *"_ivl_158", 0 0, L_0x60000148a620;  1 drivers
v0x6000017cb180_0 .net *"_ivl_159", 0 0, L_0x600000ea9810;  1 drivers
v0x6000017cafd0_0 .net *"_ivl_162", 0 0, L_0x60000148a6c0;  1 drivers
v0x6000017cad90_0 .net *"_ivl_163", 0 0, L_0x600000ea9880;  1 drivers
v0x6000017cabe0_0 .net *"_ivl_166", 0 0, L_0x60000148a760;  1 drivers
v0x6000017ca7f0_0 .net *"_ivl_19", 0 0, L_0x600001488fa0;  1 drivers
v0x6000017ca640_0 .net *"_ivl_203", 0 0, L_0x60000148b020;  1 drivers
v0x6000017ca400_0 .net *"_ivl_205", 0 0, L_0x60000148b0c0;  1 drivers
v0x6000017ca250_0 .net *"_ivl_206", 0 0, L_0x600000eaa220;  1 drivers
v0x6000017ca010_0 .net *"_ivl_209", 0 0, L_0x60000148b160;  1 drivers
v0x6000017c9e60_0 .net *"_ivl_21", 0 0, L_0x600001489040;  1 drivers
v0x6000017c9c20_0 .net *"_ivl_211", 0 0, L_0x60000148b200;  1 drivers
v0x6000017c9a70_0 .net *"_ivl_212", 0 0, L_0x600000eaa290;  1 drivers
v0x6000017c9830_0 .net *"_ivl_22", 0 0, L_0x600000ea8cb0;  1 drivers
v0x6000017c9680_0 .net *"_ivl_28", 0 0, L_0x600001489180;  1 drivers
v0x6000017c9440_0 .net *"_ivl_3", 0 0, L_0x600001488d20;  1 drivers
v0x6000017c9290_0 .net *"_ivl_30", 0 0, L_0x600001489220;  1 drivers
v0x6000017c9050_0 .net *"_ivl_31", 0 0, L_0x600000ea8d20;  1 drivers
v0x6000017c8ea0_0 .net *"_ivl_36", 0 0, L_0x6000014892c0;  1 drivers
v0x6000017c8c60_0 .net *"_ivl_38", 0 0, L_0x600001489360;  1 drivers
v0x6000017c8ab0_0 .net *"_ivl_39", 0 0, L_0x600000ea8d90;  1 drivers
v0x6000017c8870_0 .net *"_ivl_44", 0 0, L_0x600001489400;  1 drivers
v0x6000017c86c0_0 .net *"_ivl_46", 0 0, L_0x6000014894a0;  1 drivers
v0x6000017c8480_0 .net *"_ivl_47", 0 0, L_0x600000ea8e70;  1 drivers
v0x6000017c82d0_0 .net *"_ivl_5", 0 0, L_0x600001488dc0;  1 drivers
v0x6000017c8090_0 .net *"_ivl_52", 0 0, L_0x600001489540;  1 drivers
v0x6000017cfe70_0 .net *"_ivl_54", 0 0, L_0x6000014895e0;  1 drivers
v0x6000017cfc30_0 .net *"_ivl_55", 0 0, L_0x600000ea8e00;  1 drivers
v0x6000017cfa80_0 .net *"_ivl_6", 0 0, L_0x600000ea8bd0;  1 drivers
v0x6000017cf840_0 .net *"_ivl_61", 0 0, L_0x600001489720;  1 drivers
v0x6000017cf690_0 .net *"_ivl_63", 0 0, L_0x6000014897c0;  1 drivers
v0x6000017cf450_0 .net *"_ivl_64", 0 0, L_0x600000ea8ee0;  1 drivers
v0x6000017cf2a0_0 .net *"_ivl_69", 0 0, L_0x600001489860;  1 drivers
v0x6000017cf060_0 .net *"_ivl_71", 0 0, L_0x6000014899a0;  1 drivers
v0x6000017ceeb0_0 .net *"_ivl_72", 0 0, L_0x600000ea8f50;  1 drivers
v0x6000017cec70_0 .net *"_ivl_74", 0 0, L_0x600000ea8fc0;  1 drivers
v0x6000017ceac0_0 .net *"_ivl_79", 0 0, L_0x600001489a40;  1 drivers
v0x6000017ed050_0 .net *"_ivl_81", 0 0, L_0x600001489900;  1 drivers
v0x6000017ed0e0_0 .net *"_ivl_83", 0 0, L_0x600001489ae0;  1 drivers
v0x6000017f0fc0_0 .net *"_ivl_85", 0 0, L_0x600001489b80;  1 drivers
v0x6000017f0ea0_0 .net *"_ivl_86", 0 0, L_0x600000ea9030;  1 drivers
v0x600001788750_0 .net *"_ivl_88", 0 0, L_0x600000ea90a0;  1 drivers
v0x6000017885a0_0 .net *"_ivl_90", 0 0, L_0x600000ea9110;  1 drivers
v0x600001788360_0 .net *"_ivl_92", 0 0, L_0x600000ea91f0;  1 drivers
v0x6000017881b0_0 .net *"_ivl_97", 0 0, L_0x600001489c20;  1 drivers
v0x600001789a70_0 .net *"_ivl_99", 0 0, L_0x600001489cc0;  1 drivers
v0x600001789b00_0 .net "a", 3 0, L_0x60000148b340;  1 drivers
v0x600001772fd0_0 .net "b", 3 0, L_0x60000148b3e0;  1 drivers
v0x600001772f40_0 .net "c_in", 0 0, L_0x1380b3538;  1 drivers
v0x600001728000_0 .net "carries", 3 0, L_0x60000148a080;  1 drivers
v0x600001728090_0 .net "cout", 0 0, L_0x60000148b2a0;  1 drivers
v0x600001728120_0 .net "g", 3 0, L_0x600001489680;  1 drivers
v0x6000017281b0_0 .net "ovfl", 0 0, L_0x600000eaa300;  1 drivers
v0x600001728240_0 .net "p", 3 0, L_0x6000014890e0;  1 drivers
v0x6000017282d0_0 .net "sum", 3 0, L_0x60000148af80;  1 drivers
L_0x600001488d20 .part L_0x60000148b340, 0, 1;
L_0x600001488dc0 .part L_0x60000148b3e0, 0, 1;
L_0x600001488e60 .part L_0x60000148b340, 1, 1;
L_0x600001488f00 .part L_0x60000148b3e0, 1, 1;
L_0x600001488fa0 .part L_0x60000148b340, 2, 1;
L_0x600001489040 .part L_0x60000148b3e0, 2, 1;
L_0x6000014890e0 .concat8 [ 1 1 1 1], L_0x600000ea8bd0, L_0x600000ea8c40, L_0x600000ea8cb0, L_0x600000ea8d20;
L_0x600001489180 .part L_0x60000148b340, 3, 1;
L_0x600001489220 .part L_0x60000148b3e0, 3, 1;
L_0x6000014892c0 .part L_0x60000148b340, 0, 1;
L_0x600001489360 .part L_0x60000148b3e0, 0, 1;
L_0x600001489400 .part L_0x60000148b340, 1, 1;
L_0x6000014894a0 .part L_0x60000148b3e0, 1, 1;
L_0x600001489540 .part L_0x60000148b340, 2, 1;
L_0x6000014895e0 .part L_0x60000148b3e0, 2, 1;
L_0x600001489680 .concat8 [ 1 1 1 1], L_0x600000ea8d90, L_0x600000ea8e70, L_0x600000ea8e00, L_0x600000ea8ee0;
L_0x600001489720 .part L_0x60000148b340, 3, 1;
L_0x6000014897c0 .part L_0x60000148b3e0, 3, 1;
L_0x600001489860 .part L_0x600001489680, 0, 1;
L_0x6000014899a0 .part L_0x6000014890e0, 0, 1;
L_0x600001489a40 .part L_0x600001489680, 1, 1;
L_0x600001489900 .part L_0x6000014890e0, 1, 1;
L_0x600001489ae0 .part L_0x600001489680, 0, 1;
L_0x600001489b80 .part L_0x6000014890e0, 0, 1;
L_0x600001489c20 .part L_0x600001489680, 2, 1;
L_0x600001489cc0 .part L_0x6000014890e0, 2, 1;
L_0x600001489d60 .part L_0x600001489680, 1, 1;
L_0x600001489e00 .part L_0x6000014890e0, 1, 1;
L_0x600001489ea0 .part L_0x600001489680, 0, 1;
L_0x600001489f40 .part L_0x6000014890e0, 0, 1;
L_0x60000148a080 .concat8 [ 1 1 1 1], L_0x600000ea8fc0, L_0x600000ea91f0, L_0x600000ea9420, L_0x600000ea97a0;
L_0x60000148a120 .part L_0x600001489680, 3, 1;
L_0x60000148a1c0 .part L_0x6000014890e0, 3, 1;
L_0x60000148a260 .part L_0x600001489680, 2, 1;
L_0x60000148a300 .part L_0x6000014890e0, 2, 1;
L_0x60000148a3a0 .part L_0x600001489680, 1, 1;
L_0x600001489fe0 .part L_0x6000014890e0, 1, 1;
L_0x60000148a440 .part L_0x600001489680, 0, 1;
L_0x60000148a4e0 .part L_0x6000014890e0, 0, 1;
L_0x60000148a580 .part L_0x6000014890e0, 0, 1;
L_0x60000148a620 .part L_0x6000014890e0, 1, 1;
L_0x60000148a6c0 .part L_0x6000014890e0, 2, 1;
L_0x60000148a760 .part L_0x6000014890e0, 3, 1;
L_0x60000148a800 .part L_0x60000148a080, 3, 1;
L_0x60000148a8a0 .part L_0x60000148b340, 0, 1;
L_0x60000148a940 .part L_0x60000148b3e0, 0, 1;
L_0x60000148a9e0 .part L_0x60000148b340, 1, 1;
L_0x60000148aa80 .part L_0x60000148b3e0, 1, 1;
L_0x60000148ab20 .part L_0x60000148a080, 0, 1;
L_0x60000148abc0 .part L_0x60000148b340, 2, 1;
L_0x60000148ac60 .part L_0x60000148b3e0, 2, 1;
L_0x60000148ad00 .part L_0x60000148a080, 1, 1;
L_0x60000148ada0 .part L_0x60000148b340, 3, 1;
L_0x60000148ae40 .part L_0x60000148b3e0, 3, 1;
L_0x60000148aee0 .part L_0x60000148a080, 2, 1;
L_0x60000148af80 .concat8 [ 1 1 1 1], L_0x600000ea9ab0, L_0x600000ea9ce0, L_0x600000ea9f10, L_0x600000eaa140;
L_0x60000148b020 .part L_0x60000148b3e0, 3, 1;
L_0x60000148b0c0 .part L_0x60000148b340, 3, 1;
L_0x60000148b160 .part L_0x60000148af80, 3, 1;
L_0x60000148b200 .part L_0x60000148b340, 3, 1;
L_0x60000148b2a0 .part L_0x60000148a080, 3, 1;
S_0x144e6bc30 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e6bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea9960 .functor XOR 1, L_0x60000148a8a0, L_0x60000148a940, C4<0>, C4<0>;
L_0x600000ea99d0 .functor AND 1, L_0x60000148a8a0, L_0x60000148a940, C4<1>, C4<1>;
L_0x600000ea9a40 .functor AND 1, L_0x600000ea9960, L_0x1380b3538, C4<1>, C4<1>;
L_0x600000ea9ab0 .functor XOR 1, L_0x600000ea9960, L_0x1380b3538, C4<0>, C4<0>;
L_0x600000ea9b20 .functor OR 1, L_0x600000ea99d0, L_0x600000ea9a40, C4<0>, C4<0>;
v0x6000017b3600_0 .net "a", 0 0, L_0x60000148a8a0;  1 drivers
v0x6000017b33c0_0 .net "b", 0 0, L_0x60000148a940;  1 drivers
v0x6000017b3210_0 .net "c_in", 0 0, L_0x1380b3538;  alias, 1 drivers
v0x6000017b2fd0_0 .net "c_out", 0 0, L_0x600000ea9b20;  1 drivers
v0x6000017b2e20_0 .net "c_out_2part", 0 0, L_0x600000ea9a40;  1 drivers
v0x6000017b2a30_0 .net "g", 0 0, L_0x600000ea99d0;  1 drivers
v0x6000017b2880_0 .net "p", 0 0, L_0x600000ea9960;  1 drivers
v0x6000017b2640_0 .net "sum", 0 0, L_0x600000ea9ab0;  1 drivers
S_0x144e6bda0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e6bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea9b90 .functor XOR 1, L_0x60000148a9e0, L_0x60000148aa80, C4<0>, C4<0>;
L_0x600000ea9c00 .functor AND 1, L_0x60000148a9e0, L_0x60000148aa80, C4<1>, C4<1>;
L_0x600000ea9c70 .functor AND 1, L_0x600000ea9b90, L_0x60000148ab20, C4<1>, C4<1>;
L_0x600000ea9ce0 .functor XOR 1, L_0x600000ea9b90, L_0x60000148ab20, C4<0>, C4<0>;
L_0x600000ea9d50 .functor OR 1, L_0x600000ea9c00, L_0x600000ea9c70, C4<0>, C4<0>;
v0x6000017b2490_0 .net "a", 0 0, L_0x60000148a9e0;  1 drivers
v0x6000017b2250_0 .net "b", 0 0, L_0x60000148aa80;  1 drivers
v0x6000017b20a0_0 .net "c_in", 0 0, L_0x60000148ab20;  1 drivers
v0x6000017b1e60_0 .net "c_out", 0 0, L_0x600000ea9d50;  1 drivers
v0x6000017b1cb0_0 .net "c_out_2part", 0 0, L_0x600000ea9c70;  1 drivers
v0x6000017b1a70_0 .net "g", 0 0, L_0x600000ea9c00;  1 drivers
v0x6000017b18c0_0 .net "p", 0 0, L_0x600000ea9b90;  1 drivers
v0x6000017b1680_0 .net "sum", 0 0, L_0x600000ea9ce0;  1 drivers
S_0x144e6bf10 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e6bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea9dc0 .functor XOR 1, L_0x60000148abc0, L_0x60000148ac60, C4<0>, C4<0>;
L_0x600000ea9e30 .functor AND 1, L_0x60000148abc0, L_0x60000148ac60, C4<1>, C4<1>;
L_0x600000ea9ea0 .functor AND 1, L_0x600000ea9dc0, L_0x60000148ad00, C4<1>, C4<1>;
L_0x600000ea9f10 .functor XOR 1, L_0x600000ea9dc0, L_0x60000148ad00, C4<0>, C4<0>;
L_0x600000ea9f80 .functor OR 1, L_0x600000ea9e30, L_0x600000ea9ea0, C4<0>, C4<0>;
v0x6000017b14d0_0 .net "a", 0 0, L_0x60000148abc0;  1 drivers
v0x6000017b1290_0 .net "b", 0 0, L_0x60000148ac60;  1 drivers
v0x6000017b10e0_0 .net "c_in", 0 0, L_0x60000148ad00;  1 drivers
v0x6000017b0ea0_0 .net "c_out", 0 0, L_0x600000ea9f80;  1 drivers
v0x6000017b0cf0_0 .net "c_out_2part", 0 0, L_0x600000ea9ea0;  1 drivers
v0x6000017b0ab0_0 .net "g", 0 0, L_0x600000ea9e30;  1 drivers
v0x6000017b0900_0 .net "p", 0 0, L_0x600000ea9dc0;  1 drivers
v0x6000017b06c0_0 .net "sum", 0 0, L_0x600000ea9f10;  1 drivers
S_0x144e63f20 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e6bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea9ff0 .functor XOR 1, L_0x60000148ada0, L_0x60000148ae40, C4<0>, C4<0>;
L_0x600000eaa060 .functor AND 1, L_0x60000148ada0, L_0x60000148ae40, C4<1>, C4<1>;
L_0x600000eaa0d0 .functor AND 1, L_0x600000ea9ff0, L_0x60000148aee0, C4<1>, C4<1>;
L_0x600000eaa140 .functor XOR 1, L_0x600000ea9ff0, L_0x60000148aee0, C4<0>, C4<0>;
L_0x600000eaa1b0 .functor OR 1, L_0x600000eaa060, L_0x600000eaa0d0, C4<0>, C4<0>;
v0x6000017b0510_0 .net "a", 0 0, L_0x60000148ada0;  1 drivers
v0x6000017b02d0_0 .net "b", 0 0, L_0x60000148ae40;  1 drivers
v0x6000017b0120_0 .net "c_in", 0 0, L_0x60000148aee0;  1 drivers
v0x6000017b7e70_0 .net "c_out", 0 0, L_0x600000eaa1b0;  1 drivers
v0x6000017b7cc0_0 .net "c_out_2part", 0 0, L_0x600000eaa0d0;  1 drivers
v0x6000017b7a80_0 .net "g", 0 0, L_0x600000eaa060;  1 drivers
v0x6000017b78d0_0 .net "p", 0 0, L_0x600000ea9ff0;  1 drivers
v0x6000017b7690_0 .net "sum", 0 0, L_0x600000eaa140;  1 drivers
S_0x144e64090 .scope module, "idut2" "CLA_adder_4" 8 26, 6 1 0, S_0x144e6b950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eaa370 .functor OR 1, L_0x60000148b480, L_0x60000148b520, C4<0>, C4<0>;
L_0x600000eaa3e0 .functor OR 1, L_0x60000148b5c0, L_0x60000148b660, C4<0>, C4<0>;
L_0x600000eaa450 .functor OR 1, L_0x60000148b700, L_0x60000148b7a0, C4<0>, C4<0>;
L_0x600000eaa4c0 .functor OR 1, L_0x60000148b8e0, L_0x60000148b980, C4<0>, C4<0>;
L_0x600000eaa530 .functor AND 1, L_0x60000148ba20, L_0x60000148bac0, C4<1>, C4<1>;
L_0x600000eaa610 .functor AND 1, L_0x60000148bb60, L_0x60000148bc00, C4<1>, C4<1>;
L_0x600000eaa5a0 .functor AND 1, L_0x60000148bca0, L_0x60000148bd40, C4<1>, C4<1>;
L_0x600000eaa680 .functor AND 1, L_0x60000148be80, L_0x60000148bf20, C4<1>, C4<1>;
L_0x1380b3580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eaa6f0 .functor AND 1, L_0x600001474140, L_0x1380b3580, C4<1>, C4<1>;
L_0x600000eaa760 .functor OR 1, L_0x600001474000, L_0x600000eaa6f0, C4<0>, C4<0>;
L_0x600000eaa7d0 .functor AND 1, L_0x600001474320, L_0x1380b3580, C4<1>, C4<1>;
L_0x600000eaa840 .functor OR 1, L_0x600001474280, L_0x600000eaa7d0, C4<0>, C4<0>;
L_0x600000eaa8b0 .functor AND 1, L_0x6000014740a0, L_0x600000eaa840, C4<1>, C4<1>;
L_0x600000eaa990 .functor OR 1, L_0x6000014741e0, L_0x600000eaa8b0, C4<0>, C4<0>;
L_0x600000eaaa00 .functor AND 1, L_0x600001474460, L_0x600001474500, C4<1>, C4<1>;
L_0x600000eaa920 .functor AND 1, L_0x6000014746e0, L_0x1380b3580, C4<1>, C4<1>;
L_0x600000eaaa70 .functor OR 1, L_0x600001474640, L_0x600000eaa920, C4<0>, C4<0>;
L_0x600000eaaae0 .functor AND 1, L_0x6000014745a0, L_0x600000eaaa70, C4<1>, C4<1>;
L_0x600000eaab50 .functor OR 1, L_0x600000eaaa00, L_0x600000eaaae0, C4<0>, C4<0>;
L_0x600000eaabc0 .functor OR 1, L_0x6000014743c0, L_0x600000eaab50, C4<0>, C4<0>;
L_0x600000eaac30 .functor AND 1, L_0x600001474aa0, L_0x600001474b40, C4<1>, C4<1>;
L_0x600000eaaca0 .functor AND 1, L_0x600001474c80, L_0x1380b3580, C4<1>, C4<1>;
L_0x600000eaad10 .functor OR 1, L_0x600001474be0, L_0x600000eaaca0, C4<0>, C4<0>;
L_0x600000eaad80 .functor AND 1, L_0x600001474780, L_0x600000eaad10, C4<1>, C4<1>;
L_0x600000eaadf0 .functor OR 1, L_0x600000eaac30, L_0x600000eaad80, C4<0>, C4<0>;
L_0x600000eaae60 .functor OR 1, L_0x600001474a00, L_0x600000eaadf0, C4<0>, C4<0>;
L_0x600000eaaed0 .functor AND 1, L_0x600001474960, L_0x600000eaae60, C4<1>, C4<1>;
L_0x600000eaaf40 .functor OR 1, L_0x6000014748c0, L_0x600000eaaed0, C4<0>, C4<0>;
L_0x600000eaafb0 .functor AND 1, L_0x600001474d20, L_0x600001474dc0, C4<1>, C4<1>;
L_0x600000eab020 .functor AND 1, L_0x600000eaafb0, L_0x600001474e60, C4<1>, C4<1>;
L_0x600000eab090 .functor AND 1, L_0x600000eab020, L_0x600001474f00, C4<1>, C4<1>;
L_0x600000eab9c0 .functor XNOR 1, L_0x6000014757c0, L_0x600001475860, C4<0>, C4<0>;
L_0x600000eaba30 .functor XOR 1, L_0x600001475900, L_0x6000014759a0, C4<0>, C4<0>;
L_0x600000eabaa0 .functor AND 1, L_0x600000eab9c0, L_0x600000eaba30, C4<1>, C4<1>;
v0x600001729560_0 .net "TG", 0 0, L_0x600001474fa0;  1 drivers
v0x6000017295f0_0 .net "TP", 0 0, L_0x600000eab090;  1 drivers
v0x600001729680_0 .net *"_ivl_101", 0 0, L_0x600001474500;  1 drivers
v0x600001729710_0 .net *"_ivl_102", 0 0, L_0x600000eaaa00;  1 drivers
v0x6000017297a0_0 .net *"_ivl_105", 0 0, L_0x6000014745a0;  1 drivers
v0x600001729830_0 .net *"_ivl_107", 0 0, L_0x600001474640;  1 drivers
v0x6000017298c0_0 .net *"_ivl_109", 0 0, L_0x6000014746e0;  1 drivers
v0x600001729950_0 .net *"_ivl_11", 0 0, L_0x60000148b5c0;  1 drivers
v0x6000017299e0_0 .net *"_ivl_110", 0 0, L_0x600000eaa920;  1 drivers
v0x600001729a70_0 .net *"_ivl_112", 0 0, L_0x600000eaaa70;  1 drivers
v0x600001729b00_0 .net *"_ivl_114", 0 0, L_0x600000eaaae0;  1 drivers
v0x600001729b90_0 .net *"_ivl_116", 0 0, L_0x600000eaab50;  1 drivers
v0x600001729c20_0 .net *"_ivl_118", 0 0, L_0x600000eaabc0;  1 drivers
v0x600001729cb0_0 .net *"_ivl_124", 0 0, L_0x6000014748c0;  1 drivers
v0x600001729d40_0 .net *"_ivl_126", 0 0, L_0x600001474960;  1 drivers
v0x600001729dd0_0 .net *"_ivl_128", 0 0, L_0x600001474a00;  1 drivers
v0x600001729e60_0 .net *"_ivl_13", 0 0, L_0x60000148b660;  1 drivers
v0x600001729ef0_0 .net *"_ivl_130", 0 0, L_0x600001474aa0;  1 drivers
v0x600001729f80_0 .net *"_ivl_132", 0 0, L_0x600001474b40;  1 drivers
v0x60000172a010_0 .net *"_ivl_133", 0 0, L_0x600000eaac30;  1 drivers
v0x60000172a0a0_0 .net *"_ivl_136", 0 0, L_0x600001474780;  1 drivers
v0x60000172a130_0 .net *"_ivl_138", 0 0, L_0x600001474be0;  1 drivers
v0x60000172a1c0_0 .net *"_ivl_14", 0 0, L_0x600000eaa3e0;  1 drivers
v0x60000172a250_0 .net *"_ivl_140", 0 0, L_0x600001474c80;  1 drivers
v0x60000172a2e0_0 .net *"_ivl_141", 0 0, L_0x600000eaaca0;  1 drivers
v0x60000172a370_0 .net *"_ivl_143", 0 0, L_0x600000eaad10;  1 drivers
v0x60000172a400_0 .net *"_ivl_145", 0 0, L_0x600000eaad80;  1 drivers
v0x60000172a490_0 .net *"_ivl_147", 0 0, L_0x600000eaadf0;  1 drivers
v0x60000172a520_0 .net *"_ivl_149", 0 0, L_0x600000eaae60;  1 drivers
v0x60000172a5b0_0 .net *"_ivl_151", 0 0, L_0x600000eaaed0;  1 drivers
v0x60000172a640_0 .net *"_ivl_153", 0 0, L_0x600000eaaf40;  1 drivers
v0x60000172a6d0_0 .net *"_ivl_156", 0 0, L_0x600001474d20;  1 drivers
v0x60000172a760_0 .net *"_ivl_158", 0 0, L_0x600001474dc0;  1 drivers
v0x60000172a7f0_0 .net *"_ivl_159", 0 0, L_0x600000eaafb0;  1 drivers
v0x60000172a880_0 .net *"_ivl_162", 0 0, L_0x600001474e60;  1 drivers
v0x60000172a910_0 .net *"_ivl_163", 0 0, L_0x600000eab020;  1 drivers
v0x60000172a9a0_0 .net *"_ivl_166", 0 0, L_0x600001474f00;  1 drivers
v0x60000172aa30_0 .net *"_ivl_19", 0 0, L_0x60000148b700;  1 drivers
v0x60000172aac0_0 .net *"_ivl_203", 0 0, L_0x6000014757c0;  1 drivers
v0x60000172ab50_0 .net *"_ivl_205", 0 0, L_0x600001475860;  1 drivers
v0x60000172abe0_0 .net *"_ivl_206", 0 0, L_0x600000eab9c0;  1 drivers
v0x60000172ac70_0 .net *"_ivl_209", 0 0, L_0x600001475900;  1 drivers
v0x60000172ad00_0 .net *"_ivl_21", 0 0, L_0x60000148b7a0;  1 drivers
v0x60000172ad90_0 .net *"_ivl_211", 0 0, L_0x6000014759a0;  1 drivers
v0x60000172ae20_0 .net *"_ivl_212", 0 0, L_0x600000eaba30;  1 drivers
v0x60000172aeb0_0 .net *"_ivl_22", 0 0, L_0x600000eaa450;  1 drivers
v0x60000172af40_0 .net *"_ivl_28", 0 0, L_0x60000148b8e0;  1 drivers
v0x60000172afd0_0 .net *"_ivl_3", 0 0, L_0x60000148b480;  1 drivers
v0x60000172b060_0 .net *"_ivl_30", 0 0, L_0x60000148b980;  1 drivers
v0x60000172b0f0_0 .net *"_ivl_31", 0 0, L_0x600000eaa4c0;  1 drivers
v0x60000172b180_0 .net *"_ivl_36", 0 0, L_0x60000148ba20;  1 drivers
v0x60000172b210_0 .net *"_ivl_38", 0 0, L_0x60000148bac0;  1 drivers
v0x60000172b2a0_0 .net *"_ivl_39", 0 0, L_0x600000eaa530;  1 drivers
v0x60000172b330_0 .net *"_ivl_44", 0 0, L_0x60000148bb60;  1 drivers
v0x60000172b3c0_0 .net *"_ivl_46", 0 0, L_0x60000148bc00;  1 drivers
v0x60000172b450_0 .net *"_ivl_47", 0 0, L_0x600000eaa610;  1 drivers
v0x60000172b4e0_0 .net *"_ivl_5", 0 0, L_0x60000148b520;  1 drivers
v0x60000172b570_0 .net *"_ivl_52", 0 0, L_0x60000148bca0;  1 drivers
v0x60000172b600_0 .net *"_ivl_54", 0 0, L_0x60000148bd40;  1 drivers
v0x60000172b690_0 .net *"_ivl_55", 0 0, L_0x600000eaa5a0;  1 drivers
v0x60000172b720_0 .net *"_ivl_6", 0 0, L_0x600000eaa370;  1 drivers
v0x60000172b7b0_0 .net *"_ivl_61", 0 0, L_0x60000148be80;  1 drivers
v0x60000172b840_0 .net *"_ivl_63", 0 0, L_0x60000148bf20;  1 drivers
v0x60000172b8d0_0 .net *"_ivl_64", 0 0, L_0x600000eaa680;  1 drivers
v0x60000172b960_0 .net *"_ivl_69", 0 0, L_0x600001474000;  1 drivers
v0x60000172b9f0_0 .net *"_ivl_71", 0 0, L_0x600001474140;  1 drivers
v0x60000172ba80_0 .net *"_ivl_72", 0 0, L_0x600000eaa6f0;  1 drivers
v0x60000172bb10_0 .net *"_ivl_74", 0 0, L_0x600000eaa760;  1 drivers
v0x60000172bba0_0 .net *"_ivl_79", 0 0, L_0x6000014741e0;  1 drivers
v0x60000172bc30_0 .net *"_ivl_81", 0 0, L_0x6000014740a0;  1 drivers
v0x60000172bcc0_0 .net *"_ivl_83", 0 0, L_0x600001474280;  1 drivers
v0x60000172bd50_0 .net *"_ivl_85", 0 0, L_0x600001474320;  1 drivers
v0x60000172bde0_0 .net *"_ivl_86", 0 0, L_0x600000eaa7d0;  1 drivers
v0x60000172be70_0 .net *"_ivl_88", 0 0, L_0x600000eaa840;  1 drivers
v0x60000172bf00_0 .net *"_ivl_90", 0 0, L_0x600000eaa8b0;  1 drivers
v0x600001714000_0 .net *"_ivl_92", 0 0, L_0x600000eaa990;  1 drivers
v0x600001714090_0 .net *"_ivl_97", 0 0, L_0x6000014743c0;  1 drivers
v0x600001714120_0 .net *"_ivl_99", 0 0, L_0x600001474460;  1 drivers
v0x6000017141b0_0 .net "a", 3 0, L_0x600001475ae0;  1 drivers
v0x600001714240_0 .net "b", 3 0, L_0x600001475b80;  1 drivers
v0x6000017142d0_0 .net "c_in", 0 0, L_0x1380b3580;  1 drivers
v0x600001714360_0 .net "carries", 3 0, L_0x600001474820;  1 drivers
v0x6000017143f0_0 .net "cout", 0 0, L_0x600001475a40;  1 drivers
v0x600001714480_0 .net "g", 3 0, L_0x60000148bde0;  1 drivers
v0x600001714510_0 .net "ovfl", 0 0, L_0x600000eabaa0;  1 drivers
v0x6000017145a0_0 .net "p", 3 0, L_0x60000148b840;  1 drivers
v0x600001714630_0 .net "sum", 3 0, L_0x600001475720;  1 drivers
L_0x60000148b480 .part L_0x600001475ae0, 0, 1;
L_0x60000148b520 .part L_0x600001475b80, 0, 1;
L_0x60000148b5c0 .part L_0x600001475ae0, 1, 1;
L_0x60000148b660 .part L_0x600001475b80, 1, 1;
L_0x60000148b700 .part L_0x600001475ae0, 2, 1;
L_0x60000148b7a0 .part L_0x600001475b80, 2, 1;
L_0x60000148b840 .concat8 [ 1 1 1 1], L_0x600000eaa370, L_0x600000eaa3e0, L_0x600000eaa450, L_0x600000eaa4c0;
L_0x60000148b8e0 .part L_0x600001475ae0, 3, 1;
L_0x60000148b980 .part L_0x600001475b80, 3, 1;
L_0x60000148ba20 .part L_0x600001475ae0, 0, 1;
L_0x60000148bac0 .part L_0x600001475b80, 0, 1;
L_0x60000148bb60 .part L_0x600001475ae0, 1, 1;
L_0x60000148bc00 .part L_0x600001475b80, 1, 1;
L_0x60000148bca0 .part L_0x600001475ae0, 2, 1;
L_0x60000148bd40 .part L_0x600001475b80, 2, 1;
L_0x60000148bde0 .concat8 [ 1 1 1 1], L_0x600000eaa530, L_0x600000eaa610, L_0x600000eaa5a0, L_0x600000eaa680;
L_0x60000148be80 .part L_0x600001475ae0, 3, 1;
L_0x60000148bf20 .part L_0x600001475b80, 3, 1;
L_0x600001474000 .part L_0x60000148bde0, 0, 1;
L_0x600001474140 .part L_0x60000148b840, 0, 1;
L_0x6000014741e0 .part L_0x60000148bde0, 1, 1;
L_0x6000014740a0 .part L_0x60000148b840, 1, 1;
L_0x600001474280 .part L_0x60000148bde0, 0, 1;
L_0x600001474320 .part L_0x60000148b840, 0, 1;
L_0x6000014743c0 .part L_0x60000148bde0, 2, 1;
L_0x600001474460 .part L_0x60000148b840, 2, 1;
L_0x600001474500 .part L_0x60000148bde0, 1, 1;
L_0x6000014745a0 .part L_0x60000148b840, 1, 1;
L_0x600001474640 .part L_0x60000148bde0, 0, 1;
L_0x6000014746e0 .part L_0x60000148b840, 0, 1;
L_0x600001474820 .concat8 [ 1 1 1 1], L_0x600000eaa760, L_0x600000eaa990, L_0x600000eaabc0, L_0x600000eaaf40;
L_0x6000014748c0 .part L_0x60000148bde0, 3, 1;
L_0x600001474960 .part L_0x60000148b840, 3, 1;
L_0x600001474a00 .part L_0x60000148bde0, 2, 1;
L_0x600001474aa0 .part L_0x60000148b840, 2, 1;
L_0x600001474b40 .part L_0x60000148bde0, 1, 1;
L_0x600001474780 .part L_0x60000148b840, 1, 1;
L_0x600001474be0 .part L_0x60000148bde0, 0, 1;
L_0x600001474c80 .part L_0x60000148b840, 0, 1;
L_0x600001474d20 .part L_0x60000148b840, 0, 1;
L_0x600001474dc0 .part L_0x60000148b840, 1, 1;
L_0x600001474e60 .part L_0x60000148b840, 2, 1;
L_0x600001474f00 .part L_0x60000148b840, 3, 1;
L_0x600001474fa0 .part L_0x600001474820, 3, 1;
L_0x600001475040 .part L_0x600001475ae0, 0, 1;
L_0x6000014750e0 .part L_0x600001475b80, 0, 1;
L_0x600001475180 .part L_0x600001475ae0, 1, 1;
L_0x600001475220 .part L_0x600001475b80, 1, 1;
L_0x6000014752c0 .part L_0x600001474820, 0, 1;
L_0x600001475360 .part L_0x600001475ae0, 2, 1;
L_0x600001475400 .part L_0x600001475b80, 2, 1;
L_0x6000014754a0 .part L_0x600001474820, 1, 1;
L_0x600001475540 .part L_0x600001475ae0, 3, 1;
L_0x6000014755e0 .part L_0x600001475b80, 3, 1;
L_0x600001475680 .part L_0x600001474820, 2, 1;
L_0x600001475720 .concat8 [ 1 1 1 1], L_0x600000eab250, L_0x600000eab480, L_0x600000eab6b0, L_0x600000eab8e0;
L_0x6000014757c0 .part L_0x600001475b80, 3, 1;
L_0x600001475860 .part L_0x600001475ae0, 3, 1;
L_0x600001475900 .part L_0x600001475720, 3, 1;
L_0x6000014759a0 .part L_0x600001475ae0, 3, 1;
L_0x600001475a40 .part L_0x600001474820, 3, 1;
S_0x144e64200 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e64090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eab100 .functor XOR 1, L_0x600001475040, L_0x6000014750e0, C4<0>, C4<0>;
L_0x600000eab170 .functor AND 1, L_0x600001475040, L_0x6000014750e0, C4<1>, C4<1>;
L_0x600000eab1e0 .functor AND 1, L_0x600000eab100, L_0x1380b3580, C4<1>, C4<1>;
L_0x600000eab250 .functor XOR 1, L_0x600000eab100, L_0x1380b3580, C4<0>, C4<0>;
L_0x600000eab2c0 .functor OR 1, L_0x600000eab170, L_0x600000eab1e0, C4<0>, C4<0>;
v0x600001728360_0 .net "a", 0 0, L_0x600001475040;  1 drivers
v0x6000017283f0_0 .net "b", 0 0, L_0x6000014750e0;  1 drivers
v0x600001728480_0 .net "c_in", 0 0, L_0x1380b3580;  alias, 1 drivers
v0x600001728510_0 .net "c_out", 0 0, L_0x600000eab2c0;  1 drivers
v0x6000017285a0_0 .net "c_out_2part", 0 0, L_0x600000eab1e0;  1 drivers
v0x600001728630_0 .net "g", 0 0, L_0x600000eab170;  1 drivers
v0x6000017286c0_0 .net "p", 0 0, L_0x600000eab100;  1 drivers
v0x600001728750_0 .net "sum", 0 0, L_0x600000eab250;  1 drivers
S_0x144e64370 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e64090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eab330 .functor XOR 1, L_0x600001475180, L_0x600001475220, C4<0>, C4<0>;
L_0x600000eab3a0 .functor AND 1, L_0x600001475180, L_0x600001475220, C4<1>, C4<1>;
L_0x600000eab410 .functor AND 1, L_0x600000eab330, L_0x6000014752c0, C4<1>, C4<1>;
L_0x600000eab480 .functor XOR 1, L_0x600000eab330, L_0x6000014752c0, C4<0>, C4<0>;
L_0x600000eab4f0 .functor OR 1, L_0x600000eab3a0, L_0x600000eab410, C4<0>, C4<0>;
v0x6000017287e0_0 .net "a", 0 0, L_0x600001475180;  1 drivers
v0x600001728870_0 .net "b", 0 0, L_0x600001475220;  1 drivers
v0x600001728900_0 .net "c_in", 0 0, L_0x6000014752c0;  1 drivers
v0x600001728990_0 .net "c_out", 0 0, L_0x600000eab4f0;  1 drivers
v0x600001728a20_0 .net "c_out_2part", 0 0, L_0x600000eab410;  1 drivers
v0x600001728ab0_0 .net "g", 0 0, L_0x600000eab3a0;  1 drivers
v0x600001728b40_0 .net "p", 0 0, L_0x600000eab330;  1 drivers
v0x600001728bd0_0 .net "sum", 0 0, L_0x600000eab480;  1 drivers
S_0x144e644e0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e64090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eab560 .functor XOR 1, L_0x600001475360, L_0x600001475400, C4<0>, C4<0>;
L_0x600000eab5d0 .functor AND 1, L_0x600001475360, L_0x600001475400, C4<1>, C4<1>;
L_0x600000eab640 .functor AND 1, L_0x600000eab560, L_0x6000014754a0, C4<1>, C4<1>;
L_0x600000eab6b0 .functor XOR 1, L_0x600000eab560, L_0x6000014754a0, C4<0>, C4<0>;
L_0x600000eab720 .functor OR 1, L_0x600000eab5d0, L_0x600000eab640, C4<0>, C4<0>;
v0x600001728c60_0 .net "a", 0 0, L_0x600001475360;  1 drivers
v0x600001728cf0_0 .net "b", 0 0, L_0x600001475400;  1 drivers
v0x600001728d80_0 .net "c_in", 0 0, L_0x6000014754a0;  1 drivers
v0x600001728e10_0 .net "c_out", 0 0, L_0x600000eab720;  1 drivers
v0x600001728ea0_0 .net "c_out_2part", 0 0, L_0x600000eab640;  1 drivers
v0x600001728f30_0 .net "g", 0 0, L_0x600000eab5d0;  1 drivers
v0x600001728fc0_0 .net "p", 0 0, L_0x600000eab560;  1 drivers
v0x600001729050_0 .net "sum", 0 0, L_0x600000eab6b0;  1 drivers
S_0x144e7a640 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e64090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eab790 .functor XOR 1, L_0x600001475540, L_0x6000014755e0, C4<0>, C4<0>;
L_0x600000eab800 .functor AND 1, L_0x600001475540, L_0x6000014755e0, C4<1>, C4<1>;
L_0x600000eab870 .functor AND 1, L_0x600000eab790, L_0x600001475680, C4<1>, C4<1>;
L_0x600000eab8e0 .functor XOR 1, L_0x600000eab790, L_0x600001475680, C4<0>, C4<0>;
L_0x600000eab950 .functor OR 1, L_0x600000eab800, L_0x600000eab870, C4<0>, C4<0>;
v0x6000017290e0_0 .net "a", 0 0, L_0x600001475540;  1 drivers
v0x600001729170_0 .net "b", 0 0, L_0x6000014755e0;  1 drivers
v0x600001729200_0 .net "c_in", 0 0, L_0x600001475680;  1 drivers
v0x600001729290_0 .net "c_out", 0 0, L_0x600000eab950;  1 drivers
v0x600001729320_0 .net "c_out_2part", 0 0, L_0x600000eab870;  1 drivers
v0x6000017293b0_0 .net "g", 0 0, L_0x600000eab800;  1 drivers
v0x600001729440_0 .net "p", 0 0, L_0x600000eab790;  1 drivers
v0x6000017294d0_0 .net "sum", 0 0, L_0x600000eab8e0;  1 drivers
S_0x144e7a7b0 .scope module, "idut3" "CLA_adder_4" 8 27, 6 1 0, S_0x144e6b950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eabb10 .functor OR 1, L_0x600001475c20, L_0x600001475cc0, C4<0>, C4<0>;
L_0x600000eabb80 .functor OR 1, L_0x600001475d60, L_0x600001475e00, C4<0>, C4<0>;
L_0x600000eabbf0 .functor OR 1, L_0x600001475ea0, L_0x600001475f40, C4<0>, C4<0>;
L_0x600000eabc60 .functor OR 1, L_0x600001476080, L_0x600001476120, C4<0>, C4<0>;
L_0x600000eabcd0 .functor AND 1, L_0x6000014761c0, L_0x600001476260, C4<1>, C4<1>;
L_0x600000eabdb0 .functor AND 1, L_0x600001476300, L_0x6000014763a0, C4<1>, C4<1>;
L_0x600000eabd40 .functor AND 1, L_0x600001476440, L_0x6000014764e0, C4<1>, C4<1>;
L_0x600000eabe20 .functor AND 1, L_0x600001476620, L_0x6000014766c0, C4<1>, C4<1>;
L_0x1380b35c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eabe90 .functor AND 1, L_0x6000014768a0, L_0x1380b35c8, C4<1>, C4<1>;
L_0x600000eabf00 .functor OR 1, L_0x600001476760, L_0x600000eabe90, C4<0>, C4<0>;
L_0x600000eabf70 .functor AND 1, L_0x600001476a80, L_0x1380b35c8, C4<1>, C4<1>;
L_0x600000e94000 .functor OR 1, L_0x6000014769e0, L_0x600000eabf70, C4<0>, C4<0>;
L_0x600000e94070 .functor AND 1, L_0x600001476800, L_0x600000e94000, C4<1>, C4<1>;
L_0x600000e94150 .functor OR 1, L_0x600001476940, L_0x600000e94070, C4<0>, C4<0>;
L_0x600000e941c0 .functor AND 1, L_0x600001476bc0, L_0x600001476c60, C4<1>, C4<1>;
L_0x600000e940e0 .functor AND 1, L_0x600001476e40, L_0x1380b35c8, C4<1>, C4<1>;
L_0x600000e94230 .functor OR 1, L_0x600001476da0, L_0x600000e940e0, C4<0>, C4<0>;
L_0x600000e942a0 .functor AND 1, L_0x600001476d00, L_0x600000e94230, C4<1>, C4<1>;
L_0x600000e94310 .functor OR 1, L_0x600000e941c0, L_0x600000e942a0, C4<0>, C4<0>;
L_0x600000e94380 .functor OR 1, L_0x600001476b20, L_0x600000e94310, C4<0>, C4<0>;
L_0x600000e943f0 .functor AND 1, L_0x600001477200, L_0x6000014772a0, C4<1>, C4<1>;
L_0x600000e94460 .functor AND 1, L_0x6000014773e0, L_0x1380b35c8, C4<1>, C4<1>;
L_0x600000e944d0 .functor OR 1, L_0x600001477340, L_0x600000e94460, C4<0>, C4<0>;
L_0x600000e94540 .functor AND 1, L_0x600001476ee0, L_0x600000e944d0, C4<1>, C4<1>;
L_0x600000e945b0 .functor OR 1, L_0x600000e943f0, L_0x600000e94540, C4<0>, C4<0>;
L_0x600000e94620 .functor OR 1, L_0x600001477160, L_0x600000e945b0, C4<0>, C4<0>;
L_0x600000e94690 .functor AND 1, L_0x6000014770c0, L_0x600000e94620, C4<1>, C4<1>;
L_0x600000e94700 .functor OR 1, L_0x600001477020, L_0x600000e94690, C4<0>, C4<0>;
L_0x600000e94770 .functor AND 1, L_0x600001477480, L_0x600001477520, C4<1>, C4<1>;
L_0x600000e947e0 .functor AND 1, L_0x600000e94770, L_0x6000014775c0, C4<1>, C4<1>;
L_0x600000e94850 .functor AND 1, L_0x600000e947e0, L_0x600001477660, C4<1>, C4<1>;
L_0x600000e95180 .functor XNOR 1, L_0x600001477f20, L_0x600001470000, C4<0>, C4<0>;
L_0x600000e951f0 .functor XOR 1, L_0x6000014700a0, L_0x600001470140, C4<0>, C4<0>;
L_0x600000e95260 .functor AND 1, L_0x600000e95180, L_0x600000e951f0, C4<1>, C4<1>;
v0x6000017158c0_0 .net "TG", 0 0, L_0x600001477700;  1 drivers
v0x600001715950_0 .net "TP", 0 0, L_0x600000e94850;  1 drivers
v0x6000017159e0_0 .net *"_ivl_101", 0 0, L_0x600001476c60;  1 drivers
v0x600001715a70_0 .net *"_ivl_102", 0 0, L_0x600000e941c0;  1 drivers
v0x600001715b00_0 .net *"_ivl_105", 0 0, L_0x600001476d00;  1 drivers
v0x600001715b90_0 .net *"_ivl_107", 0 0, L_0x600001476da0;  1 drivers
v0x600001715c20_0 .net *"_ivl_109", 0 0, L_0x600001476e40;  1 drivers
v0x600001715cb0_0 .net *"_ivl_11", 0 0, L_0x600001475d60;  1 drivers
v0x600001715d40_0 .net *"_ivl_110", 0 0, L_0x600000e940e0;  1 drivers
v0x600001715dd0_0 .net *"_ivl_112", 0 0, L_0x600000e94230;  1 drivers
v0x600001715e60_0 .net *"_ivl_114", 0 0, L_0x600000e942a0;  1 drivers
v0x600001715ef0_0 .net *"_ivl_116", 0 0, L_0x600000e94310;  1 drivers
v0x600001715f80_0 .net *"_ivl_118", 0 0, L_0x600000e94380;  1 drivers
v0x600001716010_0 .net *"_ivl_124", 0 0, L_0x600001477020;  1 drivers
v0x6000017160a0_0 .net *"_ivl_126", 0 0, L_0x6000014770c0;  1 drivers
v0x600001716130_0 .net *"_ivl_128", 0 0, L_0x600001477160;  1 drivers
v0x6000017161c0_0 .net *"_ivl_13", 0 0, L_0x600001475e00;  1 drivers
v0x600001716250_0 .net *"_ivl_130", 0 0, L_0x600001477200;  1 drivers
v0x6000017162e0_0 .net *"_ivl_132", 0 0, L_0x6000014772a0;  1 drivers
v0x600001716370_0 .net *"_ivl_133", 0 0, L_0x600000e943f0;  1 drivers
v0x600001716400_0 .net *"_ivl_136", 0 0, L_0x600001476ee0;  1 drivers
v0x600001716490_0 .net *"_ivl_138", 0 0, L_0x600001477340;  1 drivers
v0x600001716520_0 .net *"_ivl_14", 0 0, L_0x600000eabb80;  1 drivers
v0x6000017165b0_0 .net *"_ivl_140", 0 0, L_0x6000014773e0;  1 drivers
v0x600001716640_0 .net *"_ivl_141", 0 0, L_0x600000e94460;  1 drivers
v0x6000017166d0_0 .net *"_ivl_143", 0 0, L_0x600000e944d0;  1 drivers
v0x600001716760_0 .net *"_ivl_145", 0 0, L_0x600000e94540;  1 drivers
v0x6000017167f0_0 .net *"_ivl_147", 0 0, L_0x600000e945b0;  1 drivers
v0x600001716880_0 .net *"_ivl_149", 0 0, L_0x600000e94620;  1 drivers
v0x600001716910_0 .net *"_ivl_151", 0 0, L_0x600000e94690;  1 drivers
v0x6000017169a0_0 .net *"_ivl_153", 0 0, L_0x600000e94700;  1 drivers
v0x600001716a30_0 .net *"_ivl_156", 0 0, L_0x600001477480;  1 drivers
v0x600001716ac0_0 .net *"_ivl_158", 0 0, L_0x600001477520;  1 drivers
v0x600001716b50_0 .net *"_ivl_159", 0 0, L_0x600000e94770;  1 drivers
v0x600001716be0_0 .net *"_ivl_162", 0 0, L_0x6000014775c0;  1 drivers
v0x600001716c70_0 .net *"_ivl_163", 0 0, L_0x600000e947e0;  1 drivers
v0x600001716d00_0 .net *"_ivl_166", 0 0, L_0x600001477660;  1 drivers
v0x600001716d90_0 .net *"_ivl_19", 0 0, L_0x600001475ea0;  1 drivers
v0x600001716e20_0 .net *"_ivl_203", 0 0, L_0x600001477f20;  1 drivers
v0x600001716eb0_0 .net *"_ivl_205", 0 0, L_0x600001470000;  1 drivers
v0x600001716f40_0 .net *"_ivl_206", 0 0, L_0x600000e95180;  1 drivers
v0x600001716fd0_0 .net *"_ivl_209", 0 0, L_0x6000014700a0;  1 drivers
v0x600001717060_0 .net *"_ivl_21", 0 0, L_0x600001475f40;  1 drivers
v0x6000017170f0_0 .net *"_ivl_211", 0 0, L_0x600001470140;  1 drivers
v0x600001717180_0 .net *"_ivl_212", 0 0, L_0x600000e951f0;  1 drivers
v0x600001717210_0 .net *"_ivl_22", 0 0, L_0x600000eabbf0;  1 drivers
v0x6000017172a0_0 .net *"_ivl_28", 0 0, L_0x600001476080;  1 drivers
v0x600001717330_0 .net *"_ivl_3", 0 0, L_0x600001475c20;  1 drivers
v0x6000017173c0_0 .net *"_ivl_30", 0 0, L_0x600001476120;  1 drivers
v0x600001717450_0 .net *"_ivl_31", 0 0, L_0x600000eabc60;  1 drivers
v0x6000017174e0_0 .net *"_ivl_36", 0 0, L_0x6000014761c0;  1 drivers
v0x600001717570_0 .net *"_ivl_38", 0 0, L_0x600001476260;  1 drivers
v0x600001717600_0 .net *"_ivl_39", 0 0, L_0x600000eabcd0;  1 drivers
v0x600001717690_0 .net *"_ivl_44", 0 0, L_0x600001476300;  1 drivers
v0x600001717720_0 .net *"_ivl_46", 0 0, L_0x6000014763a0;  1 drivers
v0x6000017177b0_0 .net *"_ivl_47", 0 0, L_0x600000eabdb0;  1 drivers
v0x600001717840_0 .net *"_ivl_5", 0 0, L_0x600001475cc0;  1 drivers
v0x6000017178d0_0 .net *"_ivl_52", 0 0, L_0x600001476440;  1 drivers
v0x600001717960_0 .net *"_ivl_54", 0 0, L_0x6000014764e0;  1 drivers
v0x6000017179f0_0 .net *"_ivl_55", 0 0, L_0x600000eabd40;  1 drivers
v0x600001717a80_0 .net *"_ivl_6", 0 0, L_0x600000eabb10;  1 drivers
v0x600001717b10_0 .net *"_ivl_61", 0 0, L_0x600001476620;  1 drivers
v0x600001717ba0_0 .net *"_ivl_63", 0 0, L_0x6000014766c0;  1 drivers
v0x600001717c30_0 .net *"_ivl_64", 0 0, L_0x600000eabe20;  1 drivers
v0x600001717cc0_0 .net *"_ivl_69", 0 0, L_0x600001476760;  1 drivers
v0x600001717d50_0 .net *"_ivl_71", 0 0, L_0x6000014768a0;  1 drivers
v0x600001717de0_0 .net *"_ivl_72", 0 0, L_0x600000eabe90;  1 drivers
v0x600001717e70_0 .net *"_ivl_74", 0 0, L_0x600000eabf00;  1 drivers
v0x600001717f00_0 .net *"_ivl_79", 0 0, L_0x600001476940;  1 drivers
v0x600001710000_0 .net *"_ivl_81", 0 0, L_0x600001476800;  1 drivers
v0x600001710090_0 .net *"_ivl_83", 0 0, L_0x6000014769e0;  1 drivers
v0x600001710120_0 .net *"_ivl_85", 0 0, L_0x600001476a80;  1 drivers
v0x6000017101b0_0 .net *"_ivl_86", 0 0, L_0x600000eabf70;  1 drivers
v0x600001710240_0 .net *"_ivl_88", 0 0, L_0x600000e94000;  1 drivers
v0x6000017102d0_0 .net *"_ivl_90", 0 0, L_0x600000e94070;  1 drivers
v0x600001710360_0 .net *"_ivl_92", 0 0, L_0x600000e94150;  1 drivers
v0x6000017103f0_0 .net *"_ivl_97", 0 0, L_0x600001476b20;  1 drivers
v0x600001710480_0 .net *"_ivl_99", 0 0, L_0x600001476bc0;  1 drivers
v0x600001710510_0 .net "a", 3 0, L_0x600001470280;  1 drivers
v0x6000017105a0_0 .net "b", 3 0, L_0x600001470320;  1 drivers
v0x600001710630_0 .net "c_in", 0 0, L_0x1380b35c8;  1 drivers
v0x6000017106c0_0 .net "carries", 3 0, L_0x600001476f80;  1 drivers
v0x600001710750_0 .net "cout", 0 0, L_0x6000014701e0;  1 drivers
v0x6000017107e0_0 .net "g", 3 0, L_0x600001476580;  1 drivers
v0x600001710870_0 .net "ovfl", 0 0, L_0x600000e95260;  1 drivers
v0x600001710900_0 .net "p", 3 0, L_0x600001475fe0;  1 drivers
v0x600001710990_0 .net "sum", 3 0, L_0x600001477e80;  1 drivers
L_0x600001475c20 .part L_0x600001470280, 0, 1;
L_0x600001475cc0 .part L_0x600001470320, 0, 1;
L_0x600001475d60 .part L_0x600001470280, 1, 1;
L_0x600001475e00 .part L_0x600001470320, 1, 1;
L_0x600001475ea0 .part L_0x600001470280, 2, 1;
L_0x600001475f40 .part L_0x600001470320, 2, 1;
L_0x600001475fe0 .concat8 [ 1 1 1 1], L_0x600000eabb10, L_0x600000eabb80, L_0x600000eabbf0, L_0x600000eabc60;
L_0x600001476080 .part L_0x600001470280, 3, 1;
L_0x600001476120 .part L_0x600001470320, 3, 1;
L_0x6000014761c0 .part L_0x600001470280, 0, 1;
L_0x600001476260 .part L_0x600001470320, 0, 1;
L_0x600001476300 .part L_0x600001470280, 1, 1;
L_0x6000014763a0 .part L_0x600001470320, 1, 1;
L_0x600001476440 .part L_0x600001470280, 2, 1;
L_0x6000014764e0 .part L_0x600001470320, 2, 1;
L_0x600001476580 .concat8 [ 1 1 1 1], L_0x600000eabcd0, L_0x600000eabdb0, L_0x600000eabd40, L_0x600000eabe20;
L_0x600001476620 .part L_0x600001470280, 3, 1;
L_0x6000014766c0 .part L_0x600001470320, 3, 1;
L_0x600001476760 .part L_0x600001476580, 0, 1;
L_0x6000014768a0 .part L_0x600001475fe0, 0, 1;
L_0x600001476940 .part L_0x600001476580, 1, 1;
L_0x600001476800 .part L_0x600001475fe0, 1, 1;
L_0x6000014769e0 .part L_0x600001476580, 0, 1;
L_0x600001476a80 .part L_0x600001475fe0, 0, 1;
L_0x600001476b20 .part L_0x600001476580, 2, 1;
L_0x600001476bc0 .part L_0x600001475fe0, 2, 1;
L_0x600001476c60 .part L_0x600001476580, 1, 1;
L_0x600001476d00 .part L_0x600001475fe0, 1, 1;
L_0x600001476da0 .part L_0x600001476580, 0, 1;
L_0x600001476e40 .part L_0x600001475fe0, 0, 1;
L_0x600001476f80 .concat8 [ 1 1 1 1], L_0x600000eabf00, L_0x600000e94150, L_0x600000e94380, L_0x600000e94700;
L_0x600001477020 .part L_0x600001476580, 3, 1;
L_0x6000014770c0 .part L_0x600001475fe0, 3, 1;
L_0x600001477160 .part L_0x600001476580, 2, 1;
L_0x600001477200 .part L_0x600001475fe0, 2, 1;
L_0x6000014772a0 .part L_0x600001476580, 1, 1;
L_0x600001476ee0 .part L_0x600001475fe0, 1, 1;
L_0x600001477340 .part L_0x600001476580, 0, 1;
L_0x6000014773e0 .part L_0x600001475fe0, 0, 1;
L_0x600001477480 .part L_0x600001475fe0, 0, 1;
L_0x600001477520 .part L_0x600001475fe0, 1, 1;
L_0x6000014775c0 .part L_0x600001475fe0, 2, 1;
L_0x600001477660 .part L_0x600001475fe0, 3, 1;
L_0x600001477700 .part L_0x600001476f80, 3, 1;
L_0x6000014777a0 .part L_0x600001470280, 0, 1;
L_0x600001477840 .part L_0x600001470320, 0, 1;
L_0x6000014778e0 .part L_0x600001470280, 1, 1;
L_0x600001477980 .part L_0x600001470320, 1, 1;
L_0x600001477a20 .part L_0x600001476f80, 0, 1;
L_0x600001477ac0 .part L_0x600001470280, 2, 1;
L_0x600001477b60 .part L_0x600001470320, 2, 1;
L_0x600001477c00 .part L_0x600001476f80, 1, 1;
L_0x600001477ca0 .part L_0x600001470280, 3, 1;
L_0x600001477d40 .part L_0x600001470320, 3, 1;
L_0x600001477de0 .part L_0x600001476f80, 2, 1;
L_0x600001477e80 .concat8 [ 1 1 1 1], L_0x600000e94a10, L_0x600000e94c40, L_0x600000e94e70, L_0x600000e950a0;
L_0x600001477f20 .part L_0x600001470320, 3, 1;
L_0x600001470000 .part L_0x600001470280, 3, 1;
L_0x6000014700a0 .part L_0x600001477e80, 3, 1;
L_0x600001470140 .part L_0x600001470280, 3, 1;
L_0x6000014701e0 .part L_0x600001476f80, 3, 1;
S_0x144e79ed0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e7a7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e948c0 .functor XOR 1, L_0x6000014777a0, L_0x600001477840, C4<0>, C4<0>;
L_0x600000e94930 .functor AND 1, L_0x6000014777a0, L_0x600001477840, C4<1>, C4<1>;
L_0x600000e949a0 .functor AND 1, L_0x600000e948c0, L_0x1380b35c8, C4<1>, C4<1>;
L_0x600000e94a10 .functor XOR 1, L_0x600000e948c0, L_0x1380b35c8, C4<0>, C4<0>;
L_0x600000e94a80 .functor OR 1, L_0x600000e94930, L_0x600000e949a0, C4<0>, C4<0>;
v0x6000017146c0_0 .net "a", 0 0, L_0x6000014777a0;  1 drivers
v0x600001714750_0 .net "b", 0 0, L_0x600001477840;  1 drivers
v0x6000017147e0_0 .net "c_in", 0 0, L_0x1380b35c8;  alias, 1 drivers
v0x600001714870_0 .net "c_out", 0 0, L_0x600000e94a80;  1 drivers
v0x600001714900_0 .net "c_out_2part", 0 0, L_0x600000e949a0;  1 drivers
v0x600001714990_0 .net "g", 0 0, L_0x600000e94930;  1 drivers
v0x600001714a20_0 .net "p", 0 0, L_0x600000e948c0;  1 drivers
v0x600001714ab0_0 .net "sum", 0 0, L_0x600000e94a10;  1 drivers
S_0x144e7a040 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e7a7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e94af0 .functor XOR 1, L_0x6000014778e0, L_0x600001477980, C4<0>, C4<0>;
L_0x600000e94b60 .functor AND 1, L_0x6000014778e0, L_0x600001477980, C4<1>, C4<1>;
L_0x600000e94bd0 .functor AND 1, L_0x600000e94af0, L_0x600001477a20, C4<1>, C4<1>;
L_0x600000e94c40 .functor XOR 1, L_0x600000e94af0, L_0x600001477a20, C4<0>, C4<0>;
L_0x600000e94cb0 .functor OR 1, L_0x600000e94b60, L_0x600000e94bd0, C4<0>, C4<0>;
v0x600001714b40_0 .net "a", 0 0, L_0x6000014778e0;  1 drivers
v0x600001714bd0_0 .net "b", 0 0, L_0x600001477980;  1 drivers
v0x600001714c60_0 .net "c_in", 0 0, L_0x600001477a20;  1 drivers
v0x600001714cf0_0 .net "c_out", 0 0, L_0x600000e94cb0;  1 drivers
v0x600001714d80_0 .net "c_out_2part", 0 0, L_0x600000e94bd0;  1 drivers
v0x600001714e10_0 .net "g", 0 0, L_0x600000e94b60;  1 drivers
v0x600001714ea0_0 .net "p", 0 0, L_0x600000e94af0;  1 drivers
v0x600001714f30_0 .net "sum", 0 0, L_0x600000e94c40;  1 drivers
S_0x144e74590 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e7a7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e94d20 .functor XOR 1, L_0x600001477ac0, L_0x600001477b60, C4<0>, C4<0>;
L_0x600000e94d90 .functor AND 1, L_0x600001477ac0, L_0x600001477b60, C4<1>, C4<1>;
L_0x600000e94e00 .functor AND 1, L_0x600000e94d20, L_0x600001477c00, C4<1>, C4<1>;
L_0x600000e94e70 .functor XOR 1, L_0x600000e94d20, L_0x600001477c00, C4<0>, C4<0>;
L_0x600000e94ee0 .functor OR 1, L_0x600000e94d90, L_0x600000e94e00, C4<0>, C4<0>;
v0x600001714fc0_0 .net "a", 0 0, L_0x600001477ac0;  1 drivers
v0x600001715050_0 .net "b", 0 0, L_0x600001477b60;  1 drivers
v0x6000017150e0_0 .net "c_in", 0 0, L_0x600001477c00;  1 drivers
v0x600001715170_0 .net "c_out", 0 0, L_0x600000e94ee0;  1 drivers
v0x600001715200_0 .net "c_out_2part", 0 0, L_0x600000e94e00;  1 drivers
v0x600001715290_0 .net "g", 0 0, L_0x600000e94d90;  1 drivers
v0x600001715320_0 .net "p", 0 0, L_0x600000e94d20;  1 drivers
v0x6000017153b0_0 .net "sum", 0 0, L_0x600000e94e70;  1 drivers
S_0x144e74700 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e7a7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e94f50 .functor XOR 1, L_0x600001477ca0, L_0x600001477d40, C4<0>, C4<0>;
L_0x600000e94fc0 .functor AND 1, L_0x600001477ca0, L_0x600001477d40, C4<1>, C4<1>;
L_0x600000e95030 .functor AND 1, L_0x600000e94f50, L_0x600001477de0, C4<1>, C4<1>;
L_0x600000e950a0 .functor XOR 1, L_0x600000e94f50, L_0x600001477de0, C4<0>, C4<0>;
L_0x600000e95110 .functor OR 1, L_0x600000e94fc0, L_0x600000e95030, C4<0>, C4<0>;
v0x600001715440_0 .net "a", 0 0, L_0x600001477ca0;  1 drivers
v0x6000017154d0_0 .net "b", 0 0, L_0x600001477d40;  1 drivers
v0x600001715560_0 .net "c_in", 0 0, L_0x600001477de0;  1 drivers
v0x6000017155f0_0 .net "c_out", 0 0, L_0x600000e95110;  1 drivers
v0x600001715680_0 .net "c_out_2part", 0 0, L_0x600000e95030;  1 drivers
v0x600001715710_0 .net "g", 0 0, L_0x600000e94fc0;  1 drivers
v0x6000017157a0_0 .net "p", 0 0, L_0x600000e94f50;  1 drivers
v0x600001715830_0 .net "sum", 0 0, L_0x600000e950a0;  1 drivers
S_0x144e79760 .scope module, "idut4" "CLA_adder_4" 8 28, 6 1 0, S_0x144e6b950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000e952d0 .functor OR 1, L_0x6000014703c0, L_0x600001470460, C4<0>, C4<0>;
L_0x600000e95340 .functor OR 1, L_0x600001470500, L_0x6000014705a0, C4<0>, C4<0>;
L_0x600000e953b0 .functor OR 1, L_0x600001470640, L_0x6000014706e0, C4<0>, C4<0>;
L_0x600000e95420 .functor OR 1, L_0x600001470820, L_0x6000014708c0, C4<0>, C4<0>;
L_0x600000e95490 .functor AND 1, L_0x600001470960, L_0x600001470a00, C4<1>, C4<1>;
L_0x600000e95570 .functor AND 1, L_0x600001470aa0, L_0x600001470b40, C4<1>, C4<1>;
L_0x600000e95500 .functor AND 1, L_0x600001470be0, L_0x600001470c80, C4<1>, C4<1>;
L_0x600000e955e0 .functor AND 1, L_0x600001470dc0, L_0x600001470e60, C4<1>, C4<1>;
L_0x1380b3610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000e95650 .functor AND 1, L_0x600001471040, L_0x1380b3610, C4<1>, C4<1>;
L_0x600000e956c0 .functor OR 1, L_0x600001470f00, L_0x600000e95650, C4<0>, C4<0>;
L_0x600000e95730 .functor AND 1, L_0x600001471220, L_0x1380b3610, C4<1>, C4<1>;
L_0x600000e957a0 .functor OR 1, L_0x600001471180, L_0x600000e95730, C4<0>, C4<0>;
L_0x600000e95810 .functor AND 1, L_0x600001470fa0, L_0x600000e957a0, C4<1>, C4<1>;
L_0x600000e958f0 .functor OR 1, L_0x6000014710e0, L_0x600000e95810, C4<0>, C4<0>;
L_0x600000e95960 .functor AND 1, L_0x600001471360, L_0x600001471400, C4<1>, C4<1>;
L_0x600000e95880 .functor AND 1, L_0x6000014715e0, L_0x1380b3610, C4<1>, C4<1>;
L_0x600000e959d0 .functor OR 1, L_0x600001471540, L_0x600000e95880, C4<0>, C4<0>;
L_0x600000e95a40 .functor AND 1, L_0x6000014714a0, L_0x600000e959d0, C4<1>, C4<1>;
L_0x600000e95ab0 .functor OR 1, L_0x600000e95960, L_0x600000e95a40, C4<0>, C4<0>;
L_0x600000e95b20 .functor OR 1, L_0x6000014712c0, L_0x600000e95ab0, C4<0>, C4<0>;
L_0x600000e95b90 .functor AND 1, L_0x6000014719a0, L_0x600001471a40, C4<1>, C4<1>;
L_0x600000e95c00 .functor AND 1, L_0x600001471b80, L_0x1380b3610, C4<1>, C4<1>;
L_0x600000e95c70 .functor OR 1, L_0x600001471ae0, L_0x600000e95c00, C4<0>, C4<0>;
L_0x600000e95ce0 .functor AND 1, L_0x600001471680, L_0x600000e95c70, C4<1>, C4<1>;
L_0x600000e95d50 .functor OR 1, L_0x600000e95b90, L_0x600000e95ce0, C4<0>, C4<0>;
L_0x600000e95dc0 .functor OR 1, L_0x600001471900, L_0x600000e95d50, C4<0>, C4<0>;
L_0x600000e95e30 .functor AND 1, L_0x600001471860, L_0x600000e95dc0, C4<1>, C4<1>;
L_0x600000e95ea0 .functor OR 1, L_0x6000014717c0, L_0x600000e95e30, C4<0>, C4<0>;
L_0x600000e95f10 .functor AND 1, L_0x600001471c20, L_0x600001471cc0, C4<1>, C4<1>;
L_0x600000e95f80 .functor AND 1, L_0x600000e95f10, L_0x600001471d60, C4<1>, C4<1>;
L_0x600000e95ff0 .functor AND 1, L_0x600000e95f80, L_0x600001471e00, C4<1>, C4<1>;
L_0x600000e96920 .functor XNOR 1, L_0x6000014726c0, L_0x600001472760, C4<0>, C4<0>;
L_0x600000e96990 .functor XOR 1, L_0x600001472800, L_0x6000014728a0, C4<0>, C4<0>;
L_0x600000e96a00 .functor AND 1, L_0x600000e96920, L_0x600000e96990, C4<1>, C4<1>;
v0x600001711c20_0 .net "TG", 0 0, L_0x600001471ea0;  1 drivers
v0x600001711cb0_0 .net "TP", 0 0, L_0x600000e95ff0;  1 drivers
v0x600001711d40_0 .net *"_ivl_101", 0 0, L_0x600001471400;  1 drivers
v0x600001711dd0_0 .net *"_ivl_102", 0 0, L_0x600000e95960;  1 drivers
v0x600001711e60_0 .net *"_ivl_105", 0 0, L_0x6000014714a0;  1 drivers
v0x600001711ef0_0 .net *"_ivl_107", 0 0, L_0x600001471540;  1 drivers
v0x600001711f80_0 .net *"_ivl_109", 0 0, L_0x6000014715e0;  1 drivers
v0x600001712010_0 .net *"_ivl_11", 0 0, L_0x600001470500;  1 drivers
v0x6000017120a0_0 .net *"_ivl_110", 0 0, L_0x600000e95880;  1 drivers
v0x600001712130_0 .net *"_ivl_112", 0 0, L_0x600000e959d0;  1 drivers
v0x6000017121c0_0 .net *"_ivl_114", 0 0, L_0x600000e95a40;  1 drivers
v0x600001712250_0 .net *"_ivl_116", 0 0, L_0x600000e95ab0;  1 drivers
v0x6000017122e0_0 .net *"_ivl_118", 0 0, L_0x600000e95b20;  1 drivers
v0x600001712370_0 .net *"_ivl_124", 0 0, L_0x6000014717c0;  1 drivers
v0x600001712400_0 .net *"_ivl_126", 0 0, L_0x600001471860;  1 drivers
v0x600001712490_0 .net *"_ivl_128", 0 0, L_0x600001471900;  1 drivers
v0x600001712520_0 .net *"_ivl_13", 0 0, L_0x6000014705a0;  1 drivers
v0x6000017125b0_0 .net *"_ivl_130", 0 0, L_0x6000014719a0;  1 drivers
v0x600001712640_0 .net *"_ivl_132", 0 0, L_0x600001471a40;  1 drivers
v0x6000017126d0_0 .net *"_ivl_133", 0 0, L_0x600000e95b90;  1 drivers
v0x600001712760_0 .net *"_ivl_136", 0 0, L_0x600001471680;  1 drivers
v0x6000017127f0_0 .net *"_ivl_138", 0 0, L_0x600001471ae0;  1 drivers
v0x600001712880_0 .net *"_ivl_14", 0 0, L_0x600000e95340;  1 drivers
v0x600001712910_0 .net *"_ivl_140", 0 0, L_0x600001471b80;  1 drivers
v0x6000017129a0_0 .net *"_ivl_141", 0 0, L_0x600000e95c00;  1 drivers
v0x600001712a30_0 .net *"_ivl_143", 0 0, L_0x600000e95c70;  1 drivers
v0x600001712ac0_0 .net *"_ivl_145", 0 0, L_0x600000e95ce0;  1 drivers
v0x600001712b50_0 .net *"_ivl_147", 0 0, L_0x600000e95d50;  1 drivers
v0x600001712be0_0 .net *"_ivl_149", 0 0, L_0x600000e95dc0;  1 drivers
v0x600001712c70_0 .net *"_ivl_151", 0 0, L_0x600000e95e30;  1 drivers
v0x600001712d00_0 .net *"_ivl_153", 0 0, L_0x600000e95ea0;  1 drivers
v0x600001712d90_0 .net *"_ivl_156", 0 0, L_0x600001471c20;  1 drivers
v0x600001712e20_0 .net *"_ivl_158", 0 0, L_0x600001471cc0;  1 drivers
v0x600001712eb0_0 .net *"_ivl_159", 0 0, L_0x600000e95f10;  1 drivers
v0x600001712f40_0 .net *"_ivl_162", 0 0, L_0x600001471d60;  1 drivers
v0x600001712fd0_0 .net *"_ivl_163", 0 0, L_0x600000e95f80;  1 drivers
v0x600001713060_0 .net *"_ivl_166", 0 0, L_0x600001471e00;  1 drivers
v0x6000017130f0_0 .net *"_ivl_19", 0 0, L_0x600001470640;  1 drivers
v0x600001713180_0 .net *"_ivl_203", 0 0, L_0x6000014726c0;  1 drivers
v0x600001713210_0 .net *"_ivl_205", 0 0, L_0x600001472760;  1 drivers
v0x6000017132a0_0 .net *"_ivl_206", 0 0, L_0x600000e96920;  1 drivers
v0x600001713330_0 .net *"_ivl_209", 0 0, L_0x600001472800;  1 drivers
v0x6000017133c0_0 .net *"_ivl_21", 0 0, L_0x6000014706e0;  1 drivers
v0x600001713450_0 .net *"_ivl_211", 0 0, L_0x6000014728a0;  1 drivers
v0x6000017134e0_0 .net *"_ivl_212", 0 0, L_0x600000e96990;  1 drivers
v0x600001713570_0 .net *"_ivl_22", 0 0, L_0x600000e953b0;  1 drivers
v0x600001713600_0 .net *"_ivl_28", 0 0, L_0x600001470820;  1 drivers
v0x600001713690_0 .net *"_ivl_3", 0 0, L_0x6000014703c0;  1 drivers
v0x600001713720_0 .net *"_ivl_30", 0 0, L_0x6000014708c0;  1 drivers
v0x6000017137b0_0 .net *"_ivl_31", 0 0, L_0x600000e95420;  1 drivers
v0x600001713840_0 .net *"_ivl_36", 0 0, L_0x600001470960;  1 drivers
v0x6000017138d0_0 .net *"_ivl_38", 0 0, L_0x600001470a00;  1 drivers
v0x600001713960_0 .net *"_ivl_39", 0 0, L_0x600000e95490;  1 drivers
v0x6000017139f0_0 .net *"_ivl_44", 0 0, L_0x600001470aa0;  1 drivers
v0x600001713a80_0 .net *"_ivl_46", 0 0, L_0x600001470b40;  1 drivers
v0x600001713b10_0 .net *"_ivl_47", 0 0, L_0x600000e95570;  1 drivers
v0x600001713ba0_0 .net *"_ivl_5", 0 0, L_0x600001470460;  1 drivers
v0x600001713c30_0 .net *"_ivl_52", 0 0, L_0x600001470be0;  1 drivers
v0x600001713cc0_0 .net *"_ivl_54", 0 0, L_0x600001470c80;  1 drivers
v0x600001713d50_0 .net *"_ivl_55", 0 0, L_0x600000e95500;  1 drivers
v0x600001713de0_0 .net *"_ivl_6", 0 0, L_0x600000e952d0;  1 drivers
v0x600001713e70_0 .net *"_ivl_61", 0 0, L_0x600001470dc0;  1 drivers
v0x600001713f00_0 .net *"_ivl_63", 0 0, L_0x600001470e60;  1 drivers
v0x60000171c000_0 .net *"_ivl_64", 0 0, L_0x600000e955e0;  1 drivers
v0x60000171c090_0 .net *"_ivl_69", 0 0, L_0x600001470f00;  1 drivers
v0x60000171c120_0 .net *"_ivl_71", 0 0, L_0x600001471040;  1 drivers
v0x60000171c1b0_0 .net *"_ivl_72", 0 0, L_0x600000e95650;  1 drivers
v0x60000171c240_0 .net *"_ivl_74", 0 0, L_0x600000e956c0;  1 drivers
v0x60000171c2d0_0 .net *"_ivl_79", 0 0, L_0x6000014710e0;  1 drivers
v0x60000171c360_0 .net *"_ivl_81", 0 0, L_0x600001470fa0;  1 drivers
v0x60000171c3f0_0 .net *"_ivl_83", 0 0, L_0x600001471180;  1 drivers
v0x60000171c480_0 .net *"_ivl_85", 0 0, L_0x600001471220;  1 drivers
v0x60000171c510_0 .net *"_ivl_86", 0 0, L_0x600000e95730;  1 drivers
v0x60000171c5a0_0 .net *"_ivl_88", 0 0, L_0x600000e957a0;  1 drivers
v0x60000171c630_0 .net *"_ivl_90", 0 0, L_0x600000e95810;  1 drivers
v0x60000171c6c0_0 .net *"_ivl_92", 0 0, L_0x600000e958f0;  1 drivers
v0x60000171c750_0 .net *"_ivl_97", 0 0, L_0x6000014712c0;  1 drivers
v0x60000171c7e0_0 .net *"_ivl_99", 0 0, L_0x600001471360;  1 drivers
v0x60000171c870_0 .net "a", 3 0, L_0x6000014729e0;  1 drivers
v0x60000171c900_0 .net "b", 3 0, L_0x600001472a80;  1 drivers
v0x60000171c990_0 .net "c_in", 0 0, L_0x1380b3610;  1 drivers
v0x60000171ca20_0 .net "carries", 3 0, L_0x600001471720;  1 drivers
v0x60000171cab0_0 .net "cout", 0 0, L_0x600001472940;  1 drivers
v0x60000171cb40_0 .net "g", 3 0, L_0x600001470d20;  1 drivers
v0x60000171cbd0_0 .net "ovfl", 0 0, L_0x600000e96a00;  1 drivers
v0x60000171cc60_0 .net "p", 3 0, L_0x600001470780;  1 drivers
v0x60000171ccf0_0 .net "sum", 3 0, L_0x600001472620;  1 drivers
L_0x6000014703c0 .part L_0x6000014729e0, 0, 1;
L_0x600001470460 .part L_0x600001472a80, 0, 1;
L_0x600001470500 .part L_0x6000014729e0, 1, 1;
L_0x6000014705a0 .part L_0x600001472a80, 1, 1;
L_0x600001470640 .part L_0x6000014729e0, 2, 1;
L_0x6000014706e0 .part L_0x600001472a80, 2, 1;
L_0x600001470780 .concat8 [ 1 1 1 1], L_0x600000e952d0, L_0x600000e95340, L_0x600000e953b0, L_0x600000e95420;
L_0x600001470820 .part L_0x6000014729e0, 3, 1;
L_0x6000014708c0 .part L_0x600001472a80, 3, 1;
L_0x600001470960 .part L_0x6000014729e0, 0, 1;
L_0x600001470a00 .part L_0x600001472a80, 0, 1;
L_0x600001470aa0 .part L_0x6000014729e0, 1, 1;
L_0x600001470b40 .part L_0x600001472a80, 1, 1;
L_0x600001470be0 .part L_0x6000014729e0, 2, 1;
L_0x600001470c80 .part L_0x600001472a80, 2, 1;
L_0x600001470d20 .concat8 [ 1 1 1 1], L_0x600000e95490, L_0x600000e95570, L_0x600000e95500, L_0x600000e955e0;
L_0x600001470dc0 .part L_0x6000014729e0, 3, 1;
L_0x600001470e60 .part L_0x600001472a80, 3, 1;
L_0x600001470f00 .part L_0x600001470d20, 0, 1;
L_0x600001471040 .part L_0x600001470780, 0, 1;
L_0x6000014710e0 .part L_0x600001470d20, 1, 1;
L_0x600001470fa0 .part L_0x600001470780, 1, 1;
L_0x600001471180 .part L_0x600001470d20, 0, 1;
L_0x600001471220 .part L_0x600001470780, 0, 1;
L_0x6000014712c0 .part L_0x600001470d20, 2, 1;
L_0x600001471360 .part L_0x600001470780, 2, 1;
L_0x600001471400 .part L_0x600001470d20, 1, 1;
L_0x6000014714a0 .part L_0x600001470780, 1, 1;
L_0x600001471540 .part L_0x600001470d20, 0, 1;
L_0x6000014715e0 .part L_0x600001470780, 0, 1;
L_0x600001471720 .concat8 [ 1 1 1 1], L_0x600000e956c0, L_0x600000e958f0, L_0x600000e95b20, L_0x600000e95ea0;
L_0x6000014717c0 .part L_0x600001470d20, 3, 1;
L_0x600001471860 .part L_0x600001470780, 3, 1;
L_0x600001471900 .part L_0x600001470d20, 2, 1;
L_0x6000014719a0 .part L_0x600001470780, 2, 1;
L_0x600001471a40 .part L_0x600001470d20, 1, 1;
L_0x600001471680 .part L_0x600001470780, 1, 1;
L_0x600001471ae0 .part L_0x600001470d20, 0, 1;
L_0x600001471b80 .part L_0x600001470780, 0, 1;
L_0x600001471c20 .part L_0x600001470780, 0, 1;
L_0x600001471cc0 .part L_0x600001470780, 1, 1;
L_0x600001471d60 .part L_0x600001470780, 2, 1;
L_0x600001471e00 .part L_0x600001470780, 3, 1;
L_0x600001471ea0 .part L_0x600001471720, 3, 1;
L_0x600001471f40 .part L_0x6000014729e0, 0, 1;
L_0x600001471fe0 .part L_0x600001472a80, 0, 1;
L_0x600001472080 .part L_0x6000014729e0, 1, 1;
L_0x600001472120 .part L_0x600001472a80, 1, 1;
L_0x6000014721c0 .part L_0x600001471720, 0, 1;
L_0x600001472260 .part L_0x6000014729e0, 2, 1;
L_0x600001472300 .part L_0x600001472a80, 2, 1;
L_0x6000014723a0 .part L_0x600001471720, 1, 1;
L_0x600001472440 .part L_0x6000014729e0, 3, 1;
L_0x6000014724e0 .part L_0x600001472a80, 3, 1;
L_0x600001472580 .part L_0x600001471720, 2, 1;
L_0x600001472620 .concat8 [ 1 1 1 1], L_0x600000e961b0, L_0x600000e963e0, L_0x600000e96610, L_0x600000e96840;
L_0x6000014726c0 .part L_0x600001472a80, 3, 1;
L_0x600001472760 .part L_0x6000014729e0, 3, 1;
L_0x600001472800 .part L_0x600001472620, 3, 1;
L_0x6000014728a0 .part L_0x6000014729e0, 3, 1;
L_0x600001472940 .part L_0x600001471720, 3, 1;
S_0x144e798d0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e79760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e96060 .functor XOR 1, L_0x600001471f40, L_0x600001471fe0, C4<0>, C4<0>;
L_0x600000e960d0 .functor AND 1, L_0x600001471f40, L_0x600001471fe0, C4<1>, C4<1>;
L_0x600000e96140 .functor AND 1, L_0x600000e96060, L_0x1380b3610, C4<1>, C4<1>;
L_0x600000e961b0 .functor XOR 1, L_0x600000e96060, L_0x1380b3610, C4<0>, C4<0>;
L_0x600000e96220 .functor OR 1, L_0x600000e960d0, L_0x600000e96140, C4<0>, C4<0>;
v0x600001710a20_0 .net "a", 0 0, L_0x600001471f40;  1 drivers
v0x600001710ab0_0 .net "b", 0 0, L_0x600001471fe0;  1 drivers
v0x600001710b40_0 .net "c_in", 0 0, L_0x1380b3610;  alias, 1 drivers
v0x600001710bd0_0 .net "c_out", 0 0, L_0x600000e96220;  1 drivers
v0x600001710c60_0 .net "c_out_2part", 0 0, L_0x600000e96140;  1 drivers
v0x600001710cf0_0 .net "g", 0 0, L_0x600000e960d0;  1 drivers
v0x600001710d80_0 .net "p", 0 0, L_0x600000e96060;  1 drivers
v0x600001710e10_0 .net "sum", 0 0, L_0x600000e961b0;  1 drivers
S_0x144e78ff0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e79760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e96290 .functor XOR 1, L_0x600001472080, L_0x600001472120, C4<0>, C4<0>;
L_0x600000e96300 .functor AND 1, L_0x600001472080, L_0x600001472120, C4<1>, C4<1>;
L_0x600000e96370 .functor AND 1, L_0x600000e96290, L_0x6000014721c0, C4<1>, C4<1>;
L_0x600000e963e0 .functor XOR 1, L_0x600000e96290, L_0x6000014721c0, C4<0>, C4<0>;
L_0x600000e96450 .functor OR 1, L_0x600000e96300, L_0x600000e96370, C4<0>, C4<0>;
v0x600001710ea0_0 .net "a", 0 0, L_0x600001472080;  1 drivers
v0x600001710f30_0 .net "b", 0 0, L_0x600001472120;  1 drivers
v0x600001710fc0_0 .net "c_in", 0 0, L_0x6000014721c0;  1 drivers
v0x600001711050_0 .net "c_out", 0 0, L_0x600000e96450;  1 drivers
v0x6000017110e0_0 .net "c_out_2part", 0 0, L_0x600000e96370;  1 drivers
v0x600001711170_0 .net "g", 0 0, L_0x600000e96300;  1 drivers
v0x600001711200_0 .net "p", 0 0, L_0x600000e96290;  1 drivers
v0x600001711290_0 .net "sum", 0 0, L_0x600000e963e0;  1 drivers
S_0x144e79160 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e79760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e964c0 .functor XOR 1, L_0x600001472260, L_0x600001472300, C4<0>, C4<0>;
L_0x600000e96530 .functor AND 1, L_0x600001472260, L_0x600001472300, C4<1>, C4<1>;
L_0x600000e965a0 .functor AND 1, L_0x600000e964c0, L_0x6000014723a0, C4<1>, C4<1>;
L_0x600000e96610 .functor XOR 1, L_0x600000e964c0, L_0x6000014723a0, C4<0>, C4<0>;
L_0x600000e96680 .functor OR 1, L_0x600000e96530, L_0x600000e965a0, C4<0>, C4<0>;
v0x600001711320_0 .net "a", 0 0, L_0x600001472260;  1 drivers
v0x6000017113b0_0 .net "b", 0 0, L_0x600001472300;  1 drivers
v0x600001711440_0 .net "c_in", 0 0, L_0x6000014723a0;  1 drivers
v0x6000017114d0_0 .net "c_out", 0 0, L_0x600000e96680;  1 drivers
v0x600001711560_0 .net "c_out_2part", 0 0, L_0x600000e965a0;  1 drivers
v0x6000017115f0_0 .net "g", 0 0, L_0x600000e96530;  1 drivers
v0x600001711680_0 .net "p", 0 0, L_0x600000e964c0;  1 drivers
v0x600001711710_0 .net "sum", 0 0, L_0x600000e96610;  1 drivers
S_0x144e78880 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e79760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000e966f0 .functor XOR 1, L_0x600001472440, L_0x6000014724e0, C4<0>, C4<0>;
L_0x600000e96760 .functor AND 1, L_0x600001472440, L_0x6000014724e0, C4<1>, C4<1>;
L_0x600000e967d0 .functor AND 1, L_0x600000e966f0, L_0x600001472580, C4<1>, C4<1>;
L_0x600000e96840 .functor XOR 1, L_0x600000e966f0, L_0x600001472580, C4<0>, C4<0>;
L_0x600000e968b0 .functor OR 1, L_0x600000e96760, L_0x600000e967d0, C4<0>, C4<0>;
v0x6000017117a0_0 .net "a", 0 0, L_0x600001472440;  1 drivers
v0x600001711830_0 .net "b", 0 0, L_0x6000014724e0;  1 drivers
v0x6000017118c0_0 .net "c_in", 0 0, L_0x600001472580;  1 drivers
v0x600001711950_0 .net "c_out", 0 0, L_0x600000e968b0;  1 drivers
v0x6000017119e0_0 .net "c_out_2part", 0 0, L_0x600000e967d0;  1 drivers
v0x600001711a70_0 .net "g", 0 0, L_0x600000e96760;  1 drivers
v0x600001711b00_0 .net "p", 0 0, L_0x600000e966f0;  1 drivers
v0x600001711b90_0 .net "sum", 0 0, L_0x600000e96840;  1 drivers
S_0x144e78110 .scope module, "red_dut" "red" 4 21, 9 1 0, S_0x144e37410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "sumfinal";
L_0x600000ea13b0 .functor XOR 1, L_0x6000014840a0, L_0x600001484140, C4<0>, C4<0>;
L_0x600000ea1420 .functor XOR 1, L_0x600000ea13b0, L_0x60000149bde0, C4<0>, C4<0>;
L_0x600000eac460 .functor XOR 1, L_0x600001481220, L_0x6000014812c0, C4<0>, C4<0>;
L_0x600000eac4d0 .functor XOR 1, L_0x600000eac460, L_0x600001480fa0, C4<0>, C4<0>;
v0x6000016f38d0_0 .net *"_ivl_18", 0 0, L_0x6000014840a0;  1 drivers
v0x6000016f3960_0 .net *"_ivl_20", 0 0, L_0x600001484140;  1 drivers
v0x6000016f39f0_0 .net *"_ivl_21", 0 0, L_0x600000ea13b0;  1 drivers
v0x6000016f3a80_0 .net *"_ivl_23", 0 0, L_0x600000ea1420;  1 drivers
v0x6000016f3b10_0 .net *"_ivl_43", 0 0, L_0x600001481220;  1 drivers
v0x6000016f3ba0_0 .net *"_ivl_45", 0 0, L_0x6000014812c0;  1 drivers
v0x6000016f3c30_0 .net *"_ivl_46", 0 0, L_0x600000eac460;  1 drivers
v0x6000016f3cc0_0 .net *"_ivl_48", 0 0, L_0x600000eac4d0;  1 drivers
v0x6000016f3d50_0 .net *"_ivl_65", 0 0, L_0x600001488820;  1 drivers
v0x6000016f3de0_0 .net *"_ivl_69", 0 0, L_0x600001488a00;  1 drivers
v0x6000016f3e70_0 .net *"_ivl_75", 0 0, L_0x600001488aa0;  1 drivers
v0x6000016f3f00_0 .net *"_ivl_80", 0 0, L_0x600001488be0;  1 drivers
v0x6000016fc000_0 .net *"_ivl_81", 6 0, L_0x600001488c80;  1 drivers
v0x6000016fc090_0 .net "a", 15 0, L_0x6000014c6620;  alias, 1 drivers
v0x6000016fc120_0 .net "b", 15 0, L_0x6000014c66c0;  alias, 1 drivers
v0x6000016fc1b0_0 .net "c1_a", 0 0, L_0x600001499680;  1 drivers
v0x6000016fc240_0 .net "c1_b", 0 0, L_0x600001486760;  1 drivers
v0x6000016fc2d0_0 .net "c1_sf", 0 0, L_0x6000014838e0;  1 drivers
v0x6000016fc360_0 .net "c2_a", 0 0, L_0x60000149bde0;  1 drivers
v0x6000016fc3f0_0 .net "c2_b", 0 0, L_0x600001480fa0;  1 drivers
v0x6000016fc480_0 .net "c2_sf", 0 0, L_0x60000148dfe0;  1 drivers
v0x6000016fc510_0 .net "suma", 8 0, L_0x600001484000;  1 drivers
v0x6000016fc5a0_0 .net "sumb", 8 0, L_0x600001481180;  1 drivers
v0x6000016fc630_0 .net "sumfinal", 15 0, L_0x600001488b40;  alias, 1 drivers
v0x6000016fc6c0_0 .net "temp_s", 3 0, L_0x600001488460;  1 drivers
L_0x600001499720 .part L_0x6000014c6620, 0, 4;
L_0x6000014997c0 .part L_0x6000014c6620, 8, 4;
L_0x60000149be80 .part L_0x6000014c6620, 4, 4;
L_0x60000149bf20 .part L_0x6000014c6620, 12, 4;
L_0x600001484000 .concat8 [ 4 4 1 0], L_0x600001499360, L_0x60000149bac0, L_0x600000ea1420;
L_0x6000014840a0 .part L_0x6000014c6620, 7, 1;
L_0x600001484140 .part L_0x6000014c6620, 15, 1;
L_0x600001486800 .part L_0x6000014c66c0, 0, 4;
L_0x6000014868a0 .part L_0x6000014c66c0, 8, 4;
L_0x600001481040 .part L_0x6000014c66c0, 4, 4;
L_0x6000014810e0 .part L_0x6000014c66c0, 12, 4;
L_0x600001481180 .concat8 [ 4 4 1 0], L_0x600001486440, L_0x600001480c80, L_0x600000eac4d0;
L_0x600001481220 .part L_0x6000014c66c0, 7, 1;
L_0x6000014812c0 .part L_0x6000014c66c0, 15, 1;
L_0x600001483980 .part L_0x600001484000, 0, 4;
L_0x600001483a20 .part L_0x600001481180, 0, 4;
L_0x60000148e080 .part L_0x600001484000, 4, 4;
L_0x60000148e120 .part L_0x600001481180, 4, 4;
L_0x600001488820 .part L_0x600001484000, 8, 1;
L_0x600001488960 .concat [ 1 1 1 1], L_0x600001488820, L_0x600001488820, L_0x600001488820, L_0x600001488820;
L_0x600001488a00 .part L_0x600001481180, 8, 1;
L_0x6000014888c0 .concat [ 1 1 1 1], L_0x600001488a00, L_0x600001488a00, L_0x600001488a00, L_0x600001488a00;
L_0x600001488aa0 .part L_0x600001488460, 0, 1;
L_0x600001488b40 .concat8 [ 4 4 1 7], L_0x6000014835c0, L_0x60000148dcc0, L_0x600001488aa0, L_0x600001488c80;
L_0x600001488be0 .part L_0x600001488460, 1, 1;
LS_0x600001488c80_0_0 .concat [ 1 1 1 1], L_0x600001488be0, L_0x600001488be0, L_0x600001488be0, L_0x600001488be0;
LS_0x600001488c80_0_4 .concat [ 1 1 1 0], L_0x600001488be0, L_0x600001488be0, L_0x600001488be0;
L_0x600001488c80 .concat [ 4 3 0 0], LS_0x600001488c80_0_0, LS_0x600001488c80_0_4;
S_0x144e78280 .scope module, "sa_0" "CLA_adder_4" 9 20, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ea6450 .functor OR 1, L_0x60000149f0c0, L_0x60000149f160, C4<0>, C4<0>;
L_0x600000ea64c0 .functor OR 1, L_0x60000149f200, L_0x60000149f2a0, C4<0>, C4<0>;
L_0x600000ea6530 .functor OR 1, L_0x60000149f340, L_0x60000149f3e0, C4<0>, C4<0>;
L_0x600000ea65a0 .functor OR 1, L_0x60000149f520, L_0x60000149f5c0, C4<0>, C4<0>;
L_0x600000ea6610 .functor AND 1, L_0x60000149f660, L_0x60000149f700, C4<1>, C4<1>;
L_0x600000ea66f0 .functor AND 1, L_0x60000149f7a0, L_0x60000149f840, C4<1>, C4<1>;
L_0x600000ea6680 .functor AND 1, L_0x60000149f8e0, L_0x60000149f980, C4<1>, C4<1>;
L_0x600000ea6760 .functor AND 1, L_0x60000149fac0, L_0x60000149fb60, C4<1>, C4<1>;
L_0x1380b3460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000ea67d0 .functor AND 1, L_0x60000149fd40, L_0x1380b3460, C4<1>, C4<1>;
L_0x600000ea6840 .functor OR 1, L_0x60000149fc00, L_0x600000ea67d0, C4<0>, C4<0>;
L_0x600000ea68b0 .functor AND 1, L_0x60000149ff20, L_0x1380b3460, C4<1>, C4<1>;
L_0x600000ea6920 .functor OR 1, L_0x60000149fe80, L_0x600000ea68b0, C4<0>, C4<0>;
L_0x600000ea6990 .functor AND 1, L_0x60000149fca0, L_0x600000ea6920, C4<1>, C4<1>;
L_0x600000ea6a70 .functor OR 1, L_0x60000149fde0, L_0x600000ea6990, C4<0>, C4<0>;
L_0x600000ea6ae0 .functor AND 1, L_0x6000014980a0, L_0x600001498140, C4<1>, C4<1>;
L_0x600000ea6a00 .functor AND 1, L_0x600001498320, L_0x1380b3460, C4<1>, C4<1>;
L_0x600000ea6b50 .functor OR 1, L_0x600001498280, L_0x600000ea6a00, C4<0>, C4<0>;
L_0x600000ea6bc0 .functor AND 1, L_0x6000014981e0, L_0x600000ea6b50, C4<1>, C4<1>;
L_0x600000ea6c30 .functor OR 1, L_0x600000ea6ae0, L_0x600000ea6bc0, C4<0>, C4<0>;
L_0x600000ea6ca0 .functor OR 1, L_0x600001498000, L_0x600000ea6c30, C4<0>, C4<0>;
L_0x600000ea6d10 .functor AND 1, L_0x6000014986e0, L_0x600001498780, C4<1>, C4<1>;
L_0x600000ea6d80 .functor AND 1, L_0x6000014988c0, L_0x1380b3460, C4<1>, C4<1>;
L_0x600000ea6df0 .functor OR 1, L_0x600001498820, L_0x600000ea6d80, C4<0>, C4<0>;
L_0x600000ea6e60 .functor AND 1, L_0x6000014983c0, L_0x600000ea6df0, C4<1>, C4<1>;
L_0x600000ea6ed0 .functor OR 1, L_0x600000ea6d10, L_0x600000ea6e60, C4<0>, C4<0>;
L_0x600000ea6f40 .functor OR 1, L_0x600001498640, L_0x600000ea6ed0, C4<0>, C4<0>;
L_0x600000ea6fb0 .functor AND 1, L_0x6000014985a0, L_0x600000ea6f40, C4<1>, C4<1>;
L_0x600000ea7020 .functor OR 1, L_0x600001498500, L_0x600000ea6fb0, C4<0>, C4<0>;
L_0x600000ea7090 .functor AND 1, L_0x600001498960, L_0x600001498a00, C4<1>, C4<1>;
L_0x600000ea7100 .functor AND 1, L_0x600000ea7090, L_0x600001498aa0, C4<1>, C4<1>;
L_0x600000ea7170 .functor AND 1, L_0x600000ea7100, L_0x600001498b40, C4<1>, C4<1>;
L_0x600000ea7aa0 .functor XNOR 1, L_0x600001499400, L_0x6000014994a0, C4<0>, C4<0>;
L_0x600000ea7b10 .functor XOR 1, L_0x600001499540, L_0x6000014995e0, C4<0>, C4<0>;
L_0x600000ea7b80 .functor AND 1, L_0x600000ea7aa0, L_0x600000ea7b10, C4<1>, C4<1>;
v0x60000171f330_0 .net "TG", 0 0, L_0x600001498be0;  1 drivers
v0x60000171f3c0_0 .net "TP", 0 0, L_0x600000ea7170;  1 drivers
v0x60000171f450_0 .net *"_ivl_101", 0 0, L_0x600001498140;  1 drivers
v0x60000171f4e0_0 .net *"_ivl_102", 0 0, L_0x600000ea6ae0;  1 drivers
v0x60000171f570_0 .net *"_ivl_105", 0 0, L_0x6000014981e0;  1 drivers
v0x60000171f600_0 .net *"_ivl_107", 0 0, L_0x600001498280;  1 drivers
v0x60000171f690_0 .net *"_ivl_109", 0 0, L_0x600001498320;  1 drivers
v0x60000171f720_0 .net *"_ivl_11", 0 0, L_0x60000149f200;  1 drivers
v0x60000171f7b0_0 .net *"_ivl_110", 0 0, L_0x600000ea6a00;  1 drivers
v0x60000171f840_0 .net *"_ivl_112", 0 0, L_0x600000ea6b50;  1 drivers
v0x60000171f8d0_0 .net *"_ivl_114", 0 0, L_0x600000ea6bc0;  1 drivers
v0x60000171f960_0 .net *"_ivl_116", 0 0, L_0x600000ea6c30;  1 drivers
v0x60000171f9f0_0 .net *"_ivl_118", 0 0, L_0x600000ea6ca0;  1 drivers
v0x60000171fa80_0 .net *"_ivl_124", 0 0, L_0x600001498500;  1 drivers
v0x60000171fb10_0 .net *"_ivl_126", 0 0, L_0x6000014985a0;  1 drivers
v0x60000171fba0_0 .net *"_ivl_128", 0 0, L_0x600001498640;  1 drivers
v0x60000171fc30_0 .net *"_ivl_13", 0 0, L_0x60000149f2a0;  1 drivers
v0x60000171fcc0_0 .net *"_ivl_130", 0 0, L_0x6000014986e0;  1 drivers
v0x60000171fd50_0 .net *"_ivl_132", 0 0, L_0x600001498780;  1 drivers
v0x60000171fde0_0 .net *"_ivl_133", 0 0, L_0x600000ea6d10;  1 drivers
v0x60000171fe70_0 .net *"_ivl_136", 0 0, L_0x6000014983c0;  1 drivers
v0x60000171ff00_0 .net *"_ivl_138", 0 0, L_0x600001498820;  1 drivers
v0x600001718000_0 .net *"_ivl_14", 0 0, L_0x600000ea64c0;  1 drivers
v0x600001718090_0 .net *"_ivl_140", 0 0, L_0x6000014988c0;  1 drivers
v0x600001718120_0 .net *"_ivl_141", 0 0, L_0x600000ea6d80;  1 drivers
v0x6000017181b0_0 .net *"_ivl_143", 0 0, L_0x600000ea6df0;  1 drivers
v0x600001718240_0 .net *"_ivl_145", 0 0, L_0x600000ea6e60;  1 drivers
v0x6000017182d0_0 .net *"_ivl_147", 0 0, L_0x600000ea6ed0;  1 drivers
v0x600001718360_0 .net *"_ivl_149", 0 0, L_0x600000ea6f40;  1 drivers
v0x6000017183f0_0 .net *"_ivl_151", 0 0, L_0x600000ea6fb0;  1 drivers
v0x600001718480_0 .net *"_ivl_153", 0 0, L_0x600000ea7020;  1 drivers
v0x600001718510_0 .net *"_ivl_156", 0 0, L_0x600001498960;  1 drivers
v0x6000017185a0_0 .net *"_ivl_158", 0 0, L_0x600001498a00;  1 drivers
v0x600001718630_0 .net *"_ivl_159", 0 0, L_0x600000ea7090;  1 drivers
v0x6000017186c0_0 .net *"_ivl_162", 0 0, L_0x600001498aa0;  1 drivers
v0x600001718750_0 .net *"_ivl_163", 0 0, L_0x600000ea7100;  1 drivers
v0x6000017187e0_0 .net *"_ivl_166", 0 0, L_0x600001498b40;  1 drivers
v0x600001718870_0 .net *"_ivl_19", 0 0, L_0x60000149f340;  1 drivers
v0x600001718900_0 .net *"_ivl_203", 0 0, L_0x600001499400;  1 drivers
v0x600001718990_0 .net *"_ivl_205", 0 0, L_0x6000014994a0;  1 drivers
v0x600001718a20_0 .net *"_ivl_206", 0 0, L_0x600000ea7aa0;  1 drivers
v0x600001718ab0_0 .net *"_ivl_209", 0 0, L_0x600001499540;  1 drivers
v0x600001718b40_0 .net *"_ivl_21", 0 0, L_0x60000149f3e0;  1 drivers
v0x600001718bd0_0 .net *"_ivl_211", 0 0, L_0x6000014995e0;  1 drivers
v0x600001718c60_0 .net *"_ivl_212", 0 0, L_0x600000ea7b10;  1 drivers
v0x600001718cf0_0 .net *"_ivl_22", 0 0, L_0x600000ea6530;  1 drivers
v0x600001718d80_0 .net *"_ivl_28", 0 0, L_0x60000149f520;  1 drivers
v0x600001718e10_0 .net *"_ivl_3", 0 0, L_0x60000149f0c0;  1 drivers
v0x600001718ea0_0 .net *"_ivl_30", 0 0, L_0x60000149f5c0;  1 drivers
v0x600001718f30_0 .net *"_ivl_31", 0 0, L_0x600000ea65a0;  1 drivers
v0x600001718fc0_0 .net *"_ivl_36", 0 0, L_0x60000149f660;  1 drivers
v0x600001719050_0 .net *"_ivl_38", 0 0, L_0x60000149f700;  1 drivers
v0x6000017190e0_0 .net *"_ivl_39", 0 0, L_0x600000ea6610;  1 drivers
v0x600001719170_0 .net *"_ivl_44", 0 0, L_0x60000149f7a0;  1 drivers
v0x600001719200_0 .net *"_ivl_46", 0 0, L_0x60000149f840;  1 drivers
v0x600001719290_0 .net *"_ivl_47", 0 0, L_0x600000ea66f0;  1 drivers
v0x600001719320_0 .net *"_ivl_5", 0 0, L_0x60000149f160;  1 drivers
v0x6000017193b0_0 .net *"_ivl_52", 0 0, L_0x60000149f8e0;  1 drivers
v0x600001719440_0 .net *"_ivl_54", 0 0, L_0x60000149f980;  1 drivers
v0x6000017194d0_0 .net *"_ivl_55", 0 0, L_0x600000ea6680;  1 drivers
v0x600001719560_0 .net *"_ivl_6", 0 0, L_0x600000ea6450;  1 drivers
v0x6000017195f0_0 .net *"_ivl_61", 0 0, L_0x60000149fac0;  1 drivers
v0x600001719680_0 .net *"_ivl_63", 0 0, L_0x60000149fb60;  1 drivers
v0x600001719710_0 .net *"_ivl_64", 0 0, L_0x600000ea6760;  1 drivers
v0x6000017197a0_0 .net *"_ivl_69", 0 0, L_0x60000149fc00;  1 drivers
v0x600001719830_0 .net *"_ivl_71", 0 0, L_0x60000149fd40;  1 drivers
v0x6000017198c0_0 .net *"_ivl_72", 0 0, L_0x600000ea67d0;  1 drivers
v0x600001719950_0 .net *"_ivl_74", 0 0, L_0x600000ea6840;  1 drivers
v0x6000017199e0_0 .net *"_ivl_79", 0 0, L_0x60000149fde0;  1 drivers
v0x600001719a70_0 .net *"_ivl_81", 0 0, L_0x60000149fca0;  1 drivers
v0x600001719b00_0 .net *"_ivl_83", 0 0, L_0x60000149fe80;  1 drivers
v0x600001719b90_0 .net *"_ivl_85", 0 0, L_0x60000149ff20;  1 drivers
v0x600001719c20_0 .net *"_ivl_86", 0 0, L_0x600000ea68b0;  1 drivers
v0x600001719cb0_0 .net *"_ivl_88", 0 0, L_0x600000ea6920;  1 drivers
v0x600001719d40_0 .net *"_ivl_90", 0 0, L_0x600000ea6990;  1 drivers
v0x600001719dd0_0 .net *"_ivl_92", 0 0, L_0x600000ea6a70;  1 drivers
v0x600001719e60_0 .net *"_ivl_97", 0 0, L_0x600001498000;  1 drivers
v0x600001719ef0_0 .net *"_ivl_99", 0 0, L_0x6000014980a0;  1 drivers
v0x600001719f80_0 .net "a", 3 0, L_0x600001499720;  1 drivers
v0x60000171a010_0 .net "b", 3 0, L_0x6000014997c0;  1 drivers
v0x60000171a0a0_0 .net "c_in", 0 0, L_0x1380b3460;  1 drivers
v0x60000171a130_0 .net "carries", 3 0, L_0x600001498460;  1 drivers
v0x60000171a1c0_0 .net "cout", 0 0, L_0x600001499680;  alias, 1 drivers
v0x60000171a250_0 .net "g", 3 0, L_0x60000149fa20;  1 drivers
v0x60000171a2e0_0 .net "ovfl", 0 0, L_0x600000ea7b80;  1 drivers
v0x60000171a370_0 .net "p", 3 0, L_0x60000149f480;  1 drivers
v0x60000171a400_0 .net "sum", 3 0, L_0x600001499360;  1 drivers
L_0x60000149f0c0 .part L_0x600001499720, 0, 1;
L_0x60000149f160 .part L_0x6000014997c0, 0, 1;
L_0x60000149f200 .part L_0x600001499720, 1, 1;
L_0x60000149f2a0 .part L_0x6000014997c0, 1, 1;
L_0x60000149f340 .part L_0x600001499720, 2, 1;
L_0x60000149f3e0 .part L_0x6000014997c0, 2, 1;
L_0x60000149f480 .concat8 [ 1 1 1 1], L_0x600000ea6450, L_0x600000ea64c0, L_0x600000ea6530, L_0x600000ea65a0;
L_0x60000149f520 .part L_0x600001499720, 3, 1;
L_0x60000149f5c0 .part L_0x6000014997c0, 3, 1;
L_0x60000149f660 .part L_0x600001499720, 0, 1;
L_0x60000149f700 .part L_0x6000014997c0, 0, 1;
L_0x60000149f7a0 .part L_0x600001499720, 1, 1;
L_0x60000149f840 .part L_0x6000014997c0, 1, 1;
L_0x60000149f8e0 .part L_0x600001499720, 2, 1;
L_0x60000149f980 .part L_0x6000014997c0, 2, 1;
L_0x60000149fa20 .concat8 [ 1 1 1 1], L_0x600000ea6610, L_0x600000ea66f0, L_0x600000ea6680, L_0x600000ea6760;
L_0x60000149fac0 .part L_0x600001499720, 3, 1;
L_0x60000149fb60 .part L_0x6000014997c0, 3, 1;
L_0x60000149fc00 .part L_0x60000149fa20, 0, 1;
L_0x60000149fd40 .part L_0x60000149f480, 0, 1;
L_0x60000149fde0 .part L_0x60000149fa20, 1, 1;
L_0x60000149fca0 .part L_0x60000149f480, 1, 1;
L_0x60000149fe80 .part L_0x60000149fa20, 0, 1;
L_0x60000149ff20 .part L_0x60000149f480, 0, 1;
L_0x600001498000 .part L_0x60000149fa20, 2, 1;
L_0x6000014980a0 .part L_0x60000149f480, 2, 1;
L_0x600001498140 .part L_0x60000149fa20, 1, 1;
L_0x6000014981e0 .part L_0x60000149f480, 1, 1;
L_0x600001498280 .part L_0x60000149fa20, 0, 1;
L_0x600001498320 .part L_0x60000149f480, 0, 1;
L_0x600001498460 .concat8 [ 1 1 1 1], L_0x600000ea6840, L_0x600000ea6a70, L_0x600000ea6ca0, L_0x600000ea7020;
L_0x600001498500 .part L_0x60000149fa20, 3, 1;
L_0x6000014985a0 .part L_0x60000149f480, 3, 1;
L_0x600001498640 .part L_0x60000149fa20, 2, 1;
L_0x6000014986e0 .part L_0x60000149f480, 2, 1;
L_0x600001498780 .part L_0x60000149fa20, 1, 1;
L_0x6000014983c0 .part L_0x60000149f480, 1, 1;
L_0x600001498820 .part L_0x60000149fa20, 0, 1;
L_0x6000014988c0 .part L_0x60000149f480, 0, 1;
L_0x600001498960 .part L_0x60000149f480, 0, 1;
L_0x600001498a00 .part L_0x60000149f480, 1, 1;
L_0x600001498aa0 .part L_0x60000149f480, 2, 1;
L_0x600001498b40 .part L_0x60000149f480, 3, 1;
L_0x600001498be0 .part L_0x600001498460, 3, 1;
L_0x600001498c80 .part L_0x600001499720, 0, 1;
L_0x600001498d20 .part L_0x6000014997c0, 0, 1;
L_0x600001498dc0 .part L_0x600001499720, 1, 1;
L_0x600001498e60 .part L_0x6000014997c0, 1, 1;
L_0x600001498f00 .part L_0x600001498460, 0, 1;
L_0x600001498fa0 .part L_0x600001499720, 2, 1;
L_0x600001499040 .part L_0x6000014997c0, 2, 1;
L_0x6000014990e0 .part L_0x600001498460, 1, 1;
L_0x600001499180 .part L_0x600001499720, 3, 1;
L_0x600001499220 .part L_0x6000014997c0, 3, 1;
L_0x6000014992c0 .part L_0x600001498460, 2, 1;
L_0x600001499360 .concat8 [ 1 1 1 1], L_0x600000ea7330, L_0x600000ea7560, L_0x600000ea7790, L_0x600000ea79c0;
L_0x600001499400 .part L_0x6000014997c0, 3, 1;
L_0x6000014994a0 .part L_0x600001499720, 3, 1;
L_0x600001499540 .part L_0x600001499360, 3, 1;
L_0x6000014995e0 .part L_0x600001499720, 3, 1;
L_0x600001499680 .part L_0x600001498460, 3, 1;
S_0x144e779a0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e78280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea71e0 .functor XOR 1, L_0x600001498c80, L_0x600001498d20, C4<0>, C4<0>;
L_0x600000ea7250 .functor AND 1, L_0x600001498c80, L_0x600001498d20, C4<1>, C4<1>;
L_0x600000ea72c0 .functor AND 1, L_0x600000ea71e0, L_0x1380b3460, C4<1>, C4<1>;
L_0x600000ea7330 .functor XOR 1, L_0x600000ea71e0, L_0x1380b3460, C4<0>, C4<0>;
L_0x600000ea73a0 .functor OR 1, L_0x600000ea7250, L_0x600000ea72c0, C4<0>, C4<0>;
v0x60000171e130_0 .net "a", 0 0, L_0x600001498c80;  1 drivers
v0x60000171e1c0_0 .net "b", 0 0, L_0x600001498d20;  1 drivers
v0x60000171e250_0 .net "c_in", 0 0, L_0x1380b3460;  alias, 1 drivers
v0x60000171e2e0_0 .net "c_out", 0 0, L_0x600000ea73a0;  1 drivers
v0x60000171e370_0 .net "c_out_2part", 0 0, L_0x600000ea72c0;  1 drivers
v0x60000171e400_0 .net "g", 0 0, L_0x600000ea7250;  1 drivers
v0x60000171e490_0 .net "p", 0 0, L_0x600000ea71e0;  1 drivers
v0x60000171e520_0 .net "sum", 0 0, L_0x600000ea7330;  1 drivers
S_0x144e77b10 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e78280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea7410 .functor XOR 1, L_0x600001498dc0, L_0x600001498e60, C4<0>, C4<0>;
L_0x600000ea7480 .functor AND 1, L_0x600001498dc0, L_0x600001498e60, C4<1>, C4<1>;
L_0x600000ea74f0 .functor AND 1, L_0x600000ea7410, L_0x600001498f00, C4<1>, C4<1>;
L_0x600000ea7560 .functor XOR 1, L_0x600000ea7410, L_0x600001498f00, C4<0>, C4<0>;
L_0x600000ea75d0 .functor OR 1, L_0x600000ea7480, L_0x600000ea74f0, C4<0>, C4<0>;
v0x60000171e5b0_0 .net "a", 0 0, L_0x600001498dc0;  1 drivers
v0x60000171e640_0 .net "b", 0 0, L_0x600001498e60;  1 drivers
v0x60000171e6d0_0 .net "c_in", 0 0, L_0x600001498f00;  1 drivers
v0x60000171e760_0 .net "c_out", 0 0, L_0x600000ea75d0;  1 drivers
v0x60000171e7f0_0 .net "c_out_2part", 0 0, L_0x600000ea74f0;  1 drivers
v0x60000171e880_0 .net "g", 0 0, L_0x600000ea7480;  1 drivers
v0x60000171e910_0 .net "p", 0 0, L_0x600000ea7410;  1 drivers
v0x60000171e9a0_0 .net "sum", 0 0, L_0x600000ea7560;  1 drivers
S_0x144e77230 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e78280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea7640 .functor XOR 1, L_0x600001498fa0, L_0x600001499040, C4<0>, C4<0>;
L_0x600000ea76b0 .functor AND 1, L_0x600001498fa0, L_0x600001499040, C4<1>, C4<1>;
L_0x600000ea7720 .functor AND 1, L_0x600000ea7640, L_0x6000014990e0, C4<1>, C4<1>;
L_0x600000ea7790 .functor XOR 1, L_0x600000ea7640, L_0x6000014990e0, C4<0>, C4<0>;
L_0x600000ea7800 .functor OR 1, L_0x600000ea76b0, L_0x600000ea7720, C4<0>, C4<0>;
v0x60000171ea30_0 .net "a", 0 0, L_0x600001498fa0;  1 drivers
v0x60000171eac0_0 .net "b", 0 0, L_0x600001499040;  1 drivers
v0x60000171eb50_0 .net "c_in", 0 0, L_0x6000014990e0;  1 drivers
v0x60000171ebe0_0 .net "c_out", 0 0, L_0x600000ea7800;  1 drivers
v0x60000171ec70_0 .net "c_out_2part", 0 0, L_0x600000ea7720;  1 drivers
v0x60000171ed00_0 .net "g", 0 0, L_0x600000ea76b0;  1 drivers
v0x60000171ed90_0 .net "p", 0 0, L_0x600000ea7640;  1 drivers
v0x60000171ee20_0 .net "sum", 0 0, L_0x600000ea7790;  1 drivers
S_0x144e773a0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e78280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea7870 .functor XOR 1, L_0x600001499180, L_0x600001499220, C4<0>, C4<0>;
L_0x600000ea78e0 .functor AND 1, L_0x600001499180, L_0x600001499220, C4<1>, C4<1>;
L_0x600000ea7950 .functor AND 1, L_0x600000ea7870, L_0x6000014992c0, C4<1>, C4<1>;
L_0x600000ea79c0 .functor XOR 1, L_0x600000ea7870, L_0x6000014992c0, C4<0>, C4<0>;
L_0x600000ea7a30 .functor OR 1, L_0x600000ea78e0, L_0x600000ea7950, C4<0>, C4<0>;
v0x60000171eeb0_0 .net "a", 0 0, L_0x600001499180;  1 drivers
v0x60000171ef40_0 .net "b", 0 0, L_0x600001499220;  1 drivers
v0x60000171efd0_0 .net "c_in", 0 0, L_0x6000014992c0;  1 drivers
v0x60000171f060_0 .net "c_out", 0 0, L_0x600000ea7a30;  1 drivers
v0x60000171f0f0_0 .net "c_out_2part", 0 0, L_0x600000ea7950;  1 drivers
v0x60000171f180_0 .net "g", 0 0, L_0x600000ea78e0;  1 drivers
v0x60000171f210_0 .net "p", 0 0, L_0x600000ea7870;  1 drivers
v0x60000171f2a0_0 .net "sum", 0 0, L_0x600000ea79c0;  1 drivers
S_0x144e76ac0 .scope module, "sa_1" "CLA_adder_4" 9 30, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ea7bf0 .functor OR 1, L_0x600001499860, L_0x600001499900, C4<0>, C4<0>;
L_0x600000ea7c60 .functor OR 1, L_0x6000014999a0, L_0x600001499a40, C4<0>, C4<0>;
L_0x600000ea7cd0 .functor OR 1, L_0x600001499ae0, L_0x600001499b80, C4<0>, C4<0>;
L_0x600000ea7d40 .functor OR 1, L_0x600001499cc0, L_0x600001499d60, C4<0>, C4<0>;
L_0x600000ea7db0 .functor AND 1, L_0x600001499e00, L_0x600001499ea0, C4<1>, C4<1>;
L_0x600000ea7e90 .functor AND 1, L_0x600001499f40, L_0x600001499fe0, C4<1>, C4<1>;
L_0x600000ea7e20 .functor AND 1, L_0x60000149a080, L_0x60000149a120, C4<1>, C4<1>;
L_0x600000ea7f00 .functor AND 1, L_0x60000149a260, L_0x60000149a300, C4<1>, C4<1>;
L_0x600000ea7f70 .functor AND 1, L_0x60000149a4e0, L_0x600001499680, C4<1>, C4<1>;
L_0x600000ea0000 .functor OR 1, L_0x60000149a3a0, L_0x600000ea7f70, C4<0>, C4<0>;
L_0x600000ea0070 .functor AND 1, L_0x60000149a6c0, L_0x600001499680, C4<1>, C4<1>;
L_0x600000ea00e0 .functor OR 1, L_0x60000149a620, L_0x600000ea0070, C4<0>, C4<0>;
L_0x600000ea0150 .functor AND 1, L_0x60000149a440, L_0x600000ea00e0, C4<1>, C4<1>;
L_0x600000ea0230 .functor OR 1, L_0x60000149a580, L_0x600000ea0150, C4<0>, C4<0>;
L_0x600000ea02a0 .functor AND 1, L_0x60000149a800, L_0x60000149a8a0, C4<1>, C4<1>;
L_0x600000ea01c0 .functor AND 1, L_0x60000149aa80, L_0x600001499680, C4<1>, C4<1>;
L_0x600000ea0310 .functor OR 1, L_0x60000149a9e0, L_0x600000ea01c0, C4<0>, C4<0>;
L_0x600000ea0380 .functor AND 1, L_0x60000149a940, L_0x600000ea0310, C4<1>, C4<1>;
L_0x600000ea03f0 .functor OR 1, L_0x600000ea02a0, L_0x600000ea0380, C4<0>, C4<0>;
L_0x600000ea0460 .functor OR 1, L_0x60000149a760, L_0x600000ea03f0, C4<0>, C4<0>;
L_0x600000ea04d0 .functor AND 1, L_0x60000149ae40, L_0x60000149aee0, C4<1>, C4<1>;
L_0x600000ea0540 .functor AND 1, L_0x60000149b020, L_0x600001499680, C4<1>, C4<1>;
L_0x600000ea05b0 .functor OR 1, L_0x60000149af80, L_0x600000ea0540, C4<0>, C4<0>;
L_0x600000ea0620 .functor AND 1, L_0x60000149ab20, L_0x600000ea05b0, C4<1>, C4<1>;
L_0x600000ea0690 .functor OR 1, L_0x600000ea04d0, L_0x600000ea0620, C4<0>, C4<0>;
L_0x600000ea0700 .functor OR 1, L_0x60000149ada0, L_0x600000ea0690, C4<0>, C4<0>;
L_0x600000ea0770 .functor AND 1, L_0x60000149ad00, L_0x600000ea0700, C4<1>, C4<1>;
L_0x600000ea07e0 .functor OR 1, L_0x60000149ac60, L_0x600000ea0770, C4<0>, C4<0>;
L_0x600000ea0850 .functor AND 1, L_0x60000149b0c0, L_0x60000149b160, C4<1>, C4<1>;
L_0x600000ea08c0 .functor AND 1, L_0x600000ea0850, L_0x60000149b200, C4<1>, C4<1>;
L_0x600000ea0930 .functor AND 1, L_0x600000ea08c0, L_0x60000149b2a0, C4<1>, C4<1>;
L_0x600000ea1260 .functor XNOR 1, L_0x60000149bb60, L_0x60000149bc00, C4<0>, C4<0>;
L_0x600000ea12d0 .functor XOR 1, L_0x60000149bca0, L_0x60000149bd40, C4<0>, C4<0>;
L_0x600000ea1340 .functor AND 1, L_0x600000ea1260, L_0x600000ea12d0, C4<1>, C4<1>;
v0x60000171b690_0 .net "TG", 0 0, L_0x60000149b340;  1 drivers
v0x60000171b720_0 .net "TP", 0 0, L_0x600000ea0930;  1 drivers
v0x60000171b7b0_0 .net *"_ivl_101", 0 0, L_0x60000149a8a0;  1 drivers
v0x60000171b840_0 .net *"_ivl_102", 0 0, L_0x600000ea02a0;  1 drivers
v0x60000171b8d0_0 .net *"_ivl_105", 0 0, L_0x60000149a940;  1 drivers
v0x60000171b960_0 .net *"_ivl_107", 0 0, L_0x60000149a9e0;  1 drivers
v0x60000171b9f0_0 .net *"_ivl_109", 0 0, L_0x60000149aa80;  1 drivers
v0x60000171ba80_0 .net *"_ivl_11", 0 0, L_0x6000014999a0;  1 drivers
v0x60000171bb10_0 .net *"_ivl_110", 0 0, L_0x600000ea01c0;  1 drivers
v0x60000171bba0_0 .net *"_ivl_112", 0 0, L_0x600000ea0310;  1 drivers
v0x60000171bc30_0 .net *"_ivl_114", 0 0, L_0x600000ea0380;  1 drivers
v0x60000171bcc0_0 .net *"_ivl_116", 0 0, L_0x600000ea03f0;  1 drivers
v0x60000171bd50_0 .net *"_ivl_118", 0 0, L_0x600000ea0460;  1 drivers
v0x60000171bde0_0 .net *"_ivl_124", 0 0, L_0x60000149ac60;  1 drivers
v0x60000171be70_0 .net *"_ivl_126", 0 0, L_0x60000149ad00;  1 drivers
v0x60000171bf00_0 .net *"_ivl_128", 0 0, L_0x60000149ada0;  1 drivers
v0x600001704000_0 .net *"_ivl_13", 0 0, L_0x600001499a40;  1 drivers
v0x600001704090_0 .net *"_ivl_130", 0 0, L_0x60000149ae40;  1 drivers
v0x600001704120_0 .net *"_ivl_132", 0 0, L_0x60000149aee0;  1 drivers
v0x6000017041b0_0 .net *"_ivl_133", 0 0, L_0x600000ea04d0;  1 drivers
v0x600001704240_0 .net *"_ivl_136", 0 0, L_0x60000149ab20;  1 drivers
v0x6000017042d0_0 .net *"_ivl_138", 0 0, L_0x60000149af80;  1 drivers
v0x600001704360_0 .net *"_ivl_14", 0 0, L_0x600000ea7c60;  1 drivers
v0x6000017043f0_0 .net *"_ivl_140", 0 0, L_0x60000149b020;  1 drivers
v0x600001704480_0 .net *"_ivl_141", 0 0, L_0x600000ea0540;  1 drivers
v0x600001704510_0 .net *"_ivl_143", 0 0, L_0x600000ea05b0;  1 drivers
v0x6000017045a0_0 .net *"_ivl_145", 0 0, L_0x600000ea0620;  1 drivers
v0x600001704630_0 .net *"_ivl_147", 0 0, L_0x600000ea0690;  1 drivers
v0x6000017046c0_0 .net *"_ivl_149", 0 0, L_0x600000ea0700;  1 drivers
v0x600001704750_0 .net *"_ivl_151", 0 0, L_0x600000ea0770;  1 drivers
v0x6000017047e0_0 .net *"_ivl_153", 0 0, L_0x600000ea07e0;  1 drivers
v0x600001704870_0 .net *"_ivl_156", 0 0, L_0x60000149b0c0;  1 drivers
v0x600001704900_0 .net *"_ivl_158", 0 0, L_0x60000149b160;  1 drivers
v0x600001704990_0 .net *"_ivl_159", 0 0, L_0x600000ea0850;  1 drivers
v0x600001704a20_0 .net *"_ivl_162", 0 0, L_0x60000149b200;  1 drivers
v0x600001704ab0_0 .net *"_ivl_163", 0 0, L_0x600000ea08c0;  1 drivers
v0x600001704b40_0 .net *"_ivl_166", 0 0, L_0x60000149b2a0;  1 drivers
v0x600001704bd0_0 .net *"_ivl_19", 0 0, L_0x600001499ae0;  1 drivers
v0x600001704c60_0 .net *"_ivl_203", 0 0, L_0x60000149bb60;  1 drivers
v0x600001704cf0_0 .net *"_ivl_205", 0 0, L_0x60000149bc00;  1 drivers
v0x600001704d80_0 .net *"_ivl_206", 0 0, L_0x600000ea1260;  1 drivers
v0x600001704e10_0 .net *"_ivl_209", 0 0, L_0x60000149bca0;  1 drivers
v0x600001704ea0_0 .net *"_ivl_21", 0 0, L_0x600001499b80;  1 drivers
v0x600001704f30_0 .net *"_ivl_211", 0 0, L_0x60000149bd40;  1 drivers
v0x600001704fc0_0 .net *"_ivl_212", 0 0, L_0x600000ea12d0;  1 drivers
v0x600001705050_0 .net *"_ivl_22", 0 0, L_0x600000ea7cd0;  1 drivers
v0x6000017050e0_0 .net *"_ivl_28", 0 0, L_0x600001499cc0;  1 drivers
v0x600001705170_0 .net *"_ivl_3", 0 0, L_0x600001499860;  1 drivers
v0x600001705200_0 .net *"_ivl_30", 0 0, L_0x600001499d60;  1 drivers
v0x600001705290_0 .net *"_ivl_31", 0 0, L_0x600000ea7d40;  1 drivers
v0x600001705320_0 .net *"_ivl_36", 0 0, L_0x600001499e00;  1 drivers
v0x6000017053b0_0 .net *"_ivl_38", 0 0, L_0x600001499ea0;  1 drivers
v0x600001705440_0 .net *"_ivl_39", 0 0, L_0x600000ea7db0;  1 drivers
v0x6000017054d0_0 .net *"_ivl_44", 0 0, L_0x600001499f40;  1 drivers
v0x600001705560_0 .net *"_ivl_46", 0 0, L_0x600001499fe0;  1 drivers
v0x6000017055f0_0 .net *"_ivl_47", 0 0, L_0x600000ea7e90;  1 drivers
v0x600001705680_0 .net *"_ivl_5", 0 0, L_0x600001499900;  1 drivers
v0x600001705710_0 .net *"_ivl_52", 0 0, L_0x60000149a080;  1 drivers
v0x6000017057a0_0 .net *"_ivl_54", 0 0, L_0x60000149a120;  1 drivers
v0x600001705830_0 .net *"_ivl_55", 0 0, L_0x600000ea7e20;  1 drivers
v0x6000017058c0_0 .net *"_ivl_6", 0 0, L_0x600000ea7bf0;  1 drivers
v0x600001705950_0 .net *"_ivl_61", 0 0, L_0x60000149a260;  1 drivers
v0x6000017059e0_0 .net *"_ivl_63", 0 0, L_0x60000149a300;  1 drivers
v0x600001705a70_0 .net *"_ivl_64", 0 0, L_0x600000ea7f00;  1 drivers
v0x600001705b00_0 .net *"_ivl_69", 0 0, L_0x60000149a3a0;  1 drivers
v0x600001705b90_0 .net *"_ivl_71", 0 0, L_0x60000149a4e0;  1 drivers
v0x600001705c20_0 .net *"_ivl_72", 0 0, L_0x600000ea7f70;  1 drivers
v0x600001705cb0_0 .net *"_ivl_74", 0 0, L_0x600000ea0000;  1 drivers
v0x600001705d40_0 .net *"_ivl_79", 0 0, L_0x60000149a580;  1 drivers
v0x600001705dd0_0 .net *"_ivl_81", 0 0, L_0x60000149a440;  1 drivers
v0x600001705e60_0 .net *"_ivl_83", 0 0, L_0x60000149a620;  1 drivers
v0x600001705ef0_0 .net *"_ivl_85", 0 0, L_0x60000149a6c0;  1 drivers
v0x600001705f80_0 .net *"_ivl_86", 0 0, L_0x600000ea0070;  1 drivers
v0x600001706010_0 .net *"_ivl_88", 0 0, L_0x600000ea00e0;  1 drivers
v0x6000017060a0_0 .net *"_ivl_90", 0 0, L_0x600000ea0150;  1 drivers
v0x600001706130_0 .net *"_ivl_92", 0 0, L_0x600000ea0230;  1 drivers
v0x6000017061c0_0 .net *"_ivl_97", 0 0, L_0x60000149a760;  1 drivers
v0x600001706250_0 .net *"_ivl_99", 0 0, L_0x60000149a800;  1 drivers
v0x6000017062e0_0 .net "a", 3 0, L_0x60000149be80;  1 drivers
v0x600001706370_0 .net "b", 3 0, L_0x60000149bf20;  1 drivers
v0x600001706400_0 .net "c_in", 0 0, L_0x600001499680;  alias, 1 drivers
v0x600001706490_0 .net "carries", 3 0, L_0x60000149abc0;  1 drivers
v0x600001706520_0 .net "cout", 0 0, L_0x60000149bde0;  alias, 1 drivers
v0x6000017065b0_0 .net "g", 3 0, L_0x60000149a1c0;  1 drivers
v0x600001706640_0 .net "ovfl", 0 0, L_0x600000ea1340;  1 drivers
v0x6000017066d0_0 .net "p", 3 0, L_0x600001499c20;  1 drivers
v0x600001706760_0 .net "sum", 3 0, L_0x60000149bac0;  1 drivers
L_0x600001499860 .part L_0x60000149be80, 0, 1;
L_0x600001499900 .part L_0x60000149bf20, 0, 1;
L_0x6000014999a0 .part L_0x60000149be80, 1, 1;
L_0x600001499a40 .part L_0x60000149bf20, 1, 1;
L_0x600001499ae0 .part L_0x60000149be80, 2, 1;
L_0x600001499b80 .part L_0x60000149bf20, 2, 1;
L_0x600001499c20 .concat8 [ 1 1 1 1], L_0x600000ea7bf0, L_0x600000ea7c60, L_0x600000ea7cd0, L_0x600000ea7d40;
L_0x600001499cc0 .part L_0x60000149be80, 3, 1;
L_0x600001499d60 .part L_0x60000149bf20, 3, 1;
L_0x600001499e00 .part L_0x60000149be80, 0, 1;
L_0x600001499ea0 .part L_0x60000149bf20, 0, 1;
L_0x600001499f40 .part L_0x60000149be80, 1, 1;
L_0x600001499fe0 .part L_0x60000149bf20, 1, 1;
L_0x60000149a080 .part L_0x60000149be80, 2, 1;
L_0x60000149a120 .part L_0x60000149bf20, 2, 1;
L_0x60000149a1c0 .concat8 [ 1 1 1 1], L_0x600000ea7db0, L_0x600000ea7e90, L_0x600000ea7e20, L_0x600000ea7f00;
L_0x60000149a260 .part L_0x60000149be80, 3, 1;
L_0x60000149a300 .part L_0x60000149bf20, 3, 1;
L_0x60000149a3a0 .part L_0x60000149a1c0, 0, 1;
L_0x60000149a4e0 .part L_0x600001499c20, 0, 1;
L_0x60000149a580 .part L_0x60000149a1c0, 1, 1;
L_0x60000149a440 .part L_0x600001499c20, 1, 1;
L_0x60000149a620 .part L_0x60000149a1c0, 0, 1;
L_0x60000149a6c0 .part L_0x600001499c20, 0, 1;
L_0x60000149a760 .part L_0x60000149a1c0, 2, 1;
L_0x60000149a800 .part L_0x600001499c20, 2, 1;
L_0x60000149a8a0 .part L_0x60000149a1c0, 1, 1;
L_0x60000149a940 .part L_0x600001499c20, 1, 1;
L_0x60000149a9e0 .part L_0x60000149a1c0, 0, 1;
L_0x60000149aa80 .part L_0x600001499c20, 0, 1;
L_0x60000149abc0 .concat8 [ 1 1 1 1], L_0x600000ea0000, L_0x600000ea0230, L_0x600000ea0460, L_0x600000ea07e0;
L_0x60000149ac60 .part L_0x60000149a1c0, 3, 1;
L_0x60000149ad00 .part L_0x600001499c20, 3, 1;
L_0x60000149ada0 .part L_0x60000149a1c0, 2, 1;
L_0x60000149ae40 .part L_0x600001499c20, 2, 1;
L_0x60000149aee0 .part L_0x60000149a1c0, 1, 1;
L_0x60000149ab20 .part L_0x600001499c20, 1, 1;
L_0x60000149af80 .part L_0x60000149a1c0, 0, 1;
L_0x60000149b020 .part L_0x600001499c20, 0, 1;
L_0x60000149b0c0 .part L_0x600001499c20, 0, 1;
L_0x60000149b160 .part L_0x600001499c20, 1, 1;
L_0x60000149b200 .part L_0x600001499c20, 2, 1;
L_0x60000149b2a0 .part L_0x600001499c20, 3, 1;
L_0x60000149b340 .part L_0x60000149abc0, 3, 1;
L_0x60000149b3e0 .part L_0x60000149be80, 0, 1;
L_0x60000149b480 .part L_0x60000149bf20, 0, 1;
L_0x60000149b520 .part L_0x60000149be80, 1, 1;
L_0x60000149b5c0 .part L_0x60000149bf20, 1, 1;
L_0x60000149b660 .part L_0x60000149abc0, 0, 1;
L_0x60000149b700 .part L_0x60000149be80, 2, 1;
L_0x60000149b7a0 .part L_0x60000149bf20, 2, 1;
L_0x60000149b840 .part L_0x60000149abc0, 1, 1;
L_0x60000149b8e0 .part L_0x60000149be80, 3, 1;
L_0x60000149b980 .part L_0x60000149bf20, 3, 1;
L_0x60000149ba20 .part L_0x60000149abc0, 2, 1;
L_0x60000149bac0 .concat8 [ 1 1 1 1], L_0x600000ea0af0, L_0x600000ea0d20, L_0x600000ea0f50, L_0x600000ea1180;
L_0x60000149bb60 .part L_0x60000149bf20, 3, 1;
L_0x60000149bc00 .part L_0x60000149be80, 3, 1;
L_0x60000149bca0 .part L_0x60000149bac0, 3, 1;
L_0x60000149bd40 .part L_0x60000149be80, 3, 1;
L_0x60000149bde0 .part L_0x60000149abc0, 3, 1;
S_0x144e76c30 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e76ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea09a0 .functor XOR 1, L_0x60000149b3e0, L_0x60000149b480, C4<0>, C4<0>;
L_0x600000ea0a10 .functor AND 1, L_0x60000149b3e0, L_0x60000149b480, C4<1>, C4<1>;
L_0x600000ea0a80 .functor AND 1, L_0x600000ea09a0, L_0x600001499680, C4<1>, C4<1>;
L_0x600000ea0af0 .functor XOR 1, L_0x600000ea09a0, L_0x600001499680, C4<0>, C4<0>;
L_0x600000ea0b60 .functor OR 1, L_0x600000ea0a10, L_0x600000ea0a80, C4<0>, C4<0>;
v0x60000171a490_0 .net "a", 0 0, L_0x60000149b3e0;  1 drivers
v0x60000171a520_0 .net "b", 0 0, L_0x60000149b480;  1 drivers
v0x60000171a5b0_0 .net "c_in", 0 0, L_0x600001499680;  alias, 1 drivers
v0x60000171a640_0 .net "c_out", 0 0, L_0x600000ea0b60;  1 drivers
v0x60000171a6d0_0 .net "c_out_2part", 0 0, L_0x600000ea0a80;  1 drivers
v0x60000171a760_0 .net "g", 0 0, L_0x600000ea0a10;  1 drivers
v0x60000171a7f0_0 .net "p", 0 0, L_0x600000ea09a0;  1 drivers
v0x60000171a880_0 .net "sum", 0 0, L_0x600000ea0af0;  1 drivers
S_0x144e73e20 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e76ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea0bd0 .functor XOR 1, L_0x60000149b520, L_0x60000149b5c0, C4<0>, C4<0>;
L_0x600000ea0c40 .functor AND 1, L_0x60000149b520, L_0x60000149b5c0, C4<1>, C4<1>;
L_0x600000ea0cb0 .functor AND 1, L_0x600000ea0bd0, L_0x60000149b660, C4<1>, C4<1>;
L_0x600000ea0d20 .functor XOR 1, L_0x600000ea0bd0, L_0x60000149b660, C4<0>, C4<0>;
L_0x600000ea0d90 .functor OR 1, L_0x600000ea0c40, L_0x600000ea0cb0, C4<0>, C4<0>;
v0x60000171a910_0 .net "a", 0 0, L_0x60000149b520;  1 drivers
v0x60000171a9a0_0 .net "b", 0 0, L_0x60000149b5c0;  1 drivers
v0x60000171aa30_0 .net "c_in", 0 0, L_0x60000149b660;  1 drivers
v0x60000171aac0_0 .net "c_out", 0 0, L_0x600000ea0d90;  1 drivers
v0x60000171ab50_0 .net "c_out_2part", 0 0, L_0x600000ea0cb0;  1 drivers
v0x60000171abe0_0 .net "g", 0 0, L_0x600000ea0c40;  1 drivers
v0x60000171ac70_0 .net "p", 0 0, L_0x600000ea0bd0;  1 drivers
v0x60000171ad00_0 .net "sum", 0 0, L_0x600000ea0d20;  1 drivers
S_0x144e73f90 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e76ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea0e00 .functor XOR 1, L_0x60000149b700, L_0x60000149b7a0, C4<0>, C4<0>;
L_0x600000ea0e70 .functor AND 1, L_0x60000149b700, L_0x60000149b7a0, C4<1>, C4<1>;
L_0x600000ea0ee0 .functor AND 1, L_0x600000ea0e00, L_0x60000149b840, C4<1>, C4<1>;
L_0x600000ea0f50 .functor XOR 1, L_0x600000ea0e00, L_0x60000149b840, C4<0>, C4<0>;
L_0x600000ea0fc0 .functor OR 1, L_0x600000ea0e70, L_0x600000ea0ee0, C4<0>, C4<0>;
v0x60000171ad90_0 .net "a", 0 0, L_0x60000149b700;  1 drivers
v0x60000171ae20_0 .net "b", 0 0, L_0x60000149b7a0;  1 drivers
v0x60000171aeb0_0 .net "c_in", 0 0, L_0x60000149b840;  1 drivers
v0x60000171af40_0 .net "c_out", 0 0, L_0x600000ea0fc0;  1 drivers
v0x60000171afd0_0 .net "c_out_2part", 0 0, L_0x600000ea0ee0;  1 drivers
v0x60000171b060_0 .net "g", 0 0, L_0x600000ea0e70;  1 drivers
v0x60000171b0f0_0 .net "p", 0 0, L_0x600000ea0e00;  1 drivers
v0x60000171b180_0 .net "sum", 0 0, L_0x600000ea0f50;  1 drivers
S_0x144e76350 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e76ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea1030 .functor XOR 1, L_0x60000149b8e0, L_0x60000149b980, C4<0>, C4<0>;
L_0x600000ea10a0 .functor AND 1, L_0x60000149b8e0, L_0x60000149b980, C4<1>, C4<1>;
L_0x600000ea1110 .functor AND 1, L_0x600000ea1030, L_0x60000149ba20, C4<1>, C4<1>;
L_0x600000ea1180 .functor XOR 1, L_0x600000ea1030, L_0x60000149ba20, C4<0>, C4<0>;
L_0x600000ea11f0 .functor OR 1, L_0x600000ea10a0, L_0x600000ea1110, C4<0>, C4<0>;
v0x60000171b210_0 .net "a", 0 0, L_0x60000149b8e0;  1 drivers
v0x60000171b2a0_0 .net "b", 0 0, L_0x60000149b980;  1 drivers
v0x60000171b330_0 .net "c_in", 0 0, L_0x60000149ba20;  1 drivers
v0x60000171b3c0_0 .net "c_out", 0 0, L_0x600000ea11f0;  1 drivers
v0x60000171b450_0 .net "c_out_2part", 0 0, L_0x600000ea1110;  1 drivers
v0x60000171b4e0_0 .net "g", 0 0, L_0x600000ea10a0;  1 drivers
v0x60000171b570_0 .net "p", 0 0, L_0x600000ea1030;  1 drivers
v0x60000171b600_0 .net "sum", 0 0, L_0x600000ea1180;  1 drivers
S_0x144e764c0 .scope module, "sb_0" "CLA_adder_4" 9 46, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ea1490 .functor OR 1, L_0x6000014841e0, L_0x600001484280, C4<0>, C4<0>;
L_0x600000ea1500 .functor OR 1, L_0x600001484320, L_0x6000014843c0, C4<0>, C4<0>;
L_0x600000ea1570 .functor OR 1, L_0x600001484460, L_0x600001484500, C4<0>, C4<0>;
L_0x600000ea15e0 .functor OR 1, L_0x600001484640, L_0x6000014846e0, C4<0>, C4<0>;
L_0x600000ea1650 .functor AND 1, L_0x600001484780, L_0x600001484820, C4<1>, C4<1>;
L_0x600000ea1730 .functor AND 1, L_0x6000014848c0, L_0x600001484960, C4<1>, C4<1>;
L_0x600000ea16c0 .functor AND 1, L_0x600001484a00, L_0x600001484aa0, C4<1>, C4<1>;
L_0x600000ea17a0 .functor AND 1, L_0x600001484be0, L_0x600001484c80, C4<1>, C4<1>;
L_0x1380b34a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000ea1810 .functor AND 1, L_0x600001484e60, L_0x1380b34a8, C4<1>, C4<1>;
L_0x600000ea1880 .functor OR 1, L_0x600001484d20, L_0x600000ea1810, C4<0>, C4<0>;
L_0x600000ea18f0 .functor AND 1, L_0x600001485040, L_0x1380b34a8, C4<1>, C4<1>;
L_0x600000ea1960 .functor OR 1, L_0x600001484fa0, L_0x600000ea18f0, C4<0>, C4<0>;
L_0x600000ea19d0 .functor AND 1, L_0x600001484dc0, L_0x600000ea1960, C4<1>, C4<1>;
L_0x600000ea1ab0 .functor OR 1, L_0x600001484f00, L_0x600000ea19d0, C4<0>, C4<0>;
L_0x600000ea1b20 .functor AND 1, L_0x600001485180, L_0x600001485220, C4<1>, C4<1>;
L_0x600000ea1a40 .functor AND 1, L_0x600001485400, L_0x1380b34a8, C4<1>, C4<1>;
L_0x600000ea1b90 .functor OR 1, L_0x600001485360, L_0x600000ea1a40, C4<0>, C4<0>;
L_0x600000ea1c00 .functor AND 1, L_0x6000014852c0, L_0x600000ea1b90, C4<1>, C4<1>;
L_0x600000ea1c70 .functor OR 1, L_0x600000ea1b20, L_0x600000ea1c00, C4<0>, C4<0>;
L_0x600000ea1ce0 .functor OR 1, L_0x6000014850e0, L_0x600000ea1c70, C4<0>, C4<0>;
L_0x600000ea1d50 .functor AND 1, L_0x6000014857c0, L_0x600001485860, C4<1>, C4<1>;
L_0x600000ea1dc0 .functor AND 1, L_0x6000014859a0, L_0x1380b34a8, C4<1>, C4<1>;
L_0x600000ea1e30 .functor OR 1, L_0x600001485900, L_0x600000ea1dc0, C4<0>, C4<0>;
L_0x600000ea1ea0 .functor AND 1, L_0x6000014854a0, L_0x600000ea1e30, C4<1>, C4<1>;
L_0x600000ea1f10 .functor OR 1, L_0x600000ea1d50, L_0x600000ea1ea0, C4<0>, C4<0>;
L_0x600000ea1f80 .functor OR 1, L_0x600001485720, L_0x600000ea1f10, C4<0>, C4<0>;
L_0x600000ea1ff0 .functor AND 1, L_0x600001485680, L_0x600000ea1f80, C4<1>, C4<1>;
L_0x600000ea2060 .functor OR 1, L_0x6000014855e0, L_0x600000ea1ff0, C4<0>, C4<0>;
L_0x600000ea20d0 .functor AND 1, L_0x600001485a40, L_0x600001485ae0, C4<1>, C4<1>;
L_0x600000ea2140 .functor AND 1, L_0x600000ea20d0, L_0x600001485b80, C4<1>, C4<1>;
L_0x600000ea21b0 .functor AND 1, L_0x600000ea2140, L_0x600001485c20, C4<1>, C4<1>;
L_0x600000ea2ae0 .functor XNOR 1, L_0x6000014864e0, L_0x600001486580, C4<0>, C4<0>;
L_0x600000ea2b50 .functor XOR 1, L_0x600001486620, L_0x6000014866c0, C4<0>, C4<0>;
L_0x600000ea2bc0 .functor AND 1, L_0x600000ea2ae0, L_0x600000ea2b50, C4<1>, C4<1>;
v0x6000017079f0_0 .net "TG", 0 0, L_0x600001485cc0;  1 drivers
v0x600001707a80_0 .net "TP", 0 0, L_0x600000ea21b0;  1 drivers
v0x600001707b10_0 .net *"_ivl_101", 0 0, L_0x600001485220;  1 drivers
v0x600001707ba0_0 .net *"_ivl_102", 0 0, L_0x600000ea1b20;  1 drivers
v0x600001707c30_0 .net *"_ivl_105", 0 0, L_0x6000014852c0;  1 drivers
v0x600001707cc0_0 .net *"_ivl_107", 0 0, L_0x600001485360;  1 drivers
v0x600001707d50_0 .net *"_ivl_109", 0 0, L_0x600001485400;  1 drivers
v0x600001707de0_0 .net *"_ivl_11", 0 0, L_0x600001484320;  1 drivers
v0x600001707e70_0 .net *"_ivl_110", 0 0, L_0x600000ea1a40;  1 drivers
v0x600001707f00_0 .net *"_ivl_112", 0 0, L_0x600000ea1b90;  1 drivers
v0x600001700000_0 .net *"_ivl_114", 0 0, L_0x600000ea1c00;  1 drivers
v0x600001700090_0 .net *"_ivl_116", 0 0, L_0x600000ea1c70;  1 drivers
v0x600001700120_0 .net *"_ivl_118", 0 0, L_0x600000ea1ce0;  1 drivers
v0x6000017001b0_0 .net *"_ivl_124", 0 0, L_0x6000014855e0;  1 drivers
v0x600001700240_0 .net *"_ivl_126", 0 0, L_0x600001485680;  1 drivers
v0x6000017002d0_0 .net *"_ivl_128", 0 0, L_0x600001485720;  1 drivers
v0x600001700360_0 .net *"_ivl_13", 0 0, L_0x6000014843c0;  1 drivers
v0x6000017003f0_0 .net *"_ivl_130", 0 0, L_0x6000014857c0;  1 drivers
v0x600001700480_0 .net *"_ivl_132", 0 0, L_0x600001485860;  1 drivers
v0x600001700510_0 .net *"_ivl_133", 0 0, L_0x600000ea1d50;  1 drivers
v0x6000017005a0_0 .net *"_ivl_136", 0 0, L_0x6000014854a0;  1 drivers
v0x600001700630_0 .net *"_ivl_138", 0 0, L_0x600001485900;  1 drivers
v0x6000017006c0_0 .net *"_ivl_14", 0 0, L_0x600000ea1500;  1 drivers
v0x600001700750_0 .net *"_ivl_140", 0 0, L_0x6000014859a0;  1 drivers
v0x6000017007e0_0 .net *"_ivl_141", 0 0, L_0x600000ea1dc0;  1 drivers
v0x600001700870_0 .net *"_ivl_143", 0 0, L_0x600000ea1e30;  1 drivers
v0x600001700900_0 .net *"_ivl_145", 0 0, L_0x600000ea1ea0;  1 drivers
v0x600001700990_0 .net *"_ivl_147", 0 0, L_0x600000ea1f10;  1 drivers
v0x600001700a20_0 .net *"_ivl_149", 0 0, L_0x600000ea1f80;  1 drivers
v0x600001700ab0_0 .net *"_ivl_151", 0 0, L_0x600000ea1ff0;  1 drivers
v0x600001700b40_0 .net *"_ivl_153", 0 0, L_0x600000ea2060;  1 drivers
v0x600001700bd0_0 .net *"_ivl_156", 0 0, L_0x600001485a40;  1 drivers
v0x600001700c60_0 .net *"_ivl_158", 0 0, L_0x600001485ae0;  1 drivers
v0x600001700cf0_0 .net *"_ivl_159", 0 0, L_0x600000ea20d0;  1 drivers
v0x600001700d80_0 .net *"_ivl_162", 0 0, L_0x600001485b80;  1 drivers
v0x600001700e10_0 .net *"_ivl_163", 0 0, L_0x600000ea2140;  1 drivers
v0x600001700ea0_0 .net *"_ivl_166", 0 0, L_0x600001485c20;  1 drivers
v0x600001700f30_0 .net *"_ivl_19", 0 0, L_0x600001484460;  1 drivers
v0x600001700fc0_0 .net *"_ivl_203", 0 0, L_0x6000014864e0;  1 drivers
v0x600001701050_0 .net *"_ivl_205", 0 0, L_0x600001486580;  1 drivers
v0x6000017010e0_0 .net *"_ivl_206", 0 0, L_0x600000ea2ae0;  1 drivers
v0x600001701170_0 .net *"_ivl_209", 0 0, L_0x600001486620;  1 drivers
v0x600001701200_0 .net *"_ivl_21", 0 0, L_0x600001484500;  1 drivers
v0x600001701290_0 .net *"_ivl_211", 0 0, L_0x6000014866c0;  1 drivers
v0x600001701320_0 .net *"_ivl_212", 0 0, L_0x600000ea2b50;  1 drivers
v0x6000017013b0_0 .net *"_ivl_22", 0 0, L_0x600000ea1570;  1 drivers
v0x600001701440_0 .net *"_ivl_28", 0 0, L_0x600001484640;  1 drivers
v0x6000017014d0_0 .net *"_ivl_3", 0 0, L_0x6000014841e0;  1 drivers
v0x600001701560_0 .net *"_ivl_30", 0 0, L_0x6000014846e0;  1 drivers
v0x6000017015f0_0 .net *"_ivl_31", 0 0, L_0x600000ea15e0;  1 drivers
v0x600001701680_0 .net *"_ivl_36", 0 0, L_0x600001484780;  1 drivers
v0x600001701710_0 .net *"_ivl_38", 0 0, L_0x600001484820;  1 drivers
v0x6000017017a0_0 .net *"_ivl_39", 0 0, L_0x600000ea1650;  1 drivers
v0x600001701830_0 .net *"_ivl_44", 0 0, L_0x6000014848c0;  1 drivers
v0x6000017018c0_0 .net *"_ivl_46", 0 0, L_0x600001484960;  1 drivers
v0x600001701950_0 .net *"_ivl_47", 0 0, L_0x600000ea1730;  1 drivers
v0x6000017019e0_0 .net *"_ivl_5", 0 0, L_0x600001484280;  1 drivers
v0x600001701a70_0 .net *"_ivl_52", 0 0, L_0x600001484a00;  1 drivers
v0x600001701b00_0 .net *"_ivl_54", 0 0, L_0x600001484aa0;  1 drivers
v0x600001701b90_0 .net *"_ivl_55", 0 0, L_0x600000ea16c0;  1 drivers
v0x600001701c20_0 .net *"_ivl_6", 0 0, L_0x600000ea1490;  1 drivers
v0x600001701cb0_0 .net *"_ivl_61", 0 0, L_0x600001484be0;  1 drivers
v0x600001701d40_0 .net *"_ivl_63", 0 0, L_0x600001484c80;  1 drivers
v0x600001701dd0_0 .net *"_ivl_64", 0 0, L_0x600000ea17a0;  1 drivers
v0x600001701e60_0 .net *"_ivl_69", 0 0, L_0x600001484d20;  1 drivers
v0x600001701ef0_0 .net *"_ivl_71", 0 0, L_0x600001484e60;  1 drivers
v0x600001701f80_0 .net *"_ivl_72", 0 0, L_0x600000ea1810;  1 drivers
v0x600001702010_0 .net *"_ivl_74", 0 0, L_0x600000ea1880;  1 drivers
v0x6000017020a0_0 .net *"_ivl_79", 0 0, L_0x600001484f00;  1 drivers
v0x600001702130_0 .net *"_ivl_81", 0 0, L_0x600001484dc0;  1 drivers
v0x6000017021c0_0 .net *"_ivl_83", 0 0, L_0x600001484fa0;  1 drivers
v0x600001702250_0 .net *"_ivl_85", 0 0, L_0x600001485040;  1 drivers
v0x6000017022e0_0 .net *"_ivl_86", 0 0, L_0x600000ea18f0;  1 drivers
v0x600001702370_0 .net *"_ivl_88", 0 0, L_0x600000ea1960;  1 drivers
v0x600001702400_0 .net *"_ivl_90", 0 0, L_0x600000ea19d0;  1 drivers
v0x600001702490_0 .net *"_ivl_92", 0 0, L_0x600000ea1ab0;  1 drivers
v0x600001702520_0 .net *"_ivl_97", 0 0, L_0x6000014850e0;  1 drivers
v0x6000017025b0_0 .net *"_ivl_99", 0 0, L_0x600001485180;  1 drivers
v0x600001702640_0 .net "a", 3 0, L_0x600001486800;  1 drivers
v0x6000017026d0_0 .net "b", 3 0, L_0x6000014868a0;  1 drivers
v0x600001702760_0 .net "c_in", 0 0, L_0x1380b34a8;  1 drivers
v0x6000017027f0_0 .net "carries", 3 0, L_0x600001485540;  1 drivers
v0x600001702880_0 .net "cout", 0 0, L_0x600001486760;  alias, 1 drivers
v0x600001702910_0 .net "g", 3 0, L_0x600001484b40;  1 drivers
v0x6000017029a0_0 .net "ovfl", 0 0, L_0x600000ea2bc0;  1 drivers
v0x600001702a30_0 .net "p", 3 0, L_0x6000014845a0;  1 drivers
v0x600001702ac0_0 .net "sum", 3 0, L_0x600001486440;  1 drivers
L_0x6000014841e0 .part L_0x600001486800, 0, 1;
L_0x600001484280 .part L_0x6000014868a0, 0, 1;
L_0x600001484320 .part L_0x600001486800, 1, 1;
L_0x6000014843c0 .part L_0x6000014868a0, 1, 1;
L_0x600001484460 .part L_0x600001486800, 2, 1;
L_0x600001484500 .part L_0x6000014868a0, 2, 1;
L_0x6000014845a0 .concat8 [ 1 1 1 1], L_0x600000ea1490, L_0x600000ea1500, L_0x600000ea1570, L_0x600000ea15e0;
L_0x600001484640 .part L_0x600001486800, 3, 1;
L_0x6000014846e0 .part L_0x6000014868a0, 3, 1;
L_0x600001484780 .part L_0x600001486800, 0, 1;
L_0x600001484820 .part L_0x6000014868a0, 0, 1;
L_0x6000014848c0 .part L_0x600001486800, 1, 1;
L_0x600001484960 .part L_0x6000014868a0, 1, 1;
L_0x600001484a00 .part L_0x600001486800, 2, 1;
L_0x600001484aa0 .part L_0x6000014868a0, 2, 1;
L_0x600001484b40 .concat8 [ 1 1 1 1], L_0x600000ea1650, L_0x600000ea1730, L_0x600000ea16c0, L_0x600000ea17a0;
L_0x600001484be0 .part L_0x600001486800, 3, 1;
L_0x600001484c80 .part L_0x6000014868a0, 3, 1;
L_0x600001484d20 .part L_0x600001484b40, 0, 1;
L_0x600001484e60 .part L_0x6000014845a0, 0, 1;
L_0x600001484f00 .part L_0x600001484b40, 1, 1;
L_0x600001484dc0 .part L_0x6000014845a0, 1, 1;
L_0x600001484fa0 .part L_0x600001484b40, 0, 1;
L_0x600001485040 .part L_0x6000014845a0, 0, 1;
L_0x6000014850e0 .part L_0x600001484b40, 2, 1;
L_0x600001485180 .part L_0x6000014845a0, 2, 1;
L_0x600001485220 .part L_0x600001484b40, 1, 1;
L_0x6000014852c0 .part L_0x6000014845a0, 1, 1;
L_0x600001485360 .part L_0x600001484b40, 0, 1;
L_0x600001485400 .part L_0x6000014845a0, 0, 1;
L_0x600001485540 .concat8 [ 1 1 1 1], L_0x600000ea1880, L_0x600000ea1ab0, L_0x600000ea1ce0, L_0x600000ea2060;
L_0x6000014855e0 .part L_0x600001484b40, 3, 1;
L_0x600001485680 .part L_0x6000014845a0, 3, 1;
L_0x600001485720 .part L_0x600001484b40, 2, 1;
L_0x6000014857c0 .part L_0x6000014845a0, 2, 1;
L_0x600001485860 .part L_0x600001484b40, 1, 1;
L_0x6000014854a0 .part L_0x6000014845a0, 1, 1;
L_0x600001485900 .part L_0x600001484b40, 0, 1;
L_0x6000014859a0 .part L_0x6000014845a0, 0, 1;
L_0x600001485a40 .part L_0x6000014845a0, 0, 1;
L_0x600001485ae0 .part L_0x6000014845a0, 1, 1;
L_0x600001485b80 .part L_0x6000014845a0, 2, 1;
L_0x600001485c20 .part L_0x6000014845a0, 3, 1;
L_0x600001485cc0 .part L_0x600001485540, 3, 1;
L_0x600001485d60 .part L_0x600001486800, 0, 1;
L_0x600001485e00 .part L_0x6000014868a0, 0, 1;
L_0x600001485ea0 .part L_0x600001486800, 1, 1;
L_0x600001485f40 .part L_0x6000014868a0, 1, 1;
L_0x600001485fe0 .part L_0x600001485540, 0, 1;
L_0x600001486080 .part L_0x600001486800, 2, 1;
L_0x600001486120 .part L_0x6000014868a0, 2, 1;
L_0x6000014861c0 .part L_0x600001485540, 1, 1;
L_0x600001486260 .part L_0x600001486800, 3, 1;
L_0x600001486300 .part L_0x6000014868a0, 3, 1;
L_0x6000014863a0 .part L_0x600001485540, 2, 1;
L_0x600001486440 .concat8 [ 1 1 1 1], L_0x600000ea2370, L_0x600000ea25a0, L_0x600000ea27d0, L_0x600000ea2a00;
L_0x6000014864e0 .part L_0x6000014868a0, 3, 1;
L_0x600001486580 .part L_0x600001486800, 3, 1;
L_0x600001486620 .part L_0x600001486440, 3, 1;
L_0x6000014866c0 .part L_0x600001486800, 3, 1;
L_0x600001486760 .part L_0x600001485540, 3, 1;
S_0x144e75be0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e764c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea2220 .functor XOR 1, L_0x600001485d60, L_0x600001485e00, C4<0>, C4<0>;
L_0x600000ea2290 .functor AND 1, L_0x600001485d60, L_0x600001485e00, C4<1>, C4<1>;
L_0x600000ea2300 .functor AND 1, L_0x600000ea2220, L_0x1380b34a8, C4<1>, C4<1>;
L_0x600000ea2370 .functor XOR 1, L_0x600000ea2220, L_0x1380b34a8, C4<0>, C4<0>;
L_0x600000ea23e0 .functor OR 1, L_0x600000ea2290, L_0x600000ea2300, C4<0>, C4<0>;
v0x6000017067f0_0 .net "a", 0 0, L_0x600001485d60;  1 drivers
v0x600001706880_0 .net "b", 0 0, L_0x600001485e00;  1 drivers
v0x600001706910_0 .net "c_in", 0 0, L_0x1380b34a8;  alias, 1 drivers
v0x6000017069a0_0 .net "c_out", 0 0, L_0x600000ea23e0;  1 drivers
v0x600001706a30_0 .net "c_out_2part", 0 0, L_0x600000ea2300;  1 drivers
v0x600001706ac0_0 .net "g", 0 0, L_0x600000ea2290;  1 drivers
v0x600001706b50_0 .net "p", 0 0, L_0x600000ea2220;  1 drivers
v0x600001706be0_0 .net "sum", 0 0, L_0x600000ea2370;  1 drivers
S_0x144e75d50 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e764c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea2450 .functor XOR 1, L_0x600001485ea0, L_0x600001485f40, C4<0>, C4<0>;
L_0x600000ea24c0 .functor AND 1, L_0x600001485ea0, L_0x600001485f40, C4<1>, C4<1>;
L_0x600000ea2530 .functor AND 1, L_0x600000ea2450, L_0x600001485fe0, C4<1>, C4<1>;
L_0x600000ea25a0 .functor XOR 1, L_0x600000ea2450, L_0x600001485fe0, C4<0>, C4<0>;
L_0x600000ea2610 .functor OR 1, L_0x600000ea24c0, L_0x600000ea2530, C4<0>, C4<0>;
v0x600001706c70_0 .net "a", 0 0, L_0x600001485ea0;  1 drivers
v0x600001706d00_0 .net "b", 0 0, L_0x600001485f40;  1 drivers
v0x600001706d90_0 .net "c_in", 0 0, L_0x600001485fe0;  1 drivers
v0x600001706e20_0 .net "c_out", 0 0, L_0x600000ea2610;  1 drivers
v0x600001706eb0_0 .net "c_out_2part", 0 0, L_0x600000ea2530;  1 drivers
v0x600001706f40_0 .net "g", 0 0, L_0x600000ea24c0;  1 drivers
v0x600001706fd0_0 .net "p", 0 0, L_0x600000ea2450;  1 drivers
v0x600001707060_0 .net "sum", 0 0, L_0x600000ea25a0;  1 drivers
S_0x144e75470 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e764c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea2680 .functor XOR 1, L_0x600001486080, L_0x600001486120, C4<0>, C4<0>;
L_0x600000ea26f0 .functor AND 1, L_0x600001486080, L_0x600001486120, C4<1>, C4<1>;
L_0x600000ea2760 .functor AND 1, L_0x600000ea2680, L_0x6000014861c0, C4<1>, C4<1>;
L_0x600000ea27d0 .functor XOR 1, L_0x600000ea2680, L_0x6000014861c0, C4<0>, C4<0>;
L_0x600000ea2840 .functor OR 1, L_0x600000ea26f0, L_0x600000ea2760, C4<0>, C4<0>;
v0x6000017070f0_0 .net "a", 0 0, L_0x600001486080;  1 drivers
v0x600001707180_0 .net "b", 0 0, L_0x600001486120;  1 drivers
v0x600001707210_0 .net "c_in", 0 0, L_0x6000014861c0;  1 drivers
v0x6000017072a0_0 .net "c_out", 0 0, L_0x600000ea2840;  1 drivers
v0x600001707330_0 .net "c_out_2part", 0 0, L_0x600000ea2760;  1 drivers
v0x6000017073c0_0 .net "g", 0 0, L_0x600000ea26f0;  1 drivers
v0x600001707450_0 .net "p", 0 0, L_0x600000ea2680;  1 drivers
v0x6000017074e0_0 .net "sum", 0 0, L_0x600000ea27d0;  1 drivers
S_0x144e755e0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e764c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea28b0 .functor XOR 1, L_0x600001486260, L_0x600001486300, C4<0>, C4<0>;
L_0x600000ea2920 .functor AND 1, L_0x600001486260, L_0x600001486300, C4<1>, C4<1>;
L_0x600000ea2990 .functor AND 1, L_0x600000ea28b0, L_0x6000014863a0, C4<1>, C4<1>;
L_0x600000ea2a00 .functor XOR 1, L_0x600000ea28b0, L_0x6000014863a0, C4<0>, C4<0>;
L_0x600000ea2a70 .functor OR 1, L_0x600000ea2920, L_0x600000ea2990, C4<0>, C4<0>;
v0x600001707570_0 .net "a", 0 0, L_0x600001486260;  1 drivers
v0x600001707600_0 .net "b", 0 0, L_0x600001486300;  1 drivers
v0x600001707690_0 .net "c_in", 0 0, L_0x6000014863a0;  1 drivers
v0x600001707720_0 .net "c_out", 0 0, L_0x600000ea2a70;  1 drivers
v0x6000017077b0_0 .net "c_out_2part", 0 0, L_0x600000ea2990;  1 drivers
v0x600001707840_0 .net "g", 0 0, L_0x600000ea2920;  1 drivers
v0x6000017078d0_0 .net "p", 0 0, L_0x600000ea28b0;  1 drivers
v0x600001707960_0 .net "sum", 0 0, L_0x600000ea2a00;  1 drivers
S_0x144e74d00 .scope module, "sb_1" "CLA_adder_4" 9 56, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ea2c30 .functor OR 1, L_0x600001486940, L_0x6000014869e0, C4<0>, C4<0>;
L_0x600000ea2ca0 .functor OR 1, L_0x600001486a80, L_0x600001486b20, C4<0>, C4<0>;
L_0x600000ea2d10 .functor OR 1, L_0x600001486bc0, L_0x600001486c60, C4<0>, C4<0>;
L_0x600000ea2d80 .functor OR 1, L_0x600001486da0, L_0x600001486e40, C4<0>, C4<0>;
L_0x600000ea2df0 .functor AND 1, L_0x600001486ee0, L_0x600001486f80, C4<1>, C4<1>;
L_0x600000ea2ed0 .functor AND 1, L_0x600001487020, L_0x6000014870c0, C4<1>, C4<1>;
L_0x600000ea2e60 .functor AND 1, L_0x600001487160, L_0x600001487200, C4<1>, C4<1>;
L_0x600000ea2f40 .functor AND 1, L_0x600001487340, L_0x6000014873e0, C4<1>, C4<1>;
L_0x600000ea2fb0 .functor AND 1, L_0x6000014875c0, L_0x600001486760, C4<1>, C4<1>;
L_0x600000ea3020 .functor OR 1, L_0x600001487480, L_0x600000ea2fb0, C4<0>, C4<0>;
L_0x600000ea3090 .functor AND 1, L_0x6000014877a0, L_0x600001486760, C4<1>, C4<1>;
L_0x600000ea3100 .functor OR 1, L_0x600001487700, L_0x600000ea3090, C4<0>, C4<0>;
L_0x600000ea3170 .functor AND 1, L_0x600001487520, L_0x600000ea3100, C4<1>, C4<1>;
L_0x600000ea3250 .functor OR 1, L_0x600001487660, L_0x600000ea3170, C4<0>, C4<0>;
L_0x600000ea32c0 .functor AND 1, L_0x6000014878e0, L_0x600001487980, C4<1>, C4<1>;
L_0x600000ea31e0 .functor AND 1, L_0x600001487b60, L_0x600001486760, C4<1>, C4<1>;
L_0x600000ea3330 .functor OR 1, L_0x600001487ac0, L_0x600000ea31e0, C4<0>, C4<0>;
L_0x600000ea33a0 .functor AND 1, L_0x600001487a20, L_0x600000ea3330, C4<1>, C4<1>;
L_0x600000ea3410 .functor OR 1, L_0x600000ea32c0, L_0x600000ea33a0, C4<0>, C4<0>;
L_0x600000ea3480 .functor OR 1, L_0x600001487840, L_0x600000ea3410, C4<0>, C4<0>;
L_0x600000ea34f0 .functor AND 1, L_0x600001487f20, L_0x600001480000, C4<1>, C4<1>;
L_0x600000ea3560 .functor AND 1, L_0x6000014801e0, L_0x600001486760, C4<1>, C4<1>;
L_0x600000ea35d0 .functor OR 1, L_0x600001480140, L_0x600000ea3560, C4<0>, C4<0>;
L_0x600000ea3640 .functor AND 1, L_0x6000014800a0, L_0x600000ea35d0, C4<1>, C4<1>;
L_0x600000ea36b0 .functor OR 1, L_0x600000ea34f0, L_0x600000ea3640, C4<0>, C4<0>;
L_0x600000ea3720 .functor OR 1, L_0x600001487e80, L_0x600000ea36b0, C4<0>, C4<0>;
L_0x600000ea3790 .functor AND 1, L_0x600001487de0, L_0x600000ea3720, C4<1>, C4<1>;
L_0x600000ea3800 .functor OR 1, L_0x600001487d40, L_0x600000ea3790, C4<0>, C4<0>;
L_0x600000ea3870 .functor AND 1, L_0x600001480280, L_0x600001480320, C4<1>, C4<1>;
L_0x600000ea38e0 .functor AND 1, L_0x600000ea3870, L_0x6000014803c0, C4<1>, C4<1>;
L_0x600000ea3950 .functor AND 1, L_0x600000ea38e0, L_0x600001480460, C4<1>, C4<1>;
L_0x600000eac2a0 .functor XNOR 1, L_0x600001480d20, L_0x600001480dc0, C4<0>, C4<0>;
L_0x600000eac310 .functor XOR 1, L_0x600001480e60, L_0x600001480f00, C4<0>, C4<0>;
L_0x600000eac380 .functor AND 1, L_0x600000eac2a0, L_0x600000eac310, C4<1>, C4<1>;
v0x600001703d50_0 .net "TG", 0 0, L_0x600001480500;  1 drivers
v0x600001703de0_0 .net "TP", 0 0, L_0x600000ea3950;  1 drivers
v0x600001703e70_0 .net *"_ivl_101", 0 0, L_0x600001487980;  1 drivers
v0x600001703f00_0 .net *"_ivl_102", 0 0, L_0x600000ea32c0;  1 drivers
v0x60000170c000_0 .net *"_ivl_105", 0 0, L_0x600001487a20;  1 drivers
v0x60000170c090_0 .net *"_ivl_107", 0 0, L_0x600001487ac0;  1 drivers
v0x60000170c120_0 .net *"_ivl_109", 0 0, L_0x600001487b60;  1 drivers
v0x60000170c1b0_0 .net *"_ivl_11", 0 0, L_0x600001486a80;  1 drivers
v0x60000170c240_0 .net *"_ivl_110", 0 0, L_0x600000ea31e0;  1 drivers
v0x60000170c2d0_0 .net *"_ivl_112", 0 0, L_0x600000ea3330;  1 drivers
v0x60000170c360_0 .net *"_ivl_114", 0 0, L_0x600000ea33a0;  1 drivers
v0x60000170c3f0_0 .net *"_ivl_116", 0 0, L_0x600000ea3410;  1 drivers
v0x60000170c480_0 .net *"_ivl_118", 0 0, L_0x600000ea3480;  1 drivers
v0x60000170c510_0 .net *"_ivl_124", 0 0, L_0x600001487d40;  1 drivers
v0x60000170c5a0_0 .net *"_ivl_126", 0 0, L_0x600001487de0;  1 drivers
v0x60000170c630_0 .net *"_ivl_128", 0 0, L_0x600001487e80;  1 drivers
v0x60000170c6c0_0 .net *"_ivl_13", 0 0, L_0x600001486b20;  1 drivers
v0x60000170c750_0 .net *"_ivl_130", 0 0, L_0x600001487f20;  1 drivers
v0x60000170c7e0_0 .net *"_ivl_132", 0 0, L_0x600001480000;  1 drivers
v0x60000170c870_0 .net *"_ivl_133", 0 0, L_0x600000ea34f0;  1 drivers
v0x60000170c900_0 .net *"_ivl_136", 0 0, L_0x6000014800a0;  1 drivers
v0x60000170c990_0 .net *"_ivl_138", 0 0, L_0x600001480140;  1 drivers
v0x60000170ca20_0 .net *"_ivl_14", 0 0, L_0x600000ea2ca0;  1 drivers
v0x60000170cab0_0 .net *"_ivl_140", 0 0, L_0x6000014801e0;  1 drivers
v0x60000170cb40_0 .net *"_ivl_141", 0 0, L_0x600000ea3560;  1 drivers
v0x60000170cbd0_0 .net *"_ivl_143", 0 0, L_0x600000ea35d0;  1 drivers
v0x60000170cc60_0 .net *"_ivl_145", 0 0, L_0x600000ea3640;  1 drivers
v0x60000170ccf0_0 .net *"_ivl_147", 0 0, L_0x600000ea36b0;  1 drivers
v0x60000170cd80_0 .net *"_ivl_149", 0 0, L_0x600000ea3720;  1 drivers
v0x60000170ce10_0 .net *"_ivl_151", 0 0, L_0x600000ea3790;  1 drivers
v0x60000170cea0_0 .net *"_ivl_153", 0 0, L_0x600000ea3800;  1 drivers
v0x60000170cf30_0 .net *"_ivl_156", 0 0, L_0x600001480280;  1 drivers
v0x60000170cfc0_0 .net *"_ivl_158", 0 0, L_0x600001480320;  1 drivers
v0x60000170d050_0 .net *"_ivl_159", 0 0, L_0x600000ea3870;  1 drivers
v0x60000170d0e0_0 .net *"_ivl_162", 0 0, L_0x6000014803c0;  1 drivers
v0x60000170d170_0 .net *"_ivl_163", 0 0, L_0x600000ea38e0;  1 drivers
v0x60000170d200_0 .net *"_ivl_166", 0 0, L_0x600001480460;  1 drivers
v0x60000170d290_0 .net *"_ivl_19", 0 0, L_0x600001486bc0;  1 drivers
v0x60000170d320_0 .net *"_ivl_203", 0 0, L_0x600001480d20;  1 drivers
v0x60000170d3b0_0 .net *"_ivl_205", 0 0, L_0x600001480dc0;  1 drivers
v0x60000170d440_0 .net *"_ivl_206", 0 0, L_0x600000eac2a0;  1 drivers
v0x60000170d4d0_0 .net *"_ivl_209", 0 0, L_0x600001480e60;  1 drivers
v0x60000170d560_0 .net *"_ivl_21", 0 0, L_0x600001486c60;  1 drivers
v0x60000170d5f0_0 .net *"_ivl_211", 0 0, L_0x600001480f00;  1 drivers
v0x60000170d680_0 .net *"_ivl_212", 0 0, L_0x600000eac310;  1 drivers
v0x60000170d710_0 .net *"_ivl_22", 0 0, L_0x600000ea2d10;  1 drivers
v0x60000170d7a0_0 .net *"_ivl_28", 0 0, L_0x600001486da0;  1 drivers
v0x60000170d830_0 .net *"_ivl_3", 0 0, L_0x600001486940;  1 drivers
v0x60000170d8c0_0 .net *"_ivl_30", 0 0, L_0x600001486e40;  1 drivers
v0x60000170d950_0 .net *"_ivl_31", 0 0, L_0x600000ea2d80;  1 drivers
v0x60000170d9e0_0 .net *"_ivl_36", 0 0, L_0x600001486ee0;  1 drivers
v0x60000170da70_0 .net *"_ivl_38", 0 0, L_0x600001486f80;  1 drivers
v0x60000170db00_0 .net *"_ivl_39", 0 0, L_0x600000ea2df0;  1 drivers
v0x60000170db90_0 .net *"_ivl_44", 0 0, L_0x600001487020;  1 drivers
v0x60000170dc20_0 .net *"_ivl_46", 0 0, L_0x6000014870c0;  1 drivers
v0x60000170dcb0_0 .net *"_ivl_47", 0 0, L_0x600000ea2ed0;  1 drivers
v0x60000170dd40_0 .net *"_ivl_5", 0 0, L_0x6000014869e0;  1 drivers
v0x60000170ddd0_0 .net *"_ivl_52", 0 0, L_0x600001487160;  1 drivers
v0x60000170de60_0 .net *"_ivl_54", 0 0, L_0x600001487200;  1 drivers
v0x60000170def0_0 .net *"_ivl_55", 0 0, L_0x600000ea2e60;  1 drivers
v0x60000170df80_0 .net *"_ivl_6", 0 0, L_0x600000ea2c30;  1 drivers
v0x60000170e010_0 .net *"_ivl_61", 0 0, L_0x600001487340;  1 drivers
v0x60000170e0a0_0 .net *"_ivl_63", 0 0, L_0x6000014873e0;  1 drivers
v0x60000170e130_0 .net *"_ivl_64", 0 0, L_0x600000ea2f40;  1 drivers
v0x60000170e1c0_0 .net *"_ivl_69", 0 0, L_0x600001487480;  1 drivers
v0x60000170e250_0 .net *"_ivl_71", 0 0, L_0x6000014875c0;  1 drivers
v0x60000170e2e0_0 .net *"_ivl_72", 0 0, L_0x600000ea2fb0;  1 drivers
v0x60000170e370_0 .net *"_ivl_74", 0 0, L_0x600000ea3020;  1 drivers
v0x60000170e400_0 .net *"_ivl_79", 0 0, L_0x600001487660;  1 drivers
v0x60000170e490_0 .net *"_ivl_81", 0 0, L_0x600001487520;  1 drivers
v0x60000170e520_0 .net *"_ivl_83", 0 0, L_0x600001487700;  1 drivers
v0x60000170e5b0_0 .net *"_ivl_85", 0 0, L_0x6000014877a0;  1 drivers
v0x60000170e640_0 .net *"_ivl_86", 0 0, L_0x600000ea3090;  1 drivers
v0x60000170e6d0_0 .net *"_ivl_88", 0 0, L_0x600000ea3100;  1 drivers
v0x60000170e760_0 .net *"_ivl_90", 0 0, L_0x600000ea3170;  1 drivers
v0x60000170e7f0_0 .net *"_ivl_92", 0 0, L_0x600000ea3250;  1 drivers
v0x60000170e880_0 .net *"_ivl_97", 0 0, L_0x600001487840;  1 drivers
v0x60000170e910_0 .net *"_ivl_99", 0 0, L_0x6000014878e0;  1 drivers
v0x60000170e9a0_0 .net "a", 3 0, L_0x600001481040;  1 drivers
v0x60000170ea30_0 .net "b", 3 0, L_0x6000014810e0;  1 drivers
v0x60000170eac0_0 .net "c_in", 0 0, L_0x600001486760;  alias, 1 drivers
v0x60000170eb50_0 .net "carries", 3 0, L_0x600001487ca0;  1 drivers
v0x60000170ebe0_0 .net "cout", 0 0, L_0x600001480fa0;  alias, 1 drivers
v0x60000170ec70_0 .net "g", 3 0, L_0x6000014872a0;  1 drivers
v0x60000170ed00_0 .net "ovfl", 0 0, L_0x600000eac380;  1 drivers
v0x60000170ed90_0 .net "p", 3 0, L_0x600001486d00;  1 drivers
v0x60000170ee20_0 .net "sum", 3 0, L_0x600001480c80;  1 drivers
L_0x600001486940 .part L_0x600001481040, 0, 1;
L_0x6000014869e0 .part L_0x6000014810e0, 0, 1;
L_0x600001486a80 .part L_0x600001481040, 1, 1;
L_0x600001486b20 .part L_0x6000014810e0, 1, 1;
L_0x600001486bc0 .part L_0x600001481040, 2, 1;
L_0x600001486c60 .part L_0x6000014810e0, 2, 1;
L_0x600001486d00 .concat8 [ 1 1 1 1], L_0x600000ea2c30, L_0x600000ea2ca0, L_0x600000ea2d10, L_0x600000ea2d80;
L_0x600001486da0 .part L_0x600001481040, 3, 1;
L_0x600001486e40 .part L_0x6000014810e0, 3, 1;
L_0x600001486ee0 .part L_0x600001481040, 0, 1;
L_0x600001486f80 .part L_0x6000014810e0, 0, 1;
L_0x600001487020 .part L_0x600001481040, 1, 1;
L_0x6000014870c0 .part L_0x6000014810e0, 1, 1;
L_0x600001487160 .part L_0x600001481040, 2, 1;
L_0x600001487200 .part L_0x6000014810e0, 2, 1;
L_0x6000014872a0 .concat8 [ 1 1 1 1], L_0x600000ea2df0, L_0x600000ea2ed0, L_0x600000ea2e60, L_0x600000ea2f40;
L_0x600001487340 .part L_0x600001481040, 3, 1;
L_0x6000014873e0 .part L_0x6000014810e0, 3, 1;
L_0x600001487480 .part L_0x6000014872a0, 0, 1;
L_0x6000014875c0 .part L_0x600001486d00, 0, 1;
L_0x600001487660 .part L_0x6000014872a0, 1, 1;
L_0x600001487520 .part L_0x600001486d00, 1, 1;
L_0x600001487700 .part L_0x6000014872a0, 0, 1;
L_0x6000014877a0 .part L_0x600001486d00, 0, 1;
L_0x600001487840 .part L_0x6000014872a0, 2, 1;
L_0x6000014878e0 .part L_0x600001486d00, 2, 1;
L_0x600001487980 .part L_0x6000014872a0, 1, 1;
L_0x600001487a20 .part L_0x600001486d00, 1, 1;
L_0x600001487ac0 .part L_0x6000014872a0, 0, 1;
L_0x600001487b60 .part L_0x600001486d00, 0, 1;
L_0x600001487ca0 .concat8 [ 1 1 1 1], L_0x600000ea3020, L_0x600000ea3250, L_0x600000ea3480, L_0x600000ea3800;
L_0x600001487d40 .part L_0x6000014872a0, 3, 1;
L_0x600001487de0 .part L_0x600001486d00, 3, 1;
L_0x600001487e80 .part L_0x6000014872a0, 2, 1;
L_0x600001487f20 .part L_0x600001486d00, 2, 1;
L_0x600001480000 .part L_0x6000014872a0, 1, 1;
L_0x6000014800a0 .part L_0x600001486d00, 1, 1;
L_0x600001480140 .part L_0x6000014872a0, 0, 1;
L_0x6000014801e0 .part L_0x600001486d00, 0, 1;
L_0x600001480280 .part L_0x600001486d00, 0, 1;
L_0x600001480320 .part L_0x600001486d00, 1, 1;
L_0x6000014803c0 .part L_0x600001486d00, 2, 1;
L_0x600001480460 .part L_0x600001486d00, 3, 1;
L_0x600001480500 .part L_0x600001487ca0, 3, 1;
L_0x6000014805a0 .part L_0x600001481040, 0, 1;
L_0x600001480640 .part L_0x6000014810e0, 0, 1;
L_0x6000014806e0 .part L_0x600001481040, 1, 1;
L_0x600001480780 .part L_0x6000014810e0, 1, 1;
L_0x600001480820 .part L_0x600001487ca0, 0, 1;
L_0x6000014808c0 .part L_0x600001481040, 2, 1;
L_0x600001480960 .part L_0x6000014810e0, 2, 1;
L_0x600001480a00 .part L_0x600001487ca0, 1, 1;
L_0x600001480aa0 .part L_0x600001481040, 3, 1;
L_0x600001480b40 .part L_0x6000014810e0, 3, 1;
L_0x600001480be0 .part L_0x600001487ca0, 2, 1;
L_0x600001480c80 .concat8 [ 1 1 1 1], L_0x600000ea3b10, L_0x600000ea3d40, L_0x600000ea3f70, L_0x600000eac1c0;
L_0x600001480d20 .part L_0x6000014810e0, 3, 1;
L_0x600001480dc0 .part L_0x600001481040, 3, 1;
L_0x600001480e60 .part L_0x600001480c80, 3, 1;
L_0x600001480f00 .part L_0x600001481040, 3, 1;
L_0x600001480fa0 .part L_0x600001487ca0, 3, 1;
S_0x144e74e70 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e74d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea39c0 .functor XOR 1, L_0x6000014805a0, L_0x600001480640, C4<0>, C4<0>;
L_0x600000ea3a30 .functor AND 1, L_0x6000014805a0, L_0x600001480640, C4<1>, C4<1>;
L_0x600000ea3aa0 .functor AND 1, L_0x600000ea39c0, L_0x600001486760, C4<1>, C4<1>;
L_0x600000ea3b10 .functor XOR 1, L_0x600000ea39c0, L_0x600001486760, C4<0>, C4<0>;
L_0x600000ea3b80 .functor OR 1, L_0x600000ea3a30, L_0x600000ea3aa0, C4<0>, C4<0>;
v0x600001702b50_0 .net "a", 0 0, L_0x6000014805a0;  1 drivers
v0x600001702be0_0 .net "b", 0 0, L_0x600001480640;  1 drivers
v0x600001702c70_0 .net "c_in", 0 0, L_0x600001486760;  alias, 1 drivers
v0x600001702d00_0 .net "c_out", 0 0, L_0x600000ea3b80;  1 drivers
v0x600001702d90_0 .net "c_out_2part", 0 0, L_0x600000ea3aa0;  1 drivers
v0x600001702e20_0 .net "g", 0 0, L_0x600000ea3a30;  1 drivers
v0x600001702eb0_0 .net "p", 0 0, L_0x600000ea39c0;  1 drivers
v0x600001702f40_0 .net "sum", 0 0, L_0x600000ea3b10;  1 drivers
S_0x144e72c10 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e74d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea3bf0 .functor XOR 1, L_0x6000014806e0, L_0x600001480780, C4<0>, C4<0>;
L_0x600000ea3c60 .functor AND 1, L_0x6000014806e0, L_0x600001480780, C4<1>, C4<1>;
L_0x600000ea3cd0 .functor AND 1, L_0x600000ea3bf0, L_0x600001480820, C4<1>, C4<1>;
L_0x600000ea3d40 .functor XOR 1, L_0x600000ea3bf0, L_0x600001480820, C4<0>, C4<0>;
L_0x600000ea3db0 .functor OR 1, L_0x600000ea3c60, L_0x600000ea3cd0, C4<0>, C4<0>;
v0x600001702fd0_0 .net "a", 0 0, L_0x6000014806e0;  1 drivers
v0x600001703060_0 .net "b", 0 0, L_0x600001480780;  1 drivers
v0x6000017030f0_0 .net "c_in", 0 0, L_0x600001480820;  1 drivers
v0x600001703180_0 .net "c_out", 0 0, L_0x600000ea3db0;  1 drivers
v0x600001703210_0 .net "c_out_2part", 0 0, L_0x600000ea3cd0;  1 drivers
v0x6000017032a0_0 .net "g", 0 0, L_0x600000ea3c60;  1 drivers
v0x600001703330_0 .net "p", 0 0, L_0x600000ea3bf0;  1 drivers
v0x6000017033c0_0 .net "sum", 0 0, L_0x600000ea3d40;  1 drivers
S_0x144e72d80 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e74d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea3e20 .functor XOR 1, L_0x6000014808c0, L_0x600001480960, C4<0>, C4<0>;
L_0x600000ea3e90 .functor AND 1, L_0x6000014808c0, L_0x600001480960, C4<1>, C4<1>;
L_0x600000ea3f00 .functor AND 1, L_0x600000ea3e20, L_0x600001480a00, C4<1>, C4<1>;
L_0x600000ea3f70 .functor XOR 1, L_0x600000ea3e20, L_0x600001480a00, C4<0>, C4<0>;
L_0x600000eac000 .functor OR 1, L_0x600000ea3e90, L_0x600000ea3f00, C4<0>, C4<0>;
v0x600001703450_0 .net "a", 0 0, L_0x6000014808c0;  1 drivers
v0x6000017034e0_0 .net "b", 0 0, L_0x600001480960;  1 drivers
v0x600001703570_0 .net "c_in", 0 0, L_0x600001480a00;  1 drivers
v0x600001703600_0 .net "c_out", 0 0, L_0x600000eac000;  1 drivers
v0x600001703690_0 .net "c_out_2part", 0 0, L_0x600000ea3f00;  1 drivers
v0x600001703720_0 .net "g", 0 0, L_0x600000ea3e90;  1 drivers
v0x6000017037b0_0 .net "p", 0 0, L_0x600000ea3e20;  1 drivers
v0x600001703840_0 .net "sum", 0 0, L_0x600000ea3f70;  1 drivers
S_0x144e724a0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e74d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eac070 .functor XOR 1, L_0x600001480aa0, L_0x600001480b40, C4<0>, C4<0>;
L_0x600000eac0e0 .functor AND 1, L_0x600001480aa0, L_0x600001480b40, C4<1>, C4<1>;
L_0x600000eac150 .functor AND 1, L_0x600000eac070, L_0x600001480be0, C4<1>, C4<1>;
L_0x600000eac1c0 .functor XOR 1, L_0x600000eac070, L_0x600001480be0, C4<0>, C4<0>;
L_0x600000eac230 .functor OR 1, L_0x600000eac0e0, L_0x600000eac150, C4<0>, C4<0>;
v0x6000017038d0_0 .net "a", 0 0, L_0x600001480aa0;  1 drivers
v0x600001703960_0 .net "b", 0 0, L_0x600001480b40;  1 drivers
v0x6000017039f0_0 .net "c_in", 0 0, L_0x600001480be0;  1 drivers
v0x600001703a80_0 .net "c_out", 0 0, L_0x600000eac230;  1 drivers
v0x600001703b10_0 .net "c_out_2part", 0 0, L_0x600000eac150;  1 drivers
v0x600001703ba0_0 .net "g", 0 0, L_0x600000eac0e0;  1 drivers
v0x600001703c30_0 .net "p", 0 0, L_0x600000eac070;  1 drivers
v0x600001703cc0_0 .net "sum", 0 0, L_0x600000eac1c0;  1 drivers
S_0x144e72610 .scope module, "sum_0" "CLA_adder_4" 9 71, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eac540 .functor OR 1, L_0x600001481360, L_0x600001481400, C4<0>, C4<0>;
L_0x600000eac5b0 .functor OR 1, L_0x6000014814a0, L_0x600001481540, C4<0>, C4<0>;
L_0x600000eac620 .functor OR 1, L_0x6000014815e0, L_0x600001481680, C4<0>, C4<0>;
L_0x600000eac690 .functor OR 1, L_0x6000014817c0, L_0x600001481860, C4<0>, C4<0>;
L_0x600000eac700 .functor AND 1, L_0x600001481900, L_0x6000014819a0, C4<1>, C4<1>;
L_0x600000eac7e0 .functor AND 1, L_0x600001481a40, L_0x600001481ae0, C4<1>, C4<1>;
L_0x600000eac770 .functor AND 1, L_0x600001481b80, L_0x600001481c20, C4<1>, C4<1>;
L_0x600000eac850 .functor AND 1, L_0x600001481d60, L_0x600001481e00, C4<1>, C4<1>;
L_0x1380b34f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eac8c0 .functor AND 1, L_0x600001481fe0, L_0x1380b34f0, C4<1>, C4<1>;
L_0x600000eac930 .functor OR 1, L_0x600001481ea0, L_0x600000eac8c0, C4<0>, C4<0>;
L_0x600000eac9a0 .functor AND 1, L_0x6000014821c0, L_0x1380b34f0, C4<1>, C4<1>;
L_0x600000eaca10 .functor OR 1, L_0x600001482120, L_0x600000eac9a0, C4<0>, C4<0>;
L_0x600000eaca80 .functor AND 1, L_0x600001481f40, L_0x600000eaca10, C4<1>, C4<1>;
L_0x600000eacb60 .functor OR 1, L_0x600001482080, L_0x600000eaca80, C4<0>, C4<0>;
L_0x600000eacbd0 .functor AND 1, L_0x600001482300, L_0x6000014823a0, C4<1>, C4<1>;
L_0x600000eacaf0 .functor AND 1, L_0x600001482580, L_0x1380b34f0, C4<1>, C4<1>;
L_0x600000eacc40 .functor OR 1, L_0x6000014824e0, L_0x600000eacaf0, C4<0>, C4<0>;
L_0x600000eaccb0 .functor AND 1, L_0x600001482440, L_0x600000eacc40, C4<1>, C4<1>;
L_0x600000eacd20 .functor OR 1, L_0x600000eacbd0, L_0x600000eaccb0, C4<0>, C4<0>;
L_0x600000eacd90 .functor OR 1, L_0x600001482260, L_0x600000eacd20, C4<0>, C4<0>;
L_0x600000eace00 .functor AND 1, L_0x600001482940, L_0x6000014829e0, C4<1>, C4<1>;
L_0x600000eace70 .functor AND 1, L_0x600001482b20, L_0x1380b34f0, C4<1>, C4<1>;
L_0x600000eacee0 .functor OR 1, L_0x600001482a80, L_0x600000eace70, C4<0>, C4<0>;
L_0x600000eacf50 .functor AND 1, L_0x600001482620, L_0x600000eacee0, C4<1>, C4<1>;
L_0x600000eacfc0 .functor OR 1, L_0x600000eace00, L_0x600000eacf50, C4<0>, C4<0>;
L_0x600000ead030 .functor OR 1, L_0x6000014828a0, L_0x600000eacfc0, C4<0>, C4<0>;
L_0x600000ead0a0 .functor AND 1, L_0x600001482800, L_0x600000ead030, C4<1>, C4<1>;
L_0x600000ead110 .functor OR 1, L_0x600001482760, L_0x600000ead0a0, C4<0>, C4<0>;
L_0x600000ead180 .functor AND 1, L_0x600001482bc0, L_0x600001482c60, C4<1>, C4<1>;
L_0x600000ead1f0 .functor AND 1, L_0x600000ead180, L_0x600001482d00, C4<1>, C4<1>;
L_0x600000ead260 .functor AND 1, L_0x600000ead1f0, L_0x600001482da0, C4<1>, C4<1>;
L_0x600000eadb90 .functor XNOR 1, L_0x600001483660, L_0x600001483700, C4<0>, C4<0>;
L_0x600000eadc00 .functor XOR 1, L_0x6000014837a0, L_0x600001483840, C4<0>, C4<0>;
L_0x600000eadc70 .functor AND 1, L_0x600000eadb90, L_0x600000eadc00, C4<1>, C4<1>;
v0x600001708120_0 .net "TG", 0 0, L_0x600001482e40;  1 drivers
v0x6000017081b0_0 .net "TP", 0 0, L_0x600000ead260;  1 drivers
v0x600001708240_0 .net *"_ivl_101", 0 0, L_0x6000014823a0;  1 drivers
v0x6000017082d0_0 .net *"_ivl_102", 0 0, L_0x600000eacbd0;  1 drivers
v0x600001708360_0 .net *"_ivl_105", 0 0, L_0x600001482440;  1 drivers
v0x6000017083f0_0 .net *"_ivl_107", 0 0, L_0x6000014824e0;  1 drivers
v0x600001708480_0 .net *"_ivl_109", 0 0, L_0x600001482580;  1 drivers
v0x600001708510_0 .net *"_ivl_11", 0 0, L_0x6000014814a0;  1 drivers
v0x6000017085a0_0 .net *"_ivl_110", 0 0, L_0x600000eacaf0;  1 drivers
v0x600001708630_0 .net *"_ivl_112", 0 0, L_0x600000eacc40;  1 drivers
v0x6000017086c0_0 .net *"_ivl_114", 0 0, L_0x600000eaccb0;  1 drivers
v0x600001708750_0 .net *"_ivl_116", 0 0, L_0x600000eacd20;  1 drivers
v0x6000017087e0_0 .net *"_ivl_118", 0 0, L_0x600000eacd90;  1 drivers
v0x600001708870_0 .net *"_ivl_124", 0 0, L_0x600001482760;  1 drivers
v0x600001708900_0 .net *"_ivl_126", 0 0, L_0x600001482800;  1 drivers
v0x600001708990_0 .net *"_ivl_128", 0 0, L_0x6000014828a0;  1 drivers
v0x600001708a20_0 .net *"_ivl_13", 0 0, L_0x600001481540;  1 drivers
v0x600001708ab0_0 .net *"_ivl_130", 0 0, L_0x600001482940;  1 drivers
v0x600001708b40_0 .net *"_ivl_132", 0 0, L_0x6000014829e0;  1 drivers
v0x600001708bd0_0 .net *"_ivl_133", 0 0, L_0x600000eace00;  1 drivers
v0x600001708c60_0 .net *"_ivl_136", 0 0, L_0x600001482620;  1 drivers
v0x600001708cf0_0 .net *"_ivl_138", 0 0, L_0x600001482a80;  1 drivers
v0x600001708d80_0 .net *"_ivl_14", 0 0, L_0x600000eac5b0;  1 drivers
v0x600001708e10_0 .net *"_ivl_140", 0 0, L_0x600001482b20;  1 drivers
v0x600001708ea0_0 .net *"_ivl_141", 0 0, L_0x600000eace70;  1 drivers
v0x600001708f30_0 .net *"_ivl_143", 0 0, L_0x600000eacee0;  1 drivers
v0x600001708fc0_0 .net *"_ivl_145", 0 0, L_0x600000eacf50;  1 drivers
v0x600001709050_0 .net *"_ivl_147", 0 0, L_0x600000eacfc0;  1 drivers
v0x6000017090e0_0 .net *"_ivl_149", 0 0, L_0x600000ead030;  1 drivers
v0x600001709170_0 .net *"_ivl_151", 0 0, L_0x600000ead0a0;  1 drivers
v0x600001709200_0 .net *"_ivl_153", 0 0, L_0x600000ead110;  1 drivers
v0x600001709290_0 .net *"_ivl_156", 0 0, L_0x600001482bc0;  1 drivers
v0x600001709320_0 .net *"_ivl_158", 0 0, L_0x600001482c60;  1 drivers
v0x6000017093b0_0 .net *"_ivl_159", 0 0, L_0x600000ead180;  1 drivers
v0x600001709440_0 .net *"_ivl_162", 0 0, L_0x600001482d00;  1 drivers
v0x6000017094d0_0 .net *"_ivl_163", 0 0, L_0x600000ead1f0;  1 drivers
v0x600001709560_0 .net *"_ivl_166", 0 0, L_0x600001482da0;  1 drivers
v0x6000017095f0_0 .net *"_ivl_19", 0 0, L_0x6000014815e0;  1 drivers
v0x600001709680_0 .net *"_ivl_203", 0 0, L_0x600001483660;  1 drivers
v0x600001709710_0 .net *"_ivl_205", 0 0, L_0x600001483700;  1 drivers
v0x6000017097a0_0 .net *"_ivl_206", 0 0, L_0x600000eadb90;  1 drivers
v0x600001709830_0 .net *"_ivl_209", 0 0, L_0x6000014837a0;  1 drivers
v0x6000017098c0_0 .net *"_ivl_21", 0 0, L_0x600001481680;  1 drivers
v0x600001709950_0 .net *"_ivl_211", 0 0, L_0x600001483840;  1 drivers
v0x6000017099e0_0 .net *"_ivl_212", 0 0, L_0x600000eadc00;  1 drivers
v0x600001709a70_0 .net *"_ivl_22", 0 0, L_0x600000eac620;  1 drivers
v0x600001709b00_0 .net *"_ivl_28", 0 0, L_0x6000014817c0;  1 drivers
v0x600001709b90_0 .net *"_ivl_3", 0 0, L_0x600001481360;  1 drivers
v0x600001709c20_0 .net *"_ivl_30", 0 0, L_0x600001481860;  1 drivers
v0x600001709cb0_0 .net *"_ivl_31", 0 0, L_0x600000eac690;  1 drivers
v0x600001709d40_0 .net *"_ivl_36", 0 0, L_0x600001481900;  1 drivers
v0x600001709dd0_0 .net *"_ivl_38", 0 0, L_0x6000014819a0;  1 drivers
v0x600001709e60_0 .net *"_ivl_39", 0 0, L_0x600000eac700;  1 drivers
v0x600001709ef0_0 .net *"_ivl_44", 0 0, L_0x600001481a40;  1 drivers
v0x600001709f80_0 .net *"_ivl_46", 0 0, L_0x600001481ae0;  1 drivers
v0x60000170a010_0 .net *"_ivl_47", 0 0, L_0x600000eac7e0;  1 drivers
v0x60000170a0a0_0 .net *"_ivl_5", 0 0, L_0x600001481400;  1 drivers
v0x60000170a130_0 .net *"_ivl_52", 0 0, L_0x600001481b80;  1 drivers
v0x60000170a1c0_0 .net *"_ivl_54", 0 0, L_0x600001481c20;  1 drivers
v0x60000170a250_0 .net *"_ivl_55", 0 0, L_0x600000eac770;  1 drivers
v0x60000170a2e0_0 .net *"_ivl_6", 0 0, L_0x600000eac540;  1 drivers
v0x60000170a370_0 .net *"_ivl_61", 0 0, L_0x600001481d60;  1 drivers
v0x60000170a400_0 .net *"_ivl_63", 0 0, L_0x600001481e00;  1 drivers
v0x60000170a490_0 .net *"_ivl_64", 0 0, L_0x600000eac850;  1 drivers
v0x60000170a520_0 .net *"_ivl_69", 0 0, L_0x600001481ea0;  1 drivers
v0x60000170a5b0_0 .net *"_ivl_71", 0 0, L_0x600001481fe0;  1 drivers
v0x60000170a640_0 .net *"_ivl_72", 0 0, L_0x600000eac8c0;  1 drivers
v0x60000170a6d0_0 .net *"_ivl_74", 0 0, L_0x600000eac930;  1 drivers
v0x60000170a760_0 .net *"_ivl_79", 0 0, L_0x600001482080;  1 drivers
v0x60000170a7f0_0 .net *"_ivl_81", 0 0, L_0x600001481f40;  1 drivers
v0x60000170a880_0 .net *"_ivl_83", 0 0, L_0x600001482120;  1 drivers
v0x60000170a910_0 .net *"_ivl_85", 0 0, L_0x6000014821c0;  1 drivers
v0x60000170a9a0_0 .net *"_ivl_86", 0 0, L_0x600000eac9a0;  1 drivers
v0x60000170aa30_0 .net *"_ivl_88", 0 0, L_0x600000eaca10;  1 drivers
v0x60000170aac0_0 .net *"_ivl_90", 0 0, L_0x600000eaca80;  1 drivers
v0x60000170ab50_0 .net *"_ivl_92", 0 0, L_0x600000eacb60;  1 drivers
v0x60000170abe0_0 .net *"_ivl_97", 0 0, L_0x600001482260;  1 drivers
v0x60000170ac70_0 .net *"_ivl_99", 0 0, L_0x600001482300;  1 drivers
v0x60000170ad00_0 .net "a", 3 0, L_0x600001483980;  1 drivers
v0x60000170ad90_0 .net "b", 3 0, L_0x600001483a20;  1 drivers
v0x60000170ae20_0 .net "c_in", 0 0, L_0x1380b34f0;  1 drivers
v0x60000170aeb0_0 .net "carries", 3 0, L_0x6000014826c0;  1 drivers
v0x60000170af40_0 .net "cout", 0 0, L_0x6000014838e0;  alias, 1 drivers
v0x60000170afd0_0 .net "g", 3 0, L_0x600001481cc0;  1 drivers
v0x60000170b060_0 .net "ovfl", 0 0, L_0x600000eadc70;  1 drivers
v0x60000170b0f0_0 .net "p", 3 0, L_0x600001481720;  1 drivers
v0x60000170b180_0 .net "sum", 3 0, L_0x6000014835c0;  1 drivers
L_0x600001481360 .part L_0x600001483980, 0, 1;
L_0x600001481400 .part L_0x600001483a20, 0, 1;
L_0x6000014814a0 .part L_0x600001483980, 1, 1;
L_0x600001481540 .part L_0x600001483a20, 1, 1;
L_0x6000014815e0 .part L_0x600001483980, 2, 1;
L_0x600001481680 .part L_0x600001483a20, 2, 1;
L_0x600001481720 .concat8 [ 1 1 1 1], L_0x600000eac540, L_0x600000eac5b0, L_0x600000eac620, L_0x600000eac690;
L_0x6000014817c0 .part L_0x600001483980, 3, 1;
L_0x600001481860 .part L_0x600001483a20, 3, 1;
L_0x600001481900 .part L_0x600001483980, 0, 1;
L_0x6000014819a0 .part L_0x600001483a20, 0, 1;
L_0x600001481a40 .part L_0x600001483980, 1, 1;
L_0x600001481ae0 .part L_0x600001483a20, 1, 1;
L_0x600001481b80 .part L_0x600001483980, 2, 1;
L_0x600001481c20 .part L_0x600001483a20, 2, 1;
L_0x600001481cc0 .concat8 [ 1 1 1 1], L_0x600000eac700, L_0x600000eac7e0, L_0x600000eac770, L_0x600000eac850;
L_0x600001481d60 .part L_0x600001483980, 3, 1;
L_0x600001481e00 .part L_0x600001483a20, 3, 1;
L_0x600001481ea0 .part L_0x600001481cc0, 0, 1;
L_0x600001481fe0 .part L_0x600001481720, 0, 1;
L_0x600001482080 .part L_0x600001481cc0, 1, 1;
L_0x600001481f40 .part L_0x600001481720, 1, 1;
L_0x600001482120 .part L_0x600001481cc0, 0, 1;
L_0x6000014821c0 .part L_0x600001481720, 0, 1;
L_0x600001482260 .part L_0x600001481cc0, 2, 1;
L_0x600001482300 .part L_0x600001481720, 2, 1;
L_0x6000014823a0 .part L_0x600001481cc0, 1, 1;
L_0x600001482440 .part L_0x600001481720, 1, 1;
L_0x6000014824e0 .part L_0x600001481cc0, 0, 1;
L_0x600001482580 .part L_0x600001481720, 0, 1;
L_0x6000014826c0 .concat8 [ 1 1 1 1], L_0x600000eac930, L_0x600000eacb60, L_0x600000eacd90, L_0x600000ead110;
L_0x600001482760 .part L_0x600001481cc0, 3, 1;
L_0x600001482800 .part L_0x600001481720, 3, 1;
L_0x6000014828a0 .part L_0x600001481cc0, 2, 1;
L_0x600001482940 .part L_0x600001481720, 2, 1;
L_0x6000014829e0 .part L_0x600001481cc0, 1, 1;
L_0x600001482620 .part L_0x600001481720, 1, 1;
L_0x600001482a80 .part L_0x600001481cc0, 0, 1;
L_0x600001482b20 .part L_0x600001481720, 0, 1;
L_0x600001482bc0 .part L_0x600001481720, 0, 1;
L_0x600001482c60 .part L_0x600001481720, 1, 1;
L_0x600001482d00 .part L_0x600001481720, 2, 1;
L_0x600001482da0 .part L_0x600001481720, 3, 1;
L_0x600001482e40 .part L_0x6000014826c0, 3, 1;
L_0x600001482ee0 .part L_0x600001483980, 0, 1;
L_0x600001482f80 .part L_0x600001483a20, 0, 1;
L_0x600001483020 .part L_0x600001483980, 1, 1;
L_0x6000014830c0 .part L_0x600001483a20, 1, 1;
L_0x600001483160 .part L_0x6000014826c0, 0, 1;
L_0x600001483200 .part L_0x600001483980, 2, 1;
L_0x6000014832a0 .part L_0x600001483a20, 2, 1;
L_0x600001483340 .part L_0x6000014826c0, 1, 1;
L_0x6000014833e0 .part L_0x600001483980, 3, 1;
L_0x600001483480 .part L_0x600001483a20, 3, 1;
L_0x600001483520 .part L_0x6000014826c0, 2, 1;
L_0x6000014835c0 .concat8 [ 1 1 1 1], L_0x600000ead420, L_0x600000ead650, L_0x600000ead880, L_0x600000eadab0;
L_0x600001483660 .part L_0x600001483a20, 3, 1;
L_0x600001483700 .part L_0x600001483980, 3, 1;
L_0x6000014837a0 .part L_0x6000014835c0, 3, 1;
L_0x600001483840 .part L_0x600001483980, 3, 1;
L_0x6000014838e0 .part L_0x6000014826c0, 3, 1;
S_0x144e6cb60 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e72610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ead2d0 .functor XOR 1, L_0x600001482ee0, L_0x600001482f80, C4<0>, C4<0>;
L_0x600000ead340 .functor AND 1, L_0x600001482ee0, L_0x600001482f80, C4<1>, C4<1>;
L_0x600000ead3b0 .functor AND 1, L_0x600000ead2d0, L_0x1380b34f0, C4<1>, C4<1>;
L_0x600000ead420 .functor XOR 1, L_0x600000ead2d0, L_0x1380b34f0, C4<0>, C4<0>;
L_0x600000ead490 .functor OR 1, L_0x600000ead340, L_0x600000ead3b0, C4<0>, C4<0>;
v0x60000170eeb0_0 .net "a", 0 0, L_0x600001482ee0;  1 drivers
v0x60000170ef40_0 .net "b", 0 0, L_0x600001482f80;  1 drivers
v0x60000170efd0_0 .net "c_in", 0 0, L_0x1380b34f0;  alias, 1 drivers
v0x60000170f060_0 .net "c_out", 0 0, L_0x600000ead490;  1 drivers
v0x60000170f0f0_0 .net "c_out_2part", 0 0, L_0x600000ead3b0;  1 drivers
v0x60000170f180_0 .net "g", 0 0, L_0x600000ead340;  1 drivers
v0x60000170f210_0 .net "p", 0 0, L_0x600000ead2d0;  1 drivers
v0x60000170f2a0_0 .net "sum", 0 0, L_0x600000ead420;  1 drivers
S_0x144e6ccd0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e72610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ead500 .functor XOR 1, L_0x600001483020, L_0x6000014830c0, C4<0>, C4<0>;
L_0x600000ead570 .functor AND 1, L_0x600001483020, L_0x6000014830c0, C4<1>, C4<1>;
L_0x600000ead5e0 .functor AND 1, L_0x600000ead500, L_0x600001483160, C4<1>, C4<1>;
L_0x600000ead650 .functor XOR 1, L_0x600000ead500, L_0x600001483160, C4<0>, C4<0>;
L_0x600000ead6c0 .functor OR 1, L_0x600000ead570, L_0x600000ead5e0, C4<0>, C4<0>;
v0x60000170f330_0 .net "a", 0 0, L_0x600001483020;  1 drivers
v0x60000170f3c0_0 .net "b", 0 0, L_0x6000014830c0;  1 drivers
v0x60000170f450_0 .net "c_in", 0 0, L_0x600001483160;  1 drivers
v0x60000170f4e0_0 .net "c_out", 0 0, L_0x600000ead6c0;  1 drivers
v0x60000170f570_0 .net "c_out_2part", 0 0, L_0x600000ead5e0;  1 drivers
v0x60000170f600_0 .net "g", 0 0, L_0x600000ead570;  1 drivers
v0x60000170f690_0 .net "p", 0 0, L_0x600000ead500;  1 drivers
v0x60000170f720_0 .net "sum", 0 0, L_0x600000ead650;  1 drivers
S_0x144e71d30 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e72610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ead730 .functor XOR 1, L_0x600001483200, L_0x6000014832a0, C4<0>, C4<0>;
L_0x600000ead7a0 .functor AND 1, L_0x600001483200, L_0x6000014832a0, C4<1>, C4<1>;
L_0x600000ead810 .functor AND 1, L_0x600000ead730, L_0x600001483340, C4<1>, C4<1>;
L_0x600000ead880 .functor XOR 1, L_0x600000ead730, L_0x600001483340, C4<0>, C4<0>;
L_0x600000ead8f0 .functor OR 1, L_0x600000ead7a0, L_0x600000ead810, C4<0>, C4<0>;
v0x60000170f7b0_0 .net "a", 0 0, L_0x600001483200;  1 drivers
v0x60000170f840_0 .net "b", 0 0, L_0x6000014832a0;  1 drivers
v0x60000170f8d0_0 .net "c_in", 0 0, L_0x600001483340;  1 drivers
v0x60000170f960_0 .net "c_out", 0 0, L_0x600000ead8f0;  1 drivers
v0x60000170f9f0_0 .net "c_out_2part", 0 0, L_0x600000ead810;  1 drivers
v0x60000170fa80_0 .net "g", 0 0, L_0x600000ead7a0;  1 drivers
v0x60000170fb10_0 .net "p", 0 0, L_0x600000ead730;  1 drivers
v0x60000170fba0_0 .net "sum", 0 0, L_0x600000ead880;  1 drivers
S_0x144e71ea0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e72610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ead960 .functor XOR 1, L_0x6000014833e0, L_0x600001483480, C4<0>, C4<0>;
L_0x600000ead9d0 .functor AND 1, L_0x6000014833e0, L_0x600001483480, C4<1>, C4<1>;
L_0x600000eada40 .functor AND 1, L_0x600000ead960, L_0x600001483520, C4<1>, C4<1>;
L_0x600000eadab0 .functor XOR 1, L_0x600000ead960, L_0x600001483520, C4<0>, C4<0>;
L_0x600000eadb20 .functor OR 1, L_0x600000ead9d0, L_0x600000eada40, C4<0>, C4<0>;
v0x60000170fc30_0 .net "a", 0 0, L_0x6000014833e0;  1 drivers
v0x60000170fcc0_0 .net "b", 0 0, L_0x600001483480;  1 drivers
v0x60000170fd50_0 .net "c_in", 0 0, L_0x600001483520;  1 drivers
v0x60000170fde0_0 .net "c_out", 0 0, L_0x600000eadb20;  1 drivers
v0x60000170fe70_0 .net "c_out_2part", 0 0, L_0x600000eada40;  1 drivers
v0x60000170ff00_0 .net "g", 0 0, L_0x600000ead9d0;  1 drivers
v0x600001708000_0 .net "p", 0 0, L_0x600000ead960;  1 drivers
v0x600001708090_0 .net "sum", 0 0, L_0x600000eadab0;  1 drivers
S_0x144e715c0 .scope module, "sum_1" "CLA_adder_4" 9 81, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eac3f0 .functor OR 1, L_0x600001483ac0, L_0x600001483b60, C4<0>, C4<0>;
L_0x600000eadce0 .functor OR 1, L_0x600001483c00, L_0x600001483ca0, C4<0>, C4<0>;
L_0x600000eadd50 .functor OR 1, L_0x600001483d40, L_0x600001483de0, C4<0>, C4<0>;
L_0x600000eaddc0 .functor OR 1, L_0x600001483f20, L_0x600001487c00, C4<0>, C4<0>;
L_0x600000eade30 .functor AND 1, L_0x60000148c000, L_0x60000148c0a0, C4<1>, C4<1>;
L_0x600000eadf10 .functor AND 1, L_0x60000148c140, L_0x60000148c1e0, C4<1>, C4<1>;
L_0x600000eadea0 .functor AND 1, L_0x60000148c280, L_0x60000148c320, C4<1>, C4<1>;
L_0x600000eadf80 .functor AND 1, L_0x60000148c460, L_0x60000148c500, C4<1>, C4<1>;
L_0x600000eadff0 .functor AND 1, L_0x60000148c6e0, L_0x6000014838e0, C4<1>, C4<1>;
L_0x600000eae060 .functor OR 1, L_0x60000148c5a0, L_0x600000eadff0, C4<0>, C4<0>;
L_0x600000eae0d0 .functor AND 1, L_0x60000148c8c0, L_0x6000014838e0, C4<1>, C4<1>;
L_0x600000eae140 .functor OR 1, L_0x60000148c820, L_0x600000eae0d0, C4<0>, C4<0>;
L_0x600000eae1b0 .functor AND 1, L_0x60000148c640, L_0x600000eae140, C4<1>, C4<1>;
L_0x600000eae290 .functor OR 1, L_0x60000148c780, L_0x600000eae1b0, C4<0>, C4<0>;
L_0x600000eae300 .functor AND 1, L_0x60000148ca00, L_0x60000148caa0, C4<1>, C4<1>;
L_0x600000eae220 .functor AND 1, L_0x60000148cc80, L_0x6000014838e0, C4<1>, C4<1>;
L_0x600000eae370 .functor OR 1, L_0x60000148cbe0, L_0x600000eae220, C4<0>, C4<0>;
L_0x600000eae3e0 .functor AND 1, L_0x60000148cb40, L_0x600000eae370, C4<1>, C4<1>;
L_0x600000eae450 .functor OR 1, L_0x600000eae300, L_0x600000eae3e0, C4<0>, C4<0>;
L_0x600000eae4c0 .functor OR 1, L_0x60000148c960, L_0x600000eae450, C4<0>, C4<0>;
L_0x600000eae530 .functor AND 1, L_0x60000148d040, L_0x60000148d0e0, C4<1>, C4<1>;
L_0x600000eae5a0 .functor AND 1, L_0x60000148d220, L_0x6000014838e0, C4<1>, C4<1>;
L_0x600000eae610 .functor OR 1, L_0x60000148d180, L_0x600000eae5a0, C4<0>, C4<0>;
L_0x600000eae680 .functor AND 1, L_0x60000148cd20, L_0x600000eae610, C4<1>, C4<1>;
L_0x600000eae6f0 .functor OR 1, L_0x600000eae530, L_0x600000eae680, C4<0>, C4<0>;
L_0x600000eae760 .functor OR 1, L_0x60000148cfa0, L_0x600000eae6f0, C4<0>, C4<0>;
L_0x600000eae7d0 .functor AND 1, L_0x60000148cf00, L_0x600000eae760, C4<1>, C4<1>;
L_0x600000eae840 .functor OR 1, L_0x60000148ce60, L_0x600000eae7d0, C4<0>, C4<0>;
L_0x600000eae8b0 .functor AND 1, L_0x60000148d2c0, L_0x60000148d360, C4<1>, C4<1>;
L_0x600000eae920 .functor AND 1, L_0x600000eae8b0, L_0x60000148d400, C4<1>, C4<1>;
L_0x600000eae990 .functor AND 1, L_0x600000eae920, L_0x60000148d4a0, C4<1>, C4<1>;
L_0x600000eaf2c0 .functor XNOR 1, L_0x60000148dd60, L_0x60000148de00, C4<0>, C4<0>;
L_0x600000eaf330 .functor XOR 1, L_0x60000148dea0, L_0x60000148df40, C4<0>, C4<0>;
L_0x600000eaf3a0 .functor AND 1, L_0x600000eaf2c0, L_0x600000eaf330, C4<1>, C4<1>;
v0x6000016f4480_0 .net "TG", 0 0, L_0x60000148d540;  1 drivers
v0x6000016f4510_0 .net "TP", 0 0, L_0x600000eae990;  1 drivers
v0x6000016f45a0_0 .net *"_ivl_101", 0 0, L_0x60000148caa0;  1 drivers
v0x6000016f4630_0 .net *"_ivl_102", 0 0, L_0x600000eae300;  1 drivers
v0x6000016f46c0_0 .net *"_ivl_105", 0 0, L_0x60000148cb40;  1 drivers
v0x6000016f4750_0 .net *"_ivl_107", 0 0, L_0x60000148cbe0;  1 drivers
v0x6000016f47e0_0 .net *"_ivl_109", 0 0, L_0x60000148cc80;  1 drivers
v0x6000016f4870_0 .net *"_ivl_11", 0 0, L_0x600001483c00;  1 drivers
v0x6000016f4900_0 .net *"_ivl_110", 0 0, L_0x600000eae220;  1 drivers
v0x6000016f4990_0 .net *"_ivl_112", 0 0, L_0x600000eae370;  1 drivers
v0x6000016f4a20_0 .net *"_ivl_114", 0 0, L_0x600000eae3e0;  1 drivers
v0x6000016f4ab0_0 .net *"_ivl_116", 0 0, L_0x600000eae450;  1 drivers
v0x6000016f4b40_0 .net *"_ivl_118", 0 0, L_0x600000eae4c0;  1 drivers
v0x6000016f4bd0_0 .net *"_ivl_124", 0 0, L_0x60000148ce60;  1 drivers
v0x6000016f4c60_0 .net *"_ivl_126", 0 0, L_0x60000148cf00;  1 drivers
v0x6000016f4cf0_0 .net *"_ivl_128", 0 0, L_0x60000148cfa0;  1 drivers
v0x6000016f4d80_0 .net *"_ivl_13", 0 0, L_0x600001483ca0;  1 drivers
v0x6000016f4e10_0 .net *"_ivl_130", 0 0, L_0x60000148d040;  1 drivers
v0x6000016f4ea0_0 .net *"_ivl_132", 0 0, L_0x60000148d0e0;  1 drivers
v0x6000016f4f30_0 .net *"_ivl_133", 0 0, L_0x600000eae530;  1 drivers
v0x6000016f4fc0_0 .net *"_ivl_136", 0 0, L_0x60000148cd20;  1 drivers
v0x6000016f5050_0 .net *"_ivl_138", 0 0, L_0x60000148d180;  1 drivers
v0x6000016f50e0_0 .net *"_ivl_14", 0 0, L_0x600000eadce0;  1 drivers
v0x6000016f5170_0 .net *"_ivl_140", 0 0, L_0x60000148d220;  1 drivers
v0x6000016f5200_0 .net *"_ivl_141", 0 0, L_0x600000eae5a0;  1 drivers
v0x6000016f5290_0 .net *"_ivl_143", 0 0, L_0x600000eae610;  1 drivers
v0x6000016f5320_0 .net *"_ivl_145", 0 0, L_0x600000eae680;  1 drivers
v0x6000016f53b0_0 .net *"_ivl_147", 0 0, L_0x600000eae6f0;  1 drivers
v0x6000016f5440_0 .net *"_ivl_149", 0 0, L_0x600000eae760;  1 drivers
v0x6000016f54d0_0 .net *"_ivl_151", 0 0, L_0x600000eae7d0;  1 drivers
v0x6000016f5560_0 .net *"_ivl_153", 0 0, L_0x600000eae840;  1 drivers
v0x6000016f55f0_0 .net *"_ivl_156", 0 0, L_0x60000148d2c0;  1 drivers
v0x6000016f5680_0 .net *"_ivl_158", 0 0, L_0x60000148d360;  1 drivers
v0x6000016f5710_0 .net *"_ivl_159", 0 0, L_0x600000eae8b0;  1 drivers
v0x6000016f57a0_0 .net *"_ivl_162", 0 0, L_0x60000148d400;  1 drivers
v0x6000016f5830_0 .net *"_ivl_163", 0 0, L_0x600000eae920;  1 drivers
v0x6000016f58c0_0 .net *"_ivl_166", 0 0, L_0x60000148d4a0;  1 drivers
v0x6000016f5950_0 .net *"_ivl_19", 0 0, L_0x600001483d40;  1 drivers
v0x6000016f59e0_0 .net *"_ivl_203", 0 0, L_0x60000148dd60;  1 drivers
v0x6000016f5a70_0 .net *"_ivl_205", 0 0, L_0x60000148de00;  1 drivers
v0x6000016f5b00_0 .net *"_ivl_206", 0 0, L_0x600000eaf2c0;  1 drivers
v0x6000016f5b90_0 .net *"_ivl_209", 0 0, L_0x60000148dea0;  1 drivers
v0x6000016f5c20_0 .net *"_ivl_21", 0 0, L_0x600001483de0;  1 drivers
v0x6000016f5cb0_0 .net *"_ivl_211", 0 0, L_0x60000148df40;  1 drivers
v0x6000016f5d40_0 .net *"_ivl_212", 0 0, L_0x600000eaf330;  1 drivers
v0x6000016f5dd0_0 .net *"_ivl_22", 0 0, L_0x600000eadd50;  1 drivers
v0x6000016f5e60_0 .net *"_ivl_28", 0 0, L_0x600001483f20;  1 drivers
v0x6000016f5ef0_0 .net *"_ivl_3", 0 0, L_0x600001483ac0;  1 drivers
v0x6000016f5f80_0 .net *"_ivl_30", 0 0, L_0x600001487c00;  1 drivers
v0x6000016f6010_0 .net *"_ivl_31", 0 0, L_0x600000eaddc0;  1 drivers
v0x6000016f60a0_0 .net *"_ivl_36", 0 0, L_0x60000148c000;  1 drivers
v0x6000016f6130_0 .net *"_ivl_38", 0 0, L_0x60000148c0a0;  1 drivers
v0x6000016f61c0_0 .net *"_ivl_39", 0 0, L_0x600000eade30;  1 drivers
v0x6000016f6250_0 .net *"_ivl_44", 0 0, L_0x60000148c140;  1 drivers
v0x6000016f62e0_0 .net *"_ivl_46", 0 0, L_0x60000148c1e0;  1 drivers
v0x6000016f6370_0 .net *"_ivl_47", 0 0, L_0x600000eadf10;  1 drivers
v0x6000016f6400_0 .net *"_ivl_5", 0 0, L_0x600001483b60;  1 drivers
v0x6000016f6490_0 .net *"_ivl_52", 0 0, L_0x60000148c280;  1 drivers
v0x6000016f6520_0 .net *"_ivl_54", 0 0, L_0x60000148c320;  1 drivers
v0x6000016f65b0_0 .net *"_ivl_55", 0 0, L_0x600000eadea0;  1 drivers
v0x6000016f6640_0 .net *"_ivl_6", 0 0, L_0x600000eac3f0;  1 drivers
v0x6000016f66d0_0 .net *"_ivl_61", 0 0, L_0x60000148c460;  1 drivers
v0x6000016f6760_0 .net *"_ivl_63", 0 0, L_0x60000148c500;  1 drivers
v0x6000016f67f0_0 .net *"_ivl_64", 0 0, L_0x600000eadf80;  1 drivers
v0x6000016f6880_0 .net *"_ivl_69", 0 0, L_0x60000148c5a0;  1 drivers
v0x6000016f6910_0 .net *"_ivl_71", 0 0, L_0x60000148c6e0;  1 drivers
v0x6000016f69a0_0 .net *"_ivl_72", 0 0, L_0x600000eadff0;  1 drivers
v0x6000016f6a30_0 .net *"_ivl_74", 0 0, L_0x600000eae060;  1 drivers
v0x6000016f6ac0_0 .net *"_ivl_79", 0 0, L_0x60000148c780;  1 drivers
v0x6000016f6b50_0 .net *"_ivl_81", 0 0, L_0x60000148c640;  1 drivers
v0x6000016f6be0_0 .net *"_ivl_83", 0 0, L_0x60000148c820;  1 drivers
v0x6000016f6c70_0 .net *"_ivl_85", 0 0, L_0x60000148c8c0;  1 drivers
v0x6000016f6d00_0 .net *"_ivl_86", 0 0, L_0x600000eae0d0;  1 drivers
v0x6000016f6d90_0 .net *"_ivl_88", 0 0, L_0x600000eae140;  1 drivers
v0x6000016f6e20_0 .net *"_ivl_90", 0 0, L_0x600000eae1b0;  1 drivers
v0x6000016f6eb0_0 .net *"_ivl_92", 0 0, L_0x600000eae290;  1 drivers
v0x6000016f6f40_0 .net *"_ivl_97", 0 0, L_0x60000148c960;  1 drivers
v0x6000016f6fd0_0 .net *"_ivl_99", 0 0, L_0x60000148ca00;  1 drivers
v0x6000016f7060_0 .net "a", 3 0, L_0x60000148e080;  1 drivers
v0x6000016f70f0_0 .net "b", 3 0, L_0x60000148e120;  1 drivers
v0x6000016f7180_0 .net "c_in", 0 0, L_0x6000014838e0;  alias, 1 drivers
v0x6000016f7210_0 .net "carries", 3 0, L_0x60000148cdc0;  1 drivers
v0x6000016f72a0_0 .net "cout", 0 0, L_0x60000148dfe0;  alias, 1 drivers
v0x6000016f7330_0 .net "g", 3 0, L_0x60000148c3c0;  1 drivers
v0x6000016f73c0_0 .net "ovfl", 0 0, L_0x600000eaf3a0;  1 drivers
v0x6000016f7450_0 .net "p", 3 0, L_0x600001483e80;  1 drivers
v0x6000016f74e0_0 .net "sum", 3 0, L_0x60000148dcc0;  1 drivers
L_0x600001483ac0 .part L_0x60000148e080, 0, 1;
L_0x600001483b60 .part L_0x60000148e120, 0, 1;
L_0x600001483c00 .part L_0x60000148e080, 1, 1;
L_0x600001483ca0 .part L_0x60000148e120, 1, 1;
L_0x600001483d40 .part L_0x60000148e080, 2, 1;
L_0x600001483de0 .part L_0x60000148e120, 2, 1;
L_0x600001483e80 .concat8 [ 1 1 1 1], L_0x600000eac3f0, L_0x600000eadce0, L_0x600000eadd50, L_0x600000eaddc0;
L_0x600001483f20 .part L_0x60000148e080, 3, 1;
L_0x600001487c00 .part L_0x60000148e120, 3, 1;
L_0x60000148c000 .part L_0x60000148e080, 0, 1;
L_0x60000148c0a0 .part L_0x60000148e120, 0, 1;
L_0x60000148c140 .part L_0x60000148e080, 1, 1;
L_0x60000148c1e0 .part L_0x60000148e120, 1, 1;
L_0x60000148c280 .part L_0x60000148e080, 2, 1;
L_0x60000148c320 .part L_0x60000148e120, 2, 1;
L_0x60000148c3c0 .concat8 [ 1 1 1 1], L_0x600000eade30, L_0x600000eadf10, L_0x600000eadea0, L_0x600000eadf80;
L_0x60000148c460 .part L_0x60000148e080, 3, 1;
L_0x60000148c500 .part L_0x60000148e120, 3, 1;
L_0x60000148c5a0 .part L_0x60000148c3c0, 0, 1;
L_0x60000148c6e0 .part L_0x600001483e80, 0, 1;
L_0x60000148c780 .part L_0x60000148c3c0, 1, 1;
L_0x60000148c640 .part L_0x600001483e80, 1, 1;
L_0x60000148c820 .part L_0x60000148c3c0, 0, 1;
L_0x60000148c8c0 .part L_0x600001483e80, 0, 1;
L_0x60000148c960 .part L_0x60000148c3c0, 2, 1;
L_0x60000148ca00 .part L_0x600001483e80, 2, 1;
L_0x60000148caa0 .part L_0x60000148c3c0, 1, 1;
L_0x60000148cb40 .part L_0x600001483e80, 1, 1;
L_0x60000148cbe0 .part L_0x60000148c3c0, 0, 1;
L_0x60000148cc80 .part L_0x600001483e80, 0, 1;
L_0x60000148cdc0 .concat8 [ 1 1 1 1], L_0x600000eae060, L_0x600000eae290, L_0x600000eae4c0, L_0x600000eae840;
L_0x60000148ce60 .part L_0x60000148c3c0, 3, 1;
L_0x60000148cf00 .part L_0x600001483e80, 3, 1;
L_0x60000148cfa0 .part L_0x60000148c3c0, 2, 1;
L_0x60000148d040 .part L_0x600001483e80, 2, 1;
L_0x60000148d0e0 .part L_0x60000148c3c0, 1, 1;
L_0x60000148cd20 .part L_0x600001483e80, 1, 1;
L_0x60000148d180 .part L_0x60000148c3c0, 0, 1;
L_0x60000148d220 .part L_0x600001483e80, 0, 1;
L_0x60000148d2c0 .part L_0x600001483e80, 0, 1;
L_0x60000148d360 .part L_0x600001483e80, 1, 1;
L_0x60000148d400 .part L_0x600001483e80, 2, 1;
L_0x60000148d4a0 .part L_0x600001483e80, 3, 1;
L_0x60000148d540 .part L_0x60000148cdc0, 3, 1;
L_0x60000148d5e0 .part L_0x60000148e080, 0, 1;
L_0x60000148d680 .part L_0x60000148e120, 0, 1;
L_0x60000148d720 .part L_0x60000148e080, 1, 1;
L_0x60000148d7c0 .part L_0x60000148e120, 1, 1;
L_0x60000148d860 .part L_0x60000148cdc0, 0, 1;
L_0x60000148d900 .part L_0x60000148e080, 2, 1;
L_0x60000148d9a0 .part L_0x60000148e120, 2, 1;
L_0x60000148da40 .part L_0x60000148cdc0, 1, 1;
L_0x60000148dae0 .part L_0x60000148e080, 3, 1;
L_0x60000148db80 .part L_0x60000148e120, 3, 1;
L_0x60000148dc20 .part L_0x60000148cdc0, 2, 1;
L_0x60000148dcc0 .concat8 [ 1 1 1 1], L_0x600000eaeb50, L_0x600000eaed80, L_0x600000eaefb0, L_0x600000eaf1e0;
L_0x60000148dd60 .part L_0x60000148e120, 3, 1;
L_0x60000148de00 .part L_0x60000148e080, 3, 1;
L_0x60000148dea0 .part L_0x60000148dcc0, 3, 1;
L_0x60000148df40 .part L_0x60000148e080, 3, 1;
L_0x60000148dfe0 .part L_0x60000148cdc0, 3, 1;
S_0x144e71730 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e715c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eaea00 .functor XOR 1, L_0x60000148d5e0, L_0x60000148d680, C4<0>, C4<0>;
L_0x600000eaea70 .functor AND 1, L_0x60000148d5e0, L_0x60000148d680, C4<1>, C4<1>;
L_0x600000eaeae0 .functor AND 1, L_0x600000eaea00, L_0x6000014838e0, C4<1>, C4<1>;
L_0x600000eaeb50 .functor XOR 1, L_0x600000eaea00, L_0x6000014838e0, C4<0>, C4<0>;
L_0x600000eaebc0 .functor OR 1, L_0x600000eaea70, L_0x600000eaeae0, C4<0>, C4<0>;
v0x60000170b210_0 .net "a", 0 0, L_0x60000148d5e0;  1 drivers
v0x60000170b2a0_0 .net "b", 0 0, L_0x60000148d680;  1 drivers
v0x60000170b330_0 .net "c_in", 0 0, L_0x6000014838e0;  alias, 1 drivers
v0x60000170b3c0_0 .net "c_out", 0 0, L_0x600000eaebc0;  1 drivers
v0x60000170b450_0 .net "c_out_2part", 0 0, L_0x600000eaeae0;  1 drivers
v0x60000170b4e0_0 .net "g", 0 0, L_0x600000eaea70;  1 drivers
v0x60000170b570_0 .net "p", 0 0, L_0x600000eaea00;  1 drivers
v0x60000170b600_0 .net "sum", 0 0, L_0x600000eaeb50;  1 drivers
S_0x144e70e50 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e715c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eaec30 .functor XOR 1, L_0x60000148d720, L_0x60000148d7c0, C4<0>, C4<0>;
L_0x600000eaeca0 .functor AND 1, L_0x60000148d720, L_0x60000148d7c0, C4<1>, C4<1>;
L_0x600000eaed10 .functor AND 1, L_0x600000eaec30, L_0x60000148d860, C4<1>, C4<1>;
L_0x600000eaed80 .functor XOR 1, L_0x600000eaec30, L_0x60000148d860, C4<0>, C4<0>;
L_0x600000eaedf0 .functor OR 1, L_0x600000eaeca0, L_0x600000eaed10, C4<0>, C4<0>;
v0x60000170b690_0 .net "a", 0 0, L_0x60000148d720;  1 drivers
v0x60000170b720_0 .net "b", 0 0, L_0x60000148d7c0;  1 drivers
v0x60000170b7b0_0 .net "c_in", 0 0, L_0x60000148d860;  1 drivers
v0x60000170b840_0 .net "c_out", 0 0, L_0x600000eaedf0;  1 drivers
v0x60000170b8d0_0 .net "c_out_2part", 0 0, L_0x600000eaed10;  1 drivers
v0x60000170b960_0 .net "g", 0 0, L_0x600000eaeca0;  1 drivers
v0x60000170b9f0_0 .net "p", 0 0, L_0x600000eaec30;  1 drivers
v0x60000170ba80_0 .net "sum", 0 0, L_0x600000eaed80;  1 drivers
S_0x144e70fc0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e715c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eaee60 .functor XOR 1, L_0x60000148d900, L_0x60000148d9a0, C4<0>, C4<0>;
L_0x600000eaeed0 .functor AND 1, L_0x60000148d900, L_0x60000148d9a0, C4<1>, C4<1>;
L_0x600000eaef40 .functor AND 1, L_0x600000eaee60, L_0x60000148da40, C4<1>, C4<1>;
L_0x600000eaefb0 .functor XOR 1, L_0x600000eaee60, L_0x60000148da40, C4<0>, C4<0>;
L_0x600000eaf020 .functor OR 1, L_0x600000eaeed0, L_0x600000eaef40, C4<0>, C4<0>;
v0x60000170bb10_0 .net "a", 0 0, L_0x60000148d900;  1 drivers
v0x60000170bba0_0 .net "b", 0 0, L_0x60000148d9a0;  1 drivers
v0x60000170bc30_0 .net "c_in", 0 0, L_0x60000148da40;  1 drivers
v0x60000170bcc0_0 .net "c_out", 0 0, L_0x600000eaf020;  1 drivers
v0x60000170bd50_0 .net "c_out_2part", 0 0, L_0x600000eaef40;  1 drivers
v0x60000170bde0_0 .net "g", 0 0, L_0x600000eaeed0;  1 drivers
v0x60000170be70_0 .net "p", 0 0, L_0x600000eaee60;  1 drivers
v0x60000170bf00_0 .net "sum", 0 0, L_0x600000eaefb0;  1 drivers
S_0x144e706e0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e715c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eaf090 .functor XOR 1, L_0x60000148dae0, L_0x60000148db80, C4<0>, C4<0>;
L_0x600000eaf100 .functor AND 1, L_0x60000148dae0, L_0x60000148db80, C4<1>, C4<1>;
L_0x600000eaf170 .functor AND 1, L_0x600000eaf090, L_0x60000148dc20, C4<1>, C4<1>;
L_0x600000eaf1e0 .functor XOR 1, L_0x600000eaf090, L_0x60000148dc20, C4<0>, C4<0>;
L_0x600000eaf250 .functor OR 1, L_0x600000eaf100, L_0x600000eaf170, C4<0>, C4<0>;
v0x6000016f4000_0 .net "a", 0 0, L_0x60000148dae0;  1 drivers
v0x6000016f4090_0 .net "b", 0 0, L_0x60000148db80;  1 drivers
v0x6000016f4120_0 .net "c_in", 0 0, L_0x60000148dc20;  1 drivers
v0x6000016f41b0_0 .net "c_out", 0 0, L_0x600000eaf250;  1 drivers
v0x6000016f4240_0 .net "c_out_2part", 0 0, L_0x600000eaf170;  1 drivers
v0x6000016f42d0_0 .net "g", 0 0, L_0x600000eaf100;  1 drivers
v0x6000016f4360_0 .net "p", 0 0, L_0x600000eaf090;  1 drivers
v0x6000016f43f0_0 .net "sum", 0 0, L_0x600000eaf1e0;  1 drivers
S_0x144e70850 .scope module, "sum_2" "CLA_adder_4" 9 93, 6 1 0, S_0x144e78110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eaf410 .functor OR 1, L_0x60000148e1c0, L_0x60000148e260, C4<0>, C4<0>;
L_0x600000eaf480 .functor OR 1, L_0x60000148e300, L_0x60000148e3a0, C4<0>, C4<0>;
L_0x600000eaf4f0 .functor OR 1, L_0x60000148e440, L_0x60000148e4e0, C4<0>, C4<0>;
L_0x600000eaf560 .functor OR 1, L_0x60000148e620, L_0x60000148e6c0, C4<0>, C4<0>;
L_0x600000eaf5d0 .functor AND 1, L_0x60000148e760, L_0x60000148e800, C4<1>, C4<1>;
L_0x600000eaf6b0 .functor AND 1, L_0x60000148e8a0, L_0x60000148e940, C4<1>, C4<1>;
L_0x600000eaf640 .functor AND 1, L_0x60000148e9e0, L_0x60000148ea80, C4<1>, C4<1>;
L_0x600000eaf720 .functor AND 1, L_0x60000148ebc0, L_0x60000148ec60, C4<1>, C4<1>;
L_0x600000eaf790 .functor AND 1, L_0x60000148ee40, L_0x60000148dfe0, C4<1>, C4<1>;
L_0x600000eaf800 .functor OR 1, L_0x60000148ed00, L_0x600000eaf790, C4<0>, C4<0>;
L_0x600000eaf870 .functor AND 1, L_0x60000148f020, L_0x60000148dfe0, C4<1>, C4<1>;
L_0x600000eaf8e0 .functor OR 1, L_0x60000148ef80, L_0x600000eaf870, C4<0>, C4<0>;
L_0x600000eaf950 .functor AND 1, L_0x60000148eda0, L_0x600000eaf8e0, C4<1>, C4<1>;
L_0x600000eafa30 .functor OR 1, L_0x60000148eee0, L_0x600000eaf950, C4<0>, C4<0>;
L_0x600000eafaa0 .functor AND 1, L_0x60000148f160, L_0x60000148f200, C4<1>, C4<1>;
L_0x600000eaf9c0 .functor AND 1, L_0x60000148f3e0, L_0x60000148dfe0, C4<1>, C4<1>;
L_0x600000eafb10 .functor OR 1, L_0x60000148f340, L_0x600000eaf9c0, C4<0>, C4<0>;
L_0x600000eafb80 .functor AND 1, L_0x60000148f2a0, L_0x600000eafb10, C4<1>, C4<1>;
L_0x600000eafbf0 .functor OR 1, L_0x600000eafaa0, L_0x600000eafb80, C4<0>, C4<0>;
L_0x600000eafc60 .functor OR 1, L_0x60000148f0c0, L_0x600000eafbf0, C4<0>, C4<0>;
L_0x600000eafcd0 .functor AND 1, L_0x60000148f7a0, L_0x60000148f840, C4<1>, C4<1>;
L_0x600000eafd40 .functor AND 1, L_0x60000148f980, L_0x60000148dfe0, C4<1>, C4<1>;
L_0x600000eafdb0 .functor OR 1, L_0x60000148f8e0, L_0x600000eafd40, C4<0>, C4<0>;
L_0x600000eafe20 .functor AND 1, L_0x60000148f480, L_0x600000eafdb0, C4<1>, C4<1>;
L_0x600000eafe90 .functor OR 1, L_0x600000eafcd0, L_0x600000eafe20, C4<0>, C4<0>;
L_0x600000eaff00 .functor OR 1, L_0x60000148f700, L_0x600000eafe90, C4<0>, C4<0>;
L_0x600000eaff70 .functor AND 1, L_0x60000148f660, L_0x600000eaff00, C4<1>, C4<1>;
L_0x600000ea8000 .functor OR 1, L_0x60000148f5c0, L_0x600000eaff70, C4<0>, C4<0>;
L_0x600000ea8070 .functor AND 1, L_0x60000148fa20, L_0x60000148fac0, C4<1>, C4<1>;
L_0x600000ea80e0 .functor AND 1, L_0x600000ea8070, L_0x60000148fb60, C4<1>, C4<1>;
L_0x600000ea8150 .functor AND 1, L_0x600000ea80e0, L_0x60000148fc00, C4<1>, C4<1>;
L_0x600000ea8a80 .functor XNOR 1, L_0x600001488500, L_0x6000014885a0, C4<0>, C4<0>;
L_0x600000ea8af0 .functor XOR 1, L_0x600001488640, L_0x6000014886e0, C4<0>, C4<0>;
L_0x600000ea8b60 .functor AND 1, L_0x600000ea8a80, L_0x600000ea8af0, C4<1>, C4<1>;
v0x6000016f07e0_0 .net "TG", 0 0, L_0x60000148fca0;  1 drivers
v0x6000016f0870_0 .net "TP", 0 0, L_0x600000ea8150;  1 drivers
v0x6000016f0900_0 .net *"_ivl_101", 0 0, L_0x60000148f200;  1 drivers
v0x6000016f0990_0 .net *"_ivl_102", 0 0, L_0x600000eafaa0;  1 drivers
v0x6000016f0a20_0 .net *"_ivl_105", 0 0, L_0x60000148f2a0;  1 drivers
v0x6000016f0ab0_0 .net *"_ivl_107", 0 0, L_0x60000148f340;  1 drivers
v0x6000016f0b40_0 .net *"_ivl_109", 0 0, L_0x60000148f3e0;  1 drivers
v0x6000016f0bd0_0 .net *"_ivl_11", 0 0, L_0x60000148e300;  1 drivers
v0x6000016f0c60_0 .net *"_ivl_110", 0 0, L_0x600000eaf9c0;  1 drivers
v0x6000016f0cf0_0 .net *"_ivl_112", 0 0, L_0x600000eafb10;  1 drivers
v0x6000016f0d80_0 .net *"_ivl_114", 0 0, L_0x600000eafb80;  1 drivers
v0x6000016f0e10_0 .net *"_ivl_116", 0 0, L_0x600000eafbf0;  1 drivers
v0x6000016f0ea0_0 .net *"_ivl_118", 0 0, L_0x600000eafc60;  1 drivers
v0x6000016f0f30_0 .net *"_ivl_124", 0 0, L_0x60000148f5c0;  1 drivers
v0x6000016f0fc0_0 .net *"_ivl_126", 0 0, L_0x60000148f660;  1 drivers
v0x6000016f1050_0 .net *"_ivl_128", 0 0, L_0x60000148f700;  1 drivers
v0x6000016f10e0_0 .net *"_ivl_13", 0 0, L_0x60000148e3a0;  1 drivers
v0x6000016f1170_0 .net *"_ivl_130", 0 0, L_0x60000148f7a0;  1 drivers
v0x6000016f1200_0 .net *"_ivl_132", 0 0, L_0x60000148f840;  1 drivers
v0x6000016f1290_0 .net *"_ivl_133", 0 0, L_0x600000eafcd0;  1 drivers
v0x6000016f1320_0 .net *"_ivl_136", 0 0, L_0x60000148f480;  1 drivers
v0x6000016f13b0_0 .net *"_ivl_138", 0 0, L_0x60000148f8e0;  1 drivers
v0x6000016f1440_0 .net *"_ivl_14", 0 0, L_0x600000eaf480;  1 drivers
v0x6000016f14d0_0 .net *"_ivl_140", 0 0, L_0x60000148f980;  1 drivers
v0x6000016f1560_0 .net *"_ivl_141", 0 0, L_0x600000eafd40;  1 drivers
v0x6000016f15f0_0 .net *"_ivl_143", 0 0, L_0x600000eafdb0;  1 drivers
v0x6000016f1680_0 .net *"_ivl_145", 0 0, L_0x600000eafe20;  1 drivers
v0x6000016f1710_0 .net *"_ivl_147", 0 0, L_0x600000eafe90;  1 drivers
v0x6000016f17a0_0 .net *"_ivl_149", 0 0, L_0x600000eaff00;  1 drivers
v0x6000016f1830_0 .net *"_ivl_151", 0 0, L_0x600000eaff70;  1 drivers
v0x6000016f18c0_0 .net *"_ivl_153", 0 0, L_0x600000ea8000;  1 drivers
v0x6000016f1950_0 .net *"_ivl_156", 0 0, L_0x60000148fa20;  1 drivers
v0x6000016f19e0_0 .net *"_ivl_158", 0 0, L_0x60000148fac0;  1 drivers
v0x6000016f1a70_0 .net *"_ivl_159", 0 0, L_0x600000ea8070;  1 drivers
v0x6000016f1b00_0 .net *"_ivl_162", 0 0, L_0x60000148fb60;  1 drivers
v0x6000016f1b90_0 .net *"_ivl_163", 0 0, L_0x600000ea80e0;  1 drivers
v0x6000016f1c20_0 .net *"_ivl_166", 0 0, L_0x60000148fc00;  1 drivers
v0x6000016f1cb0_0 .net *"_ivl_19", 0 0, L_0x60000148e440;  1 drivers
v0x6000016f1d40_0 .net *"_ivl_203", 0 0, L_0x600001488500;  1 drivers
v0x6000016f1dd0_0 .net *"_ivl_205", 0 0, L_0x6000014885a0;  1 drivers
v0x6000016f1e60_0 .net *"_ivl_206", 0 0, L_0x600000ea8a80;  1 drivers
v0x6000016f1ef0_0 .net *"_ivl_209", 0 0, L_0x600001488640;  1 drivers
v0x6000016f1f80_0 .net *"_ivl_21", 0 0, L_0x60000148e4e0;  1 drivers
v0x6000016f2010_0 .net *"_ivl_211", 0 0, L_0x6000014886e0;  1 drivers
v0x6000016f20a0_0 .net *"_ivl_212", 0 0, L_0x600000ea8af0;  1 drivers
v0x6000016f2130_0 .net *"_ivl_22", 0 0, L_0x600000eaf4f0;  1 drivers
v0x6000016f21c0_0 .net *"_ivl_28", 0 0, L_0x60000148e620;  1 drivers
v0x6000016f2250_0 .net *"_ivl_3", 0 0, L_0x60000148e1c0;  1 drivers
v0x6000016f22e0_0 .net *"_ivl_30", 0 0, L_0x60000148e6c0;  1 drivers
v0x6000016f2370_0 .net *"_ivl_31", 0 0, L_0x600000eaf560;  1 drivers
v0x6000016f2400_0 .net *"_ivl_36", 0 0, L_0x60000148e760;  1 drivers
v0x6000016f2490_0 .net *"_ivl_38", 0 0, L_0x60000148e800;  1 drivers
v0x6000016f2520_0 .net *"_ivl_39", 0 0, L_0x600000eaf5d0;  1 drivers
v0x6000016f25b0_0 .net *"_ivl_44", 0 0, L_0x60000148e8a0;  1 drivers
v0x6000016f2640_0 .net *"_ivl_46", 0 0, L_0x60000148e940;  1 drivers
v0x6000016f26d0_0 .net *"_ivl_47", 0 0, L_0x600000eaf6b0;  1 drivers
v0x6000016f2760_0 .net *"_ivl_5", 0 0, L_0x60000148e260;  1 drivers
v0x6000016f27f0_0 .net *"_ivl_52", 0 0, L_0x60000148e9e0;  1 drivers
v0x6000016f2880_0 .net *"_ivl_54", 0 0, L_0x60000148ea80;  1 drivers
v0x6000016f2910_0 .net *"_ivl_55", 0 0, L_0x600000eaf640;  1 drivers
v0x6000016f29a0_0 .net *"_ivl_6", 0 0, L_0x600000eaf410;  1 drivers
v0x6000016f2a30_0 .net *"_ivl_61", 0 0, L_0x60000148ebc0;  1 drivers
v0x6000016f2ac0_0 .net *"_ivl_63", 0 0, L_0x60000148ec60;  1 drivers
v0x6000016f2b50_0 .net *"_ivl_64", 0 0, L_0x600000eaf720;  1 drivers
v0x6000016f2be0_0 .net *"_ivl_69", 0 0, L_0x60000148ed00;  1 drivers
v0x6000016f2c70_0 .net *"_ivl_71", 0 0, L_0x60000148ee40;  1 drivers
v0x6000016f2d00_0 .net *"_ivl_72", 0 0, L_0x600000eaf790;  1 drivers
v0x6000016f2d90_0 .net *"_ivl_74", 0 0, L_0x600000eaf800;  1 drivers
v0x6000016f2e20_0 .net *"_ivl_79", 0 0, L_0x60000148eee0;  1 drivers
v0x6000016f2eb0_0 .net *"_ivl_81", 0 0, L_0x60000148eda0;  1 drivers
v0x6000016f2f40_0 .net *"_ivl_83", 0 0, L_0x60000148ef80;  1 drivers
v0x6000016f2fd0_0 .net *"_ivl_85", 0 0, L_0x60000148f020;  1 drivers
v0x6000016f3060_0 .net *"_ivl_86", 0 0, L_0x600000eaf870;  1 drivers
v0x6000016f30f0_0 .net *"_ivl_88", 0 0, L_0x600000eaf8e0;  1 drivers
v0x6000016f3180_0 .net *"_ivl_90", 0 0, L_0x600000eaf950;  1 drivers
v0x6000016f3210_0 .net *"_ivl_92", 0 0, L_0x600000eafa30;  1 drivers
v0x6000016f32a0_0 .net *"_ivl_97", 0 0, L_0x60000148f0c0;  1 drivers
v0x6000016f3330_0 .net *"_ivl_99", 0 0, L_0x60000148f160;  1 drivers
v0x6000016f33c0_0 .net "a", 3 0, L_0x600001488960;  1 drivers
v0x6000016f3450_0 .net "b", 3 0, L_0x6000014888c0;  1 drivers
v0x6000016f34e0_0 .net "c_in", 0 0, L_0x60000148dfe0;  alias, 1 drivers
v0x6000016f3570_0 .net "carries", 3 0, L_0x60000148f520;  1 drivers
v0x6000016f3600_0 .net "cout", 0 0, L_0x600001488780;  1 drivers
v0x6000016f3690_0 .net "g", 3 0, L_0x60000148eb20;  1 drivers
v0x6000016f3720_0 .net "ovfl", 0 0, L_0x600000ea8b60;  1 drivers
v0x6000016f37b0_0 .net "p", 3 0, L_0x60000148e580;  1 drivers
v0x6000016f3840_0 .net "sum", 3 0, L_0x600001488460;  alias, 1 drivers
L_0x60000148e1c0 .part L_0x600001488960, 0, 1;
L_0x60000148e260 .part L_0x6000014888c0, 0, 1;
L_0x60000148e300 .part L_0x600001488960, 1, 1;
L_0x60000148e3a0 .part L_0x6000014888c0, 1, 1;
L_0x60000148e440 .part L_0x600001488960, 2, 1;
L_0x60000148e4e0 .part L_0x6000014888c0, 2, 1;
L_0x60000148e580 .concat8 [ 1 1 1 1], L_0x600000eaf410, L_0x600000eaf480, L_0x600000eaf4f0, L_0x600000eaf560;
L_0x60000148e620 .part L_0x600001488960, 3, 1;
L_0x60000148e6c0 .part L_0x6000014888c0, 3, 1;
L_0x60000148e760 .part L_0x600001488960, 0, 1;
L_0x60000148e800 .part L_0x6000014888c0, 0, 1;
L_0x60000148e8a0 .part L_0x600001488960, 1, 1;
L_0x60000148e940 .part L_0x6000014888c0, 1, 1;
L_0x60000148e9e0 .part L_0x600001488960, 2, 1;
L_0x60000148ea80 .part L_0x6000014888c0, 2, 1;
L_0x60000148eb20 .concat8 [ 1 1 1 1], L_0x600000eaf5d0, L_0x600000eaf6b0, L_0x600000eaf640, L_0x600000eaf720;
L_0x60000148ebc0 .part L_0x600001488960, 3, 1;
L_0x60000148ec60 .part L_0x6000014888c0, 3, 1;
L_0x60000148ed00 .part L_0x60000148eb20, 0, 1;
L_0x60000148ee40 .part L_0x60000148e580, 0, 1;
L_0x60000148eee0 .part L_0x60000148eb20, 1, 1;
L_0x60000148eda0 .part L_0x60000148e580, 1, 1;
L_0x60000148ef80 .part L_0x60000148eb20, 0, 1;
L_0x60000148f020 .part L_0x60000148e580, 0, 1;
L_0x60000148f0c0 .part L_0x60000148eb20, 2, 1;
L_0x60000148f160 .part L_0x60000148e580, 2, 1;
L_0x60000148f200 .part L_0x60000148eb20, 1, 1;
L_0x60000148f2a0 .part L_0x60000148e580, 1, 1;
L_0x60000148f340 .part L_0x60000148eb20, 0, 1;
L_0x60000148f3e0 .part L_0x60000148e580, 0, 1;
L_0x60000148f520 .concat8 [ 1 1 1 1], L_0x600000eaf800, L_0x600000eafa30, L_0x600000eafc60, L_0x600000ea8000;
L_0x60000148f5c0 .part L_0x60000148eb20, 3, 1;
L_0x60000148f660 .part L_0x60000148e580, 3, 1;
L_0x60000148f700 .part L_0x60000148eb20, 2, 1;
L_0x60000148f7a0 .part L_0x60000148e580, 2, 1;
L_0x60000148f840 .part L_0x60000148eb20, 1, 1;
L_0x60000148f480 .part L_0x60000148e580, 1, 1;
L_0x60000148f8e0 .part L_0x60000148eb20, 0, 1;
L_0x60000148f980 .part L_0x60000148e580, 0, 1;
L_0x60000148fa20 .part L_0x60000148e580, 0, 1;
L_0x60000148fac0 .part L_0x60000148e580, 1, 1;
L_0x60000148fb60 .part L_0x60000148e580, 2, 1;
L_0x60000148fc00 .part L_0x60000148e580, 3, 1;
L_0x60000148fca0 .part L_0x60000148f520, 3, 1;
L_0x60000148fd40 .part L_0x600001488960, 0, 1;
L_0x60000148fde0 .part L_0x6000014888c0, 0, 1;
L_0x60000148fe80 .part L_0x600001488960, 1, 1;
L_0x60000148ff20 .part L_0x6000014888c0, 1, 1;
L_0x600001488000 .part L_0x60000148f520, 0, 1;
L_0x6000014880a0 .part L_0x600001488960, 2, 1;
L_0x600001488140 .part L_0x6000014888c0, 2, 1;
L_0x6000014881e0 .part L_0x60000148f520, 1, 1;
L_0x600001488280 .part L_0x600001488960, 3, 1;
L_0x600001488320 .part L_0x6000014888c0, 3, 1;
L_0x6000014883c0 .part L_0x60000148f520, 2, 1;
L_0x600001488460 .concat8 [ 1 1 1 1], L_0x600000ea8310, L_0x600000ea8540, L_0x600000ea8770, L_0x600000ea89a0;
L_0x600001488500 .part L_0x6000014888c0, 3, 1;
L_0x6000014885a0 .part L_0x600001488960, 3, 1;
L_0x600001488640 .part L_0x600001488460, 3, 1;
L_0x6000014886e0 .part L_0x600001488960, 3, 1;
L_0x600001488780 .part L_0x60000148f520, 3, 1;
S_0x144e6ff70 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e70850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea81c0 .functor XOR 1, L_0x60000148fd40, L_0x60000148fde0, C4<0>, C4<0>;
L_0x600000ea8230 .functor AND 1, L_0x60000148fd40, L_0x60000148fde0, C4<1>, C4<1>;
L_0x600000ea82a0 .functor AND 1, L_0x600000ea81c0, L_0x60000148dfe0, C4<1>, C4<1>;
L_0x600000ea8310 .functor XOR 1, L_0x600000ea81c0, L_0x60000148dfe0, C4<0>, C4<0>;
L_0x600000ea8380 .functor OR 1, L_0x600000ea8230, L_0x600000ea82a0, C4<0>, C4<0>;
v0x6000016f7570_0 .net "a", 0 0, L_0x60000148fd40;  1 drivers
v0x6000016f7600_0 .net "b", 0 0, L_0x60000148fde0;  1 drivers
v0x6000016f7690_0 .net "c_in", 0 0, L_0x60000148dfe0;  alias, 1 drivers
v0x6000016f7720_0 .net "c_out", 0 0, L_0x600000ea8380;  1 drivers
v0x6000016f77b0_0 .net "c_out_2part", 0 0, L_0x600000ea82a0;  1 drivers
v0x6000016f7840_0 .net "g", 0 0, L_0x600000ea8230;  1 drivers
v0x6000016f78d0_0 .net "p", 0 0, L_0x600000ea81c0;  1 drivers
v0x6000016f7960_0 .net "sum", 0 0, L_0x600000ea8310;  1 drivers
S_0x144e700e0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e70850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea83f0 .functor XOR 1, L_0x60000148fe80, L_0x60000148ff20, C4<0>, C4<0>;
L_0x600000ea8460 .functor AND 1, L_0x60000148fe80, L_0x60000148ff20, C4<1>, C4<1>;
L_0x600000ea84d0 .functor AND 1, L_0x600000ea83f0, L_0x600001488000, C4<1>, C4<1>;
L_0x600000ea8540 .functor XOR 1, L_0x600000ea83f0, L_0x600001488000, C4<0>, C4<0>;
L_0x600000ea85b0 .functor OR 1, L_0x600000ea8460, L_0x600000ea84d0, C4<0>, C4<0>;
v0x6000016f79f0_0 .net "a", 0 0, L_0x60000148fe80;  1 drivers
v0x6000016f7a80_0 .net "b", 0 0, L_0x60000148ff20;  1 drivers
v0x6000016f7b10_0 .net "c_in", 0 0, L_0x600001488000;  1 drivers
v0x6000016f7ba0_0 .net "c_out", 0 0, L_0x600000ea85b0;  1 drivers
v0x6000016f7c30_0 .net "c_out_2part", 0 0, L_0x600000ea84d0;  1 drivers
v0x6000016f7cc0_0 .net "g", 0 0, L_0x600000ea8460;  1 drivers
v0x6000016f7d50_0 .net "p", 0 0, L_0x600000ea83f0;  1 drivers
v0x6000016f7de0_0 .net "sum", 0 0, L_0x600000ea8540;  1 drivers
S_0x144e6f800 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e70850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea8620 .functor XOR 1, L_0x6000014880a0, L_0x600001488140, C4<0>, C4<0>;
L_0x600000ea8690 .functor AND 1, L_0x6000014880a0, L_0x600001488140, C4<1>, C4<1>;
L_0x600000ea8700 .functor AND 1, L_0x600000ea8620, L_0x6000014881e0, C4<1>, C4<1>;
L_0x600000ea8770 .functor XOR 1, L_0x600000ea8620, L_0x6000014881e0, C4<0>, C4<0>;
L_0x600000ea87e0 .functor OR 1, L_0x600000ea8690, L_0x600000ea8700, C4<0>, C4<0>;
v0x6000016f7e70_0 .net "a", 0 0, L_0x6000014880a0;  1 drivers
v0x6000016f7f00_0 .net "b", 0 0, L_0x600001488140;  1 drivers
v0x6000016f0000_0 .net "c_in", 0 0, L_0x6000014881e0;  1 drivers
v0x6000016f0090_0 .net "c_out", 0 0, L_0x600000ea87e0;  1 drivers
v0x6000016f0120_0 .net "c_out_2part", 0 0, L_0x600000ea8700;  1 drivers
v0x6000016f01b0_0 .net "g", 0 0, L_0x600000ea8690;  1 drivers
v0x6000016f0240_0 .net "p", 0 0, L_0x600000ea8620;  1 drivers
v0x6000016f02d0_0 .net "sum", 0 0, L_0x600000ea8770;  1 drivers
S_0x144e6f970 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e70850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea8850 .functor XOR 1, L_0x600001488280, L_0x600001488320, C4<0>, C4<0>;
L_0x600000ea88c0 .functor AND 1, L_0x600001488280, L_0x600001488320, C4<1>, C4<1>;
L_0x600000ea8930 .functor AND 1, L_0x600000ea8850, L_0x6000014883c0, C4<1>, C4<1>;
L_0x600000ea89a0 .functor XOR 1, L_0x600000ea8850, L_0x6000014883c0, C4<0>, C4<0>;
L_0x600000ea8a10 .functor OR 1, L_0x600000ea88c0, L_0x600000ea8930, C4<0>, C4<0>;
v0x6000016f0360_0 .net "a", 0 0, L_0x600001488280;  1 drivers
v0x6000016f03f0_0 .net "b", 0 0, L_0x600001488320;  1 drivers
v0x6000016f0480_0 .net "c_in", 0 0, L_0x6000014883c0;  1 drivers
v0x6000016f0510_0 .net "c_out", 0 0, L_0x600000ea8a10;  1 drivers
v0x6000016f05a0_0 .net "c_out_2part", 0 0, L_0x600000ea8930;  1 drivers
v0x6000016f0630_0 .net "g", 0 0, L_0x600000ea88c0;  1 drivers
v0x6000016f06c0_0 .net "p", 0 0, L_0x600000ea8850;  1 drivers
v0x6000016f0750_0 .net "sum", 0 0, L_0x600000ea89a0;  1 drivers
S_0x144e6f090 .scope module, "shifter" "shifter" 4 24, 10 1 0, S_0x144e37410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "opcode";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "result";
v0x6000016fc750_0 .net "a", 15 0, L_0x6000014c6620;  alias, 1 drivers
v0x6000016fc7e0_0 .net "b", 15 0, L_0x6000014c66c0;  alias, 1 drivers
v0x6000016fc870_0 .net "opcode", 1 0, L_0x600001473ac0;  1 drivers
v0x6000016fc900_0 .net "result", 15 0, v0x6000016fcb40_0;  alias, 1 drivers
v0x6000016fc990_0 .var "sr_0", 15 0;
v0x6000016fca20_0 .var "sr_1", 15 0;
v0x6000016fcab0_0 .var "sr_2", 15 0;
v0x6000016fcb40_0 .var "sr_3", 15 0;
E_0x600003096e80/0 .event anyedge, v0x6000016fc870_0, v0x6000017bc7e0_0, v0x6000017bca20_0, v0x6000016fc990_0;
E_0x600003096e80/1 .event anyedge, v0x6000016fca20_0, v0x6000016fcab0_0;
E_0x600003096e80 .event/or E_0x600003096e80/0, E_0x600003096e80/1;
S_0x144e6f200 .scope module, "sub_dut" "addsub_16bit" 4 18, 5 1 0, S_0x144e37410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
L_0x600000eb40e0 .functor NOT 16, L_0x6000014c66c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380b3418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000eb4150 .functor AND 1, L_0x6000014f4640, L_0x1380b3418, C4<1>, C4<1>;
L_0x600000eb41c0 .functor OR 1, L_0x6000014f4d20, L_0x600000eb4150, C4<0>, C4<0>;
L_0x600000eb4230 .functor AND 1, L_0x6000014f4500, L_0x6000014f4460, C4<1>, C4<1>;
L_0x600000eb42a0 .functor OR 1, L_0x6000014f45a0, L_0x600000eb4230, C4<0>, C4<0>;
L_0x600000eb4310 .functor AND 1, L_0x6000014f4320, L_0x6000014f4280, C4<1>, C4<1>;
L_0x600000eb4380 .functor OR 1, L_0x6000014f43c0, L_0x600000eb4310, C4<0>, C4<0>;
L_0x600000eb43f0 .functor AND 1, L_0x6000014f4960, L_0x6000014f48c0, C4<1>, C4<1>;
L_0x600000eb4460 .functor OR 1, L_0x6000014f4a00, L_0x600000eb43f0, C4<0>, C4<0>;
L_0x600000ea6300 .functor XNOR 1, L_0x60000149ec60, L_0x60000149ed00, C4<0>, C4<0>;
L_0x600000ea6370 .functor XOR 1, L_0x60000149eda0, L_0x60000149ee40, C4<0>, C4<0>;
L_0x600000ea63e0 .functor AND 1, L_0x600000ea6300, L_0x600000ea6370, C4<1>, C4<1>;
L_0x600000e975d0 .functor BUFT 16, L_0x600000eb40e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000016ed950_0 .net *"_ivl_0", 15 0, L_0x600000eb40e0;  1 drivers
v0x6000016ed9e0_0 .net *"_ivl_10", 0 0, L_0x600000eb4150;  1 drivers
v0x6000016eda70_0 .net *"_ivl_101", 0 0, L_0x60000149ec60;  1 drivers
v0x6000016edb00_0 .net *"_ivl_103", 0 0, L_0x60000149ed00;  1 drivers
v0x6000016edb90_0 .net *"_ivl_104", 0 0, L_0x600000ea6300;  1 drivers
v0x6000016edc20_0 .net *"_ivl_107", 0 0, L_0x60000149eda0;  1 drivers
v0x6000016edcb0_0 .net *"_ivl_109", 0 0, L_0x60000149ee40;  1 drivers
v0x6000016edd40_0 .net *"_ivl_110", 0 0, L_0x600000ea6370;  1 drivers
v0x6000016eddd0_0 .net *"_ivl_115", 0 0, L_0x60000149eee0;  1 drivers
L_0x1380b3388 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ede60_0 .net/2u *"_ivl_116", 15 0, L_0x1380b3388;  1 drivers
L_0x1380b33d0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000016edef0_0 .net/2u *"_ivl_118", 15 0, L_0x1380b33d0;  1 drivers
v0x6000016edf80_0 .net *"_ivl_12", 0 0, L_0x600000eb41c0;  1 drivers
v0x6000016ee010_0 .net *"_ivl_120", 15 0, L_0x60000149ef80;  1 drivers
v0x6000016ee0a0_0 .net *"_ivl_17", 0 0, L_0x6000014f45a0;  1 drivers
v0x6000016ee130_0 .net *"_ivl_19", 0 0, L_0x6000014f4500;  1 drivers
v0x6000016ee1c0_0 .net *"_ivl_21", 0 0, L_0x6000014f4460;  1 drivers
v0x6000016ee250_0 .net *"_ivl_22", 0 0, L_0x600000eb4230;  1 drivers
v0x6000016ee2e0_0 .net *"_ivl_24", 0 0, L_0x600000eb42a0;  1 drivers
v0x6000016ee370_0 .net *"_ivl_29", 0 0, L_0x6000014f43c0;  1 drivers
v0x6000016ee400_0 .net *"_ivl_31", 0 0, L_0x6000014f4320;  1 drivers
v0x6000016ee490_0 .net *"_ivl_33", 0 0, L_0x6000014f4280;  1 drivers
v0x6000016ee520_0 .net *"_ivl_34", 0 0, L_0x600000eb4310;  1 drivers
v0x6000016ee5b0_0 .net *"_ivl_36", 0 0, L_0x600000eb4380;  1 drivers
v0x6000016ee640_0 .net *"_ivl_42", 0 0, L_0x6000014f4a00;  1 drivers
v0x6000016ee6d0_0 .net *"_ivl_44", 0 0, L_0x6000014f4960;  1 drivers
v0x6000016ee760_0 .net *"_ivl_46", 0 0, L_0x6000014f48c0;  1 drivers
v0x6000016ee7f0_0 .net *"_ivl_47", 0 0, L_0x600000eb43f0;  1 drivers
v0x6000016ee880_0 .net *"_ivl_49", 0 0, L_0x600000eb4460;  1 drivers
v0x6000016ee910_0 .net *"_ivl_7", 0 0, L_0x6000014f4d20;  1 drivers
v0x6000016ee9a0_0 .net *"_ivl_9", 0 0, L_0x6000014f4640;  1 drivers
v0x6000016eea30_0 .net "a", 15 0, L_0x6000014c6620;  alias, 1 drivers
v0x6000016eeac0_0 .net "b", 15 0, L_0x6000014c66c0;  alias, 1 drivers
v0x6000016eeb50_0 .net "b_in", 15 0, L_0x600000e975d0;  1 drivers
v0x6000016eebe0_0 .net "c", 3 0, L_0x6000014f41e0;  1 drivers
v0x6000016eec70_0 .net "c_in", 0 0, L_0x1380b3418;  1 drivers
v0x6000016eed00_0 .net "ovfl", 0 0, L_0x600000ea63e0;  alias, 1 drivers
v0x6000016eed90_0 .net "sum", 15 0, L_0x60000149f020;  alias, 1 drivers
v0x6000016eee20_0 .net "sum_temp", 15 0, L_0x60000149ea80;  1 drivers
v0x6000016eeeb0_0 .net "tg", 3 0, L_0x60000149eb20;  1 drivers
v0x6000016eef40_0 .net "tp", 3 0, L_0x60000149ebc0;  1 drivers
L_0x6000014f4d20 .part L_0x60000149eb20, 0, 1;
L_0x6000014f4640 .part L_0x60000149ebc0, 0, 1;
L_0x6000014f45a0 .part L_0x60000149eb20, 1, 1;
L_0x6000014f4500 .part L_0x60000149ebc0, 1, 1;
L_0x6000014f4460 .part L_0x6000014f41e0, 0, 1;
L_0x6000014f43c0 .part L_0x60000149eb20, 2, 1;
L_0x6000014f4320 .part L_0x60000149ebc0, 2, 1;
L_0x6000014f4280 .part L_0x6000014f41e0, 1, 1;
L_0x6000014f41e0 .concat8 [ 1 1 1 1], L_0x600000eb41c0, L_0x600000eb42a0, L_0x600000eb4380, L_0x600000eb4460;
L_0x6000014f4a00 .part L_0x60000149eb20, 3, 1;
L_0x6000014f4960 .part L_0x60000149ebc0, 3, 1;
L_0x6000014f48c0 .part L_0x6000014f41e0, 2, 1;
L_0x6000014f70c0 .part L_0x6000014c6620, 0, 4;
L_0x6000014f7160 .part L_0x600000e975d0, 0, 4;
L_0x600001491860 .part L_0x6000014c6620, 4, 4;
L_0x600001491900 .part L_0x600000e975d0, 4, 4;
L_0x6000014919a0 .part L_0x6000014f41e0, 0, 1;
L_0x60000149c0a0 .part L_0x6000014c6620, 8, 4;
L_0x60000149c140 .part L_0x600000e975d0, 8, 4;
L_0x60000149c280 .part L_0x6000014f41e0, 1, 1;
L_0x60000149e940 .part L_0x6000014c6620, 12, 4;
L_0x60000149c1e0 .part L_0x600000e975d0, 12, 4;
L_0x60000149e9e0 .part L_0x6000014f41e0, 2, 1;
L_0x60000149ea80 .concat8 [ 4 4 4 4], L_0x6000014f6d00, L_0x6000014914a0, L_0x600001493ca0, L_0x60000149e580;
L_0x60000149eb20 .concat8 [ 1 1 1 1], L_0x6000014f6580, L_0x600001490d20, L_0x600001493520, L_0x60000149de00;
L_0x60000149ebc0 .concat8 [ 1 1 1 1], L_0x600000eb51f0, L_0x600000eb6a00, L_0x600000ea40e0, L_0x600000ea5880;
L_0x60000149ec60 .part L_0x600000e975d0, 15, 1;
L_0x60000149ed00 .part L_0x6000014c6620, 15, 1;
L_0x60000149eda0 .part L_0x60000149ea80, 15, 1;
L_0x60000149ee40 .part L_0x600000e975d0, 15, 1;
L_0x60000149eee0 .part L_0x6000014f41e0, 3, 1;
L_0x60000149ef80 .functor MUXZ 16, L_0x1380b33d0, L_0x1380b3388, L_0x60000149eee0, C4<>;
L_0x60000149f020 .functor MUXZ 16, L_0x60000149ea80, L_0x60000149ef80, L_0x600000ea63e0, C4<>;
S_0x144e6c3f0 .scope module, "idut0" "CLA_adder_4" 5 27, 6 1 0, S_0x144e6f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb44d0 .functor OR 1, L_0x6000014f4820, L_0x6000014f4780, C4<0>, C4<0>;
L_0x600000eb4540 .functor OR 1, L_0x6000014f46e0, L_0x6000014f4140, C4<0>, C4<0>;
L_0x600000eb45b0 .functor OR 1, L_0x6000014f40a0, L_0x6000014f4dc0, C4<0>, C4<0>;
L_0x600000eb4620 .functor OR 1, L_0x6000014f4f00, L_0x6000014f4fa0, C4<0>, C4<0>;
L_0x600000eb4690 .functor AND 1, L_0x6000014f5040, L_0x6000014f50e0, C4<1>, C4<1>;
L_0x600000eb4770 .functor AND 1, L_0x6000014f5180, L_0x6000014f5220, C4<1>, C4<1>;
L_0x600000eb4700 .functor AND 1, L_0x6000014f52c0, L_0x6000014f5360, C4<1>, C4<1>;
L_0x600000eb47e0 .functor AND 1, L_0x6000014f54a0, L_0x6000014f5540, C4<1>, C4<1>;
L_0x600000eb4850 .functor AND 1, L_0x6000014f5720, L_0x1380b3418, C4<1>, C4<1>;
L_0x600000eb48c0 .functor OR 1, L_0x6000014f55e0, L_0x600000eb4850, C4<0>, C4<0>;
L_0x600000eb4930 .functor AND 1, L_0x6000014f5900, L_0x1380b3418, C4<1>, C4<1>;
L_0x600000eb49a0 .functor OR 1, L_0x6000014f5860, L_0x600000eb4930, C4<0>, C4<0>;
L_0x600000eb4a10 .functor AND 1, L_0x6000014f5680, L_0x600000eb49a0, C4<1>, C4<1>;
L_0x600000eb4af0 .functor OR 1, L_0x6000014f57c0, L_0x600000eb4a10, C4<0>, C4<0>;
L_0x600000eb4b60 .functor AND 1, L_0x6000014f5a40, L_0x6000014f5ae0, C4<1>, C4<1>;
L_0x600000eb4a80 .functor AND 1, L_0x6000014f5cc0, L_0x1380b3418, C4<1>, C4<1>;
L_0x600000eb4bd0 .functor OR 1, L_0x6000014f5c20, L_0x600000eb4a80, C4<0>, C4<0>;
L_0x600000eb4c40 .functor AND 1, L_0x6000014f5b80, L_0x600000eb4bd0, C4<1>, C4<1>;
L_0x600000eb4cb0 .functor OR 1, L_0x600000eb4b60, L_0x600000eb4c40, C4<0>, C4<0>;
L_0x600000eb4d20 .functor OR 1, L_0x6000014f59a0, L_0x600000eb4cb0, C4<0>, C4<0>;
L_0x600000eb4d90 .functor AND 1, L_0x6000014f6080, L_0x6000014f6120, C4<1>, C4<1>;
L_0x600000eb4e00 .functor AND 1, L_0x6000014f6260, L_0x1380b3418, C4<1>, C4<1>;
L_0x600000eb4e70 .functor OR 1, L_0x6000014f61c0, L_0x600000eb4e00, C4<0>, C4<0>;
L_0x600000eb4ee0 .functor AND 1, L_0x6000014f5d60, L_0x600000eb4e70, C4<1>, C4<1>;
L_0x600000eb4f50 .functor OR 1, L_0x600000eb4d90, L_0x600000eb4ee0, C4<0>, C4<0>;
L_0x600000eb4fc0 .functor OR 1, L_0x6000014f5fe0, L_0x600000eb4f50, C4<0>, C4<0>;
L_0x600000eb5030 .functor AND 1, L_0x6000014f5f40, L_0x600000eb4fc0, C4<1>, C4<1>;
L_0x600000eb50a0 .functor OR 1, L_0x6000014f5ea0, L_0x600000eb5030, C4<0>, C4<0>;
L_0x600000eb5110 .functor AND 1, L_0x6000014f6300, L_0x6000014f63a0, C4<1>, C4<1>;
L_0x600000eb5180 .functor AND 1, L_0x600000eb5110, L_0x6000014f6440, C4<1>, C4<1>;
L_0x600000eb51f0 .functor AND 1, L_0x600000eb5180, L_0x6000014f64e0, C4<1>, C4<1>;
L_0x600000eb5b20 .functor XNOR 1, L_0x6000014f6da0, L_0x6000014f6e40, C4<0>, C4<0>;
L_0x600000eb5b90 .functor XOR 1, L_0x6000014f6ee0, L_0x6000014f6f80, C4<0>, C4<0>;
L_0x600000eb5c00 .functor AND 1, L_0x600000eb5b20, L_0x600000eb5b90, C4<1>, C4<1>;
v0x6000016fddd0_0 .net "TG", 0 0, L_0x6000014f6580;  1 drivers
v0x6000016fde60_0 .net "TP", 0 0, L_0x600000eb51f0;  1 drivers
v0x6000016fdef0_0 .net *"_ivl_101", 0 0, L_0x6000014f5ae0;  1 drivers
v0x6000016fdf80_0 .net *"_ivl_102", 0 0, L_0x600000eb4b60;  1 drivers
v0x6000016fe010_0 .net *"_ivl_105", 0 0, L_0x6000014f5b80;  1 drivers
v0x6000016fe0a0_0 .net *"_ivl_107", 0 0, L_0x6000014f5c20;  1 drivers
v0x6000016fe130_0 .net *"_ivl_109", 0 0, L_0x6000014f5cc0;  1 drivers
v0x6000016fe1c0_0 .net *"_ivl_11", 0 0, L_0x6000014f46e0;  1 drivers
v0x6000016fe250_0 .net *"_ivl_110", 0 0, L_0x600000eb4a80;  1 drivers
v0x6000016fe2e0_0 .net *"_ivl_112", 0 0, L_0x600000eb4bd0;  1 drivers
v0x6000016fe370_0 .net *"_ivl_114", 0 0, L_0x600000eb4c40;  1 drivers
v0x6000016fe400_0 .net *"_ivl_116", 0 0, L_0x600000eb4cb0;  1 drivers
v0x6000016fe490_0 .net *"_ivl_118", 0 0, L_0x600000eb4d20;  1 drivers
v0x6000016fe520_0 .net *"_ivl_124", 0 0, L_0x6000014f5ea0;  1 drivers
v0x6000016fe5b0_0 .net *"_ivl_126", 0 0, L_0x6000014f5f40;  1 drivers
v0x6000016fe640_0 .net *"_ivl_128", 0 0, L_0x6000014f5fe0;  1 drivers
v0x6000016fe6d0_0 .net *"_ivl_13", 0 0, L_0x6000014f4140;  1 drivers
v0x6000016fe760_0 .net *"_ivl_130", 0 0, L_0x6000014f6080;  1 drivers
v0x6000016fe7f0_0 .net *"_ivl_132", 0 0, L_0x6000014f6120;  1 drivers
v0x6000016fe880_0 .net *"_ivl_133", 0 0, L_0x600000eb4d90;  1 drivers
v0x6000016fe910_0 .net *"_ivl_136", 0 0, L_0x6000014f5d60;  1 drivers
v0x6000016fe9a0_0 .net *"_ivl_138", 0 0, L_0x6000014f61c0;  1 drivers
v0x6000016fea30_0 .net *"_ivl_14", 0 0, L_0x600000eb4540;  1 drivers
v0x6000016feac0_0 .net *"_ivl_140", 0 0, L_0x6000014f6260;  1 drivers
v0x6000016feb50_0 .net *"_ivl_141", 0 0, L_0x600000eb4e00;  1 drivers
v0x6000016febe0_0 .net *"_ivl_143", 0 0, L_0x600000eb4e70;  1 drivers
v0x6000016fec70_0 .net *"_ivl_145", 0 0, L_0x600000eb4ee0;  1 drivers
v0x6000016fed00_0 .net *"_ivl_147", 0 0, L_0x600000eb4f50;  1 drivers
v0x6000016fed90_0 .net *"_ivl_149", 0 0, L_0x600000eb4fc0;  1 drivers
v0x6000016fee20_0 .net *"_ivl_151", 0 0, L_0x600000eb5030;  1 drivers
v0x6000016feeb0_0 .net *"_ivl_153", 0 0, L_0x600000eb50a0;  1 drivers
v0x6000016fef40_0 .net *"_ivl_156", 0 0, L_0x6000014f6300;  1 drivers
v0x6000016fefd0_0 .net *"_ivl_158", 0 0, L_0x6000014f63a0;  1 drivers
v0x6000016ff060_0 .net *"_ivl_159", 0 0, L_0x600000eb5110;  1 drivers
v0x6000016ff0f0_0 .net *"_ivl_162", 0 0, L_0x6000014f6440;  1 drivers
v0x6000016ff180_0 .net *"_ivl_163", 0 0, L_0x600000eb5180;  1 drivers
v0x6000016ff210_0 .net *"_ivl_166", 0 0, L_0x6000014f64e0;  1 drivers
v0x6000016ff2a0_0 .net *"_ivl_19", 0 0, L_0x6000014f40a0;  1 drivers
v0x6000016ff330_0 .net *"_ivl_203", 0 0, L_0x6000014f6da0;  1 drivers
v0x6000016ff3c0_0 .net *"_ivl_205", 0 0, L_0x6000014f6e40;  1 drivers
v0x6000016ff450_0 .net *"_ivl_206", 0 0, L_0x600000eb5b20;  1 drivers
v0x6000016ff4e0_0 .net *"_ivl_209", 0 0, L_0x6000014f6ee0;  1 drivers
v0x6000016ff570_0 .net *"_ivl_21", 0 0, L_0x6000014f4dc0;  1 drivers
v0x6000016ff600_0 .net *"_ivl_211", 0 0, L_0x6000014f6f80;  1 drivers
v0x6000016ff690_0 .net *"_ivl_212", 0 0, L_0x600000eb5b90;  1 drivers
v0x6000016ff720_0 .net *"_ivl_22", 0 0, L_0x600000eb45b0;  1 drivers
v0x6000016ff7b0_0 .net *"_ivl_28", 0 0, L_0x6000014f4f00;  1 drivers
v0x6000016ff840_0 .net *"_ivl_3", 0 0, L_0x6000014f4820;  1 drivers
v0x6000016ff8d0_0 .net *"_ivl_30", 0 0, L_0x6000014f4fa0;  1 drivers
v0x6000016ff960_0 .net *"_ivl_31", 0 0, L_0x600000eb4620;  1 drivers
v0x6000016ff9f0_0 .net *"_ivl_36", 0 0, L_0x6000014f5040;  1 drivers
v0x6000016ffa80_0 .net *"_ivl_38", 0 0, L_0x6000014f50e0;  1 drivers
v0x6000016ffb10_0 .net *"_ivl_39", 0 0, L_0x600000eb4690;  1 drivers
v0x6000016ffba0_0 .net *"_ivl_44", 0 0, L_0x6000014f5180;  1 drivers
v0x6000016ffc30_0 .net *"_ivl_46", 0 0, L_0x6000014f5220;  1 drivers
v0x6000016ffcc0_0 .net *"_ivl_47", 0 0, L_0x600000eb4770;  1 drivers
v0x6000016ffd50_0 .net *"_ivl_5", 0 0, L_0x6000014f4780;  1 drivers
v0x6000016ffde0_0 .net *"_ivl_52", 0 0, L_0x6000014f52c0;  1 drivers
v0x6000016ffe70_0 .net *"_ivl_54", 0 0, L_0x6000014f5360;  1 drivers
v0x6000016fff00_0 .net *"_ivl_55", 0 0, L_0x600000eb4700;  1 drivers
v0x6000016f8000_0 .net *"_ivl_6", 0 0, L_0x600000eb44d0;  1 drivers
v0x6000016f8090_0 .net *"_ivl_61", 0 0, L_0x6000014f54a0;  1 drivers
v0x6000016f8120_0 .net *"_ivl_63", 0 0, L_0x6000014f5540;  1 drivers
v0x6000016f81b0_0 .net *"_ivl_64", 0 0, L_0x600000eb47e0;  1 drivers
v0x6000016f8240_0 .net *"_ivl_69", 0 0, L_0x6000014f55e0;  1 drivers
v0x6000016f82d0_0 .net *"_ivl_71", 0 0, L_0x6000014f5720;  1 drivers
v0x6000016f8360_0 .net *"_ivl_72", 0 0, L_0x600000eb4850;  1 drivers
v0x6000016f83f0_0 .net *"_ivl_74", 0 0, L_0x600000eb48c0;  1 drivers
v0x6000016f8480_0 .net *"_ivl_79", 0 0, L_0x6000014f57c0;  1 drivers
v0x6000016f8510_0 .net *"_ivl_81", 0 0, L_0x6000014f5680;  1 drivers
v0x6000016f85a0_0 .net *"_ivl_83", 0 0, L_0x6000014f5860;  1 drivers
v0x6000016f8630_0 .net *"_ivl_85", 0 0, L_0x6000014f5900;  1 drivers
v0x6000016f86c0_0 .net *"_ivl_86", 0 0, L_0x600000eb4930;  1 drivers
v0x6000016f8750_0 .net *"_ivl_88", 0 0, L_0x600000eb49a0;  1 drivers
v0x6000016f87e0_0 .net *"_ivl_90", 0 0, L_0x600000eb4a10;  1 drivers
v0x6000016f8870_0 .net *"_ivl_92", 0 0, L_0x600000eb4af0;  1 drivers
v0x6000016f8900_0 .net *"_ivl_97", 0 0, L_0x6000014f59a0;  1 drivers
v0x6000016f8990_0 .net *"_ivl_99", 0 0, L_0x6000014f5a40;  1 drivers
v0x6000016f8a20_0 .net "a", 3 0, L_0x6000014f70c0;  1 drivers
v0x6000016f8ab0_0 .net "b", 3 0, L_0x6000014f7160;  1 drivers
v0x6000016f8b40_0 .net "c_in", 0 0, L_0x1380b3418;  alias, 1 drivers
v0x6000016f8bd0_0 .net "carries", 3 0, L_0x6000014f5e00;  1 drivers
v0x6000016f8c60_0 .net "cout", 0 0, L_0x6000014f7020;  1 drivers
v0x6000016f8cf0_0 .net "g", 3 0, L_0x6000014f5400;  1 drivers
v0x6000016f8d80_0 .net "ovfl", 0 0, L_0x600000eb5c00;  1 drivers
v0x6000016f8e10_0 .net "p", 3 0, L_0x6000014f4e60;  1 drivers
v0x6000016f8ea0_0 .net "sum", 3 0, L_0x6000014f6d00;  1 drivers
L_0x6000014f4820 .part L_0x6000014f70c0, 0, 1;
L_0x6000014f4780 .part L_0x6000014f7160, 0, 1;
L_0x6000014f46e0 .part L_0x6000014f70c0, 1, 1;
L_0x6000014f4140 .part L_0x6000014f7160, 1, 1;
L_0x6000014f40a0 .part L_0x6000014f70c0, 2, 1;
L_0x6000014f4dc0 .part L_0x6000014f7160, 2, 1;
L_0x6000014f4e60 .concat8 [ 1 1 1 1], L_0x600000eb44d0, L_0x600000eb4540, L_0x600000eb45b0, L_0x600000eb4620;
L_0x6000014f4f00 .part L_0x6000014f70c0, 3, 1;
L_0x6000014f4fa0 .part L_0x6000014f7160, 3, 1;
L_0x6000014f5040 .part L_0x6000014f70c0, 0, 1;
L_0x6000014f50e0 .part L_0x6000014f7160, 0, 1;
L_0x6000014f5180 .part L_0x6000014f70c0, 1, 1;
L_0x6000014f5220 .part L_0x6000014f7160, 1, 1;
L_0x6000014f52c0 .part L_0x6000014f70c0, 2, 1;
L_0x6000014f5360 .part L_0x6000014f7160, 2, 1;
L_0x6000014f5400 .concat8 [ 1 1 1 1], L_0x600000eb4690, L_0x600000eb4770, L_0x600000eb4700, L_0x600000eb47e0;
L_0x6000014f54a0 .part L_0x6000014f70c0, 3, 1;
L_0x6000014f5540 .part L_0x6000014f7160, 3, 1;
L_0x6000014f55e0 .part L_0x6000014f5400, 0, 1;
L_0x6000014f5720 .part L_0x6000014f4e60, 0, 1;
L_0x6000014f57c0 .part L_0x6000014f5400, 1, 1;
L_0x6000014f5680 .part L_0x6000014f4e60, 1, 1;
L_0x6000014f5860 .part L_0x6000014f5400, 0, 1;
L_0x6000014f5900 .part L_0x6000014f4e60, 0, 1;
L_0x6000014f59a0 .part L_0x6000014f5400, 2, 1;
L_0x6000014f5a40 .part L_0x6000014f4e60, 2, 1;
L_0x6000014f5ae0 .part L_0x6000014f5400, 1, 1;
L_0x6000014f5b80 .part L_0x6000014f4e60, 1, 1;
L_0x6000014f5c20 .part L_0x6000014f5400, 0, 1;
L_0x6000014f5cc0 .part L_0x6000014f4e60, 0, 1;
L_0x6000014f5e00 .concat8 [ 1 1 1 1], L_0x600000eb48c0, L_0x600000eb4af0, L_0x600000eb4d20, L_0x600000eb50a0;
L_0x6000014f5ea0 .part L_0x6000014f5400, 3, 1;
L_0x6000014f5f40 .part L_0x6000014f4e60, 3, 1;
L_0x6000014f5fe0 .part L_0x6000014f5400, 2, 1;
L_0x6000014f6080 .part L_0x6000014f4e60, 2, 1;
L_0x6000014f6120 .part L_0x6000014f5400, 1, 1;
L_0x6000014f5d60 .part L_0x6000014f4e60, 1, 1;
L_0x6000014f61c0 .part L_0x6000014f5400, 0, 1;
L_0x6000014f6260 .part L_0x6000014f4e60, 0, 1;
L_0x6000014f6300 .part L_0x6000014f4e60, 0, 1;
L_0x6000014f63a0 .part L_0x6000014f4e60, 1, 1;
L_0x6000014f6440 .part L_0x6000014f4e60, 2, 1;
L_0x6000014f64e0 .part L_0x6000014f4e60, 3, 1;
L_0x6000014f6580 .part L_0x6000014f5e00, 3, 1;
L_0x6000014f6620 .part L_0x6000014f70c0, 0, 1;
L_0x6000014f66c0 .part L_0x6000014f7160, 0, 1;
L_0x6000014f6760 .part L_0x6000014f70c0, 1, 1;
L_0x6000014f6800 .part L_0x6000014f7160, 1, 1;
L_0x6000014f68a0 .part L_0x6000014f5e00, 0, 1;
L_0x6000014f6940 .part L_0x6000014f70c0, 2, 1;
L_0x6000014f69e0 .part L_0x6000014f7160, 2, 1;
L_0x6000014f6a80 .part L_0x6000014f5e00, 1, 1;
L_0x6000014f6b20 .part L_0x6000014f70c0, 3, 1;
L_0x6000014f6bc0 .part L_0x6000014f7160, 3, 1;
L_0x6000014f6c60 .part L_0x6000014f5e00, 2, 1;
L_0x6000014f6d00 .concat8 [ 1 1 1 1], L_0x600000eb53b0, L_0x600000eb55e0, L_0x600000eb5810, L_0x600000eb5a40;
L_0x6000014f6da0 .part L_0x6000014f7160, 3, 1;
L_0x6000014f6e40 .part L_0x6000014f70c0, 3, 1;
L_0x6000014f6ee0 .part L_0x6000014f6d00, 3, 1;
L_0x6000014f6f80 .part L_0x6000014f70c0, 3, 1;
L_0x6000014f7020 .part L_0x6000014f5e00, 3, 1;
S_0x144e6c560 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e6c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb5260 .functor XOR 1, L_0x6000014f6620, L_0x6000014f66c0, C4<0>, C4<0>;
L_0x600000eb52d0 .functor AND 1, L_0x6000014f6620, L_0x6000014f66c0, C4<1>, C4<1>;
L_0x600000eb5340 .functor AND 1, L_0x600000eb5260, L_0x1380b3418, C4<1>, C4<1>;
L_0x600000eb53b0 .functor XOR 1, L_0x600000eb5260, L_0x1380b3418, C4<0>, C4<0>;
L_0x600000eb5420 .functor OR 1, L_0x600000eb52d0, L_0x600000eb5340, C4<0>, C4<0>;
v0x6000016fcbd0_0 .net "a", 0 0, L_0x6000014f6620;  1 drivers
v0x6000016fcc60_0 .net "b", 0 0, L_0x6000014f66c0;  1 drivers
v0x6000016fccf0_0 .net "c_in", 0 0, L_0x1380b3418;  alias, 1 drivers
v0x6000016fcd80_0 .net "c_out", 0 0, L_0x600000eb5420;  1 drivers
v0x6000016fce10_0 .net "c_out_2part", 0 0, L_0x600000eb5340;  1 drivers
v0x6000016fcea0_0 .net "g", 0 0, L_0x600000eb52d0;  1 drivers
v0x6000016fcf30_0 .net "p", 0 0, L_0x600000eb5260;  1 drivers
v0x6000016fcfc0_0 .net "sum", 0 0, L_0x600000eb53b0;  1 drivers
S_0x144e6e920 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e6c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb5490 .functor XOR 1, L_0x6000014f6760, L_0x6000014f6800, C4<0>, C4<0>;
L_0x600000eb5500 .functor AND 1, L_0x6000014f6760, L_0x6000014f6800, C4<1>, C4<1>;
L_0x600000eb5570 .functor AND 1, L_0x600000eb5490, L_0x6000014f68a0, C4<1>, C4<1>;
L_0x600000eb55e0 .functor XOR 1, L_0x600000eb5490, L_0x6000014f68a0, C4<0>, C4<0>;
L_0x600000eb5650 .functor OR 1, L_0x600000eb5500, L_0x600000eb5570, C4<0>, C4<0>;
v0x6000016fd050_0 .net "a", 0 0, L_0x6000014f6760;  1 drivers
v0x6000016fd0e0_0 .net "b", 0 0, L_0x6000014f6800;  1 drivers
v0x6000016fd170_0 .net "c_in", 0 0, L_0x6000014f68a0;  1 drivers
v0x6000016fd200_0 .net "c_out", 0 0, L_0x600000eb5650;  1 drivers
v0x6000016fd290_0 .net "c_out_2part", 0 0, L_0x600000eb5570;  1 drivers
v0x6000016fd320_0 .net "g", 0 0, L_0x600000eb5500;  1 drivers
v0x6000016fd3b0_0 .net "p", 0 0, L_0x600000eb5490;  1 drivers
v0x6000016fd440_0 .net "sum", 0 0, L_0x600000eb55e0;  1 drivers
S_0x144e6ea90 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e6c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb56c0 .functor XOR 1, L_0x6000014f6940, L_0x6000014f69e0, C4<0>, C4<0>;
L_0x600000eb5730 .functor AND 1, L_0x6000014f6940, L_0x6000014f69e0, C4<1>, C4<1>;
L_0x600000eb57a0 .functor AND 1, L_0x600000eb56c0, L_0x6000014f6a80, C4<1>, C4<1>;
L_0x600000eb5810 .functor XOR 1, L_0x600000eb56c0, L_0x6000014f6a80, C4<0>, C4<0>;
L_0x600000eb5880 .functor OR 1, L_0x600000eb5730, L_0x600000eb57a0, C4<0>, C4<0>;
v0x6000016fd4d0_0 .net "a", 0 0, L_0x6000014f6940;  1 drivers
v0x6000016fd560_0 .net "b", 0 0, L_0x6000014f69e0;  1 drivers
v0x6000016fd5f0_0 .net "c_in", 0 0, L_0x6000014f6a80;  1 drivers
v0x6000016fd680_0 .net "c_out", 0 0, L_0x600000eb5880;  1 drivers
v0x6000016fd710_0 .net "c_out_2part", 0 0, L_0x600000eb57a0;  1 drivers
v0x6000016fd7a0_0 .net "g", 0 0, L_0x600000eb5730;  1 drivers
v0x6000016fd830_0 .net "p", 0 0, L_0x600000eb56c0;  1 drivers
v0x6000016fd8c0_0 .net "sum", 0 0, L_0x600000eb5810;  1 drivers
S_0x144e6e1b0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e6c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb58f0 .functor XOR 1, L_0x6000014f6b20, L_0x6000014f6bc0, C4<0>, C4<0>;
L_0x600000eb5960 .functor AND 1, L_0x6000014f6b20, L_0x6000014f6bc0, C4<1>, C4<1>;
L_0x600000eb59d0 .functor AND 1, L_0x600000eb58f0, L_0x6000014f6c60, C4<1>, C4<1>;
L_0x600000eb5a40 .functor XOR 1, L_0x600000eb58f0, L_0x6000014f6c60, C4<0>, C4<0>;
L_0x600000eb5ab0 .functor OR 1, L_0x600000eb5960, L_0x600000eb59d0, C4<0>, C4<0>;
v0x6000016fd950_0 .net "a", 0 0, L_0x6000014f6b20;  1 drivers
v0x6000016fd9e0_0 .net "b", 0 0, L_0x6000014f6bc0;  1 drivers
v0x6000016fda70_0 .net "c_in", 0 0, L_0x6000014f6c60;  1 drivers
v0x6000016fdb00_0 .net "c_out", 0 0, L_0x600000eb5ab0;  1 drivers
v0x6000016fdb90_0 .net "c_out_2part", 0 0, L_0x600000eb59d0;  1 drivers
v0x6000016fdc20_0 .net "g", 0 0, L_0x600000eb5960;  1 drivers
v0x6000016fdcb0_0 .net "p", 0 0, L_0x600000eb58f0;  1 drivers
v0x6000016fdd40_0 .net "sum", 0 0, L_0x600000eb5a40;  1 drivers
S_0x144e6e320 .scope module, "idut1" "CLA_adder_4" 5 38, 6 1 0, S_0x144e6f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb5ce0 .functor OR 1, L_0x6000014f7200, L_0x6000014f72a0, C4<0>, C4<0>;
L_0x600000eb5d50 .functor OR 1, L_0x6000014f7340, L_0x6000014f73e0, C4<0>, C4<0>;
L_0x600000eb5dc0 .functor OR 1, L_0x6000014f7480, L_0x6000014f7520, C4<0>, C4<0>;
L_0x600000eb5e30 .functor OR 1, L_0x6000014f7660, L_0x6000014f7700, C4<0>, C4<0>;
L_0x600000eb5ea0 .functor AND 1, L_0x6000014f77a0, L_0x6000014f7840, C4<1>, C4<1>;
L_0x600000eb5f80 .functor AND 1, L_0x6000014f78e0, L_0x6000014f7980, C4<1>, C4<1>;
L_0x600000eb5f10 .functor AND 1, L_0x6000014f7a20, L_0x6000014f7ac0, C4<1>, C4<1>;
L_0x600000eb5ff0 .functor AND 1, L_0x6000014f7c00, L_0x6000014f7ca0, C4<1>, C4<1>;
L_0x600000eb6060 .functor AND 1, L_0x6000014f7e80, L_0x6000014919a0, C4<1>, C4<1>;
L_0x600000eb60d0 .functor OR 1, L_0x6000014f7d40, L_0x600000eb6060, C4<0>, C4<0>;
L_0x600000eb6140 .functor AND 1, L_0x6000014900a0, L_0x6000014919a0, C4<1>, C4<1>;
L_0x600000eb61b0 .functor OR 1, L_0x600001490000, L_0x600000eb6140, C4<0>, C4<0>;
L_0x600000eb6220 .functor AND 1, L_0x6000014f7de0, L_0x600000eb61b0, C4<1>, C4<1>;
L_0x600000eb6300 .functor OR 1, L_0x6000014f7f20, L_0x600000eb6220, C4<0>, C4<0>;
L_0x600000eb6370 .functor AND 1, L_0x6000014901e0, L_0x600001490280, C4<1>, C4<1>;
L_0x600000eb6290 .functor AND 1, L_0x600001490460, L_0x6000014919a0, C4<1>, C4<1>;
L_0x600000eb63e0 .functor OR 1, L_0x6000014903c0, L_0x600000eb6290, C4<0>, C4<0>;
L_0x600000eb6450 .functor AND 1, L_0x600001490320, L_0x600000eb63e0, C4<1>, C4<1>;
L_0x600000eb64c0 .functor OR 1, L_0x600000eb6370, L_0x600000eb6450, C4<0>, C4<0>;
L_0x600000eb6530 .functor OR 1, L_0x600001490140, L_0x600000eb64c0, C4<0>, C4<0>;
L_0x600000eb65a0 .functor AND 1, L_0x600001490820, L_0x6000014908c0, C4<1>, C4<1>;
L_0x600000eb6610 .functor AND 1, L_0x600001490a00, L_0x6000014919a0, C4<1>, C4<1>;
L_0x600000eb6680 .functor OR 1, L_0x600001490960, L_0x600000eb6610, C4<0>, C4<0>;
L_0x600000eb66f0 .functor AND 1, L_0x600001490500, L_0x600000eb6680, C4<1>, C4<1>;
L_0x600000eb6760 .functor OR 1, L_0x600000eb65a0, L_0x600000eb66f0, C4<0>, C4<0>;
L_0x600000eb67d0 .functor OR 1, L_0x600001490780, L_0x600000eb6760, C4<0>, C4<0>;
L_0x600000eb6840 .functor AND 1, L_0x6000014906e0, L_0x600000eb67d0, C4<1>, C4<1>;
L_0x600000eb68b0 .functor OR 1, L_0x600001490640, L_0x600000eb6840, C4<0>, C4<0>;
L_0x600000eb6920 .functor AND 1, L_0x600001490aa0, L_0x600001490b40, C4<1>, C4<1>;
L_0x600000eb6990 .functor AND 1, L_0x600000eb6920, L_0x600001490be0, C4<1>, C4<1>;
L_0x600000eb6a00 .functor AND 1, L_0x600000eb6990, L_0x600001490c80, C4<1>, C4<1>;
L_0x600000eb7330 .functor XNOR 1, L_0x600001491540, L_0x6000014915e0, C4<0>, C4<0>;
L_0x600000eb73a0 .functor XOR 1, L_0x600001491680, L_0x600001491720, C4<0>, C4<0>;
L_0x600000eb7410 .functor AND 1, L_0x600000eb7330, L_0x600000eb73a0, C4<1>, C4<1>;
v0x6000016fa130_0 .net "TG", 0 0, L_0x600001490d20;  1 drivers
v0x6000016fa1c0_0 .net "TP", 0 0, L_0x600000eb6a00;  1 drivers
v0x6000016fa250_0 .net *"_ivl_101", 0 0, L_0x600001490280;  1 drivers
v0x6000016fa2e0_0 .net *"_ivl_102", 0 0, L_0x600000eb6370;  1 drivers
v0x6000016fa370_0 .net *"_ivl_105", 0 0, L_0x600001490320;  1 drivers
v0x6000016fa400_0 .net *"_ivl_107", 0 0, L_0x6000014903c0;  1 drivers
v0x6000016fa490_0 .net *"_ivl_109", 0 0, L_0x600001490460;  1 drivers
v0x6000016fa520_0 .net *"_ivl_11", 0 0, L_0x6000014f7340;  1 drivers
v0x6000016fa5b0_0 .net *"_ivl_110", 0 0, L_0x600000eb6290;  1 drivers
v0x6000016fa640_0 .net *"_ivl_112", 0 0, L_0x600000eb63e0;  1 drivers
v0x6000016fa6d0_0 .net *"_ivl_114", 0 0, L_0x600000eb6450;  1 drivers
v0x6000016fa760_0 .net *"_ivl_116", 0 0, L_0x600000eb64c0;  1 drivers
v0x6000016fa7f0_0 .net *"_ivl_118", 0 0, L_0x600000eb6530;  1 drivers
v0x6000016fa880_0 .net *"_ivl_124", 0 0, L_0x600001490640;  1 drivers
v0x6000016fa910_0 .net *"_ivl_126", 0 0, L_0x6000014906e0;  1 drivers
v0x6000016fa9a0_0 .net *"_ivl_128", 0 0, L_0x600001490780;  1 drivers
v0x6000016faa30_0 .net *"_ivl_13", 0 0, L_0x6000014f73e0;  1 drivers
v0x6000016faac0_0 .net *"_ivl_130", 0 0, L_0x600001490820;  1 drivers
v0x6000016fab50_0 .net *"_ivl_132", 0 0, L_0x6000014908c0;  1 drivers
v0x6000016fabe0_0 .net *"_ivl_133", 0 0, L_0x600000eb65a0;  1 drivers
v0x6000016fac70_0 .net *"_ivl_136", 0 0, L_0x600001490500;  1 drivers
v0x6000016fad00_0 .net *"_ivl_138", 0 0, L_0x600001490960;  1 drivers
v0x6000016fad90_0 .net *"_ivl_14", 0 0, L_0x600000eb5d50;  1 drivers
v0x6000016fae20_0 .net *"_ivl_140", 0 0, L_0x600001490a00;  1 drivers
v0x6000016faeb0_0 .net *"_ivl_141", 0 0, L_0x600000eb6610;  1 drivers
v0x6000016faf40_0 .net *"_ivl_143", 0 0, L_0x600000eb6680;  1 drivers
v0x6000016fafd0_0 .net *"_ivl_145", 0 0, L_0x600000eb66f0;  1 drivers
v0x6000016fb060_0 .net *"_ivl_147", 0 0, L_0x600000eb6760;  1 drivers
v0x6000016fb0f0_0 .net *"_ivl_149", 0 0, L_0x600000eb67d0;  1 drivers
v0x6000016fb180_0 .net *"_ivl_151", 0 0, L_0x600000eb6840;  1 drivers
v0x6000016fb210_0 .net *"_ivl_153", 0 0, L_0x600000eb68b0;  1 drivers
v0x6000016fb2a0_0 .net *"_ivl_156", 0 0, L_0x600001490aa0;  1 drivers
v0x6000016fb330_0 .net *"_ivl_158", 0 0, L_0x600001490b40;  1 drivers
v0x6000016fb3c0_0 .net *"_ivl_159", 0 0, L_0x600000eb6920;  1 drivers
v0x6000016fb450_0 .net *"_ivl_162", 0 0, L_0x600001490be0;  1 drivers
v0x6000016fb4e0_0 .net *"_ivl_163", 0 0, L_0x600000eb6990;  1 drivers
v0x6000016fb570_0 .net *"_ivl_166", 0 0, L_0x600001490c80;  1 drivers
v0x6000016fb600_0 .net *"_ivl_19", 0 0, L_0x6000014f7480;  1 drivers
v0x6000016fb690_0 .net *"_ivl_203", 0 0, L_0x600001491540;  1 drivers
v0x6000016fb720_0 .net *"_ivl_205", 0 0, L_0x6000014915e0;  1 drivers
v0x6000016fb7b0_0 .net *"_ivl_206", 0 0, L_0x600000eb7330;  1 drivers
v0x6000016fb840_0 .net *"_ivl_209", 0 0, L_0x600001491680;  1 drivers
v0x6000016fb8d0_0 .net *"_ivl_21", 0 0, L_0x6000014f7520;  1 drivers
v0x6000016fb960_0 .net *"_ivl_211", 0 0, L_0x600001491720;  1 drivers
v0x6000016fb9f0_0 .net *"_ivl_212", 0 0, L_0x600000eb73a0;  1 drivers
v0x6000016fba80_0 .net *"_ivl_22", 0 0, L_0x600000eb5dc0;  1 drivers
v0x6000016fbb10_0 .net *"_ivl_28", 0 0, L_0x6000014f7660;  1 drivers
v0x6000016fbba0_0 .net *"_ivl_3", 0 0, L_0x6000014f7200;  1 drivers
v0x6000016fbc30_0 .net *"_ivl_30", 0 0, L_0x6000014f7700;  1 drivers
v0x6000016fbcc0_0 .net *"_ivl_31", 0 0, L_0x600000eb5e30;  1 drivers
v0x6000016fbd50_0 .net *"_ivl_36", 0 0, L_0x6000014f77a0;  1 drivers
v0x6000016fbde0_0 .net *"_ivl_38", 0 0, L_0x6000014f7840;  1 drivers
v0x6000016fbe70_0 .net *"_ivl_39", 0 0, L_0x600000eb5ea0;  1 drivers
v0x6000016fbf00_0 .net *"_ivl_44", 0 0, L_0x6000014f78e0;  1 drivers
v0x6000016e4000_0 .net *"_ivl_46", 0 0, L_0x6000014f7980;  1 drivers
v0x6000016e4090_0 .net *"_ivl_47", 0 0, L_0x600000eb5f80;  1 drivers
v0x6000016e4120_0 .net *"_ivl_5", 0 0, L_0x6000014f72a0;  1 drivers
v0x6000016e41b0_0 .net *"_ivl_52", 0 0, L_0x6000014f7a20;  1 drivers
v0x6000016e4240_0 .net *"_ivl_54", 0 0, L_0x6000014f7ac0;  1 drivers
v0x6000016e42d0_0 .net *"_ivl_55", 0 0, L_0x600000eb5f10;  1 drivers
v0x6000016e4360_0 .net *"_ivl_6", 0 0, L_0x600000eb5ce0;  1 drivers
v0x6000016e43f0_0 .net *"_ivl_61", 0 0, L_0x6000014f7c00;  1 drivers
v0x6000016e4480_0 .net *"_ivl_63", 0 0, L_0x6000014f7ca0;  1 drivers
v0x6000016e4510_0 .net *"_ivl_64", 0 0, L_0x600000eb5ff0;  1 drivers
v0x6000016e45a0_0 .net *"_ivl_69", 0 0, L_0x6000014f7d40;  1 drivers
v0x6000016e4630_0 .net *"_ivl_71", 0 0, L_0x6000014f7e80;  1 drivers
v0x6000016e46c0_0 .net *"_ivl_72", 0 0, L_0x600000eb6060;  1 drivers
v0x6000016e4750_0 .net *"_ivl_74", 0 0, L_0x600000eb60d0;  1 drivers
v0x6000016e47e0_0 .net *"_ivl_79", 0 0, L_0x6000014f7f20;  1 drivers
v0x6000016e4870_0 .net *"_ivl_81", 0 0, L_0x6000014f7de0;  1 drivers
v0x6000016e4900_0 .net *"_ivl_83", 0 0, L_0x600001490000;  1 drivers
v0x6000016e4990_0 .net *"_ivl_85", 0 0, L_0x6000014900a0;  1 drivers
v0x6000016e4a20_0 .net *"_ivl_86", 0 0, L_0x600000eb6140;  1 drivers
v0x6000016e4ab0_0 .net *"_ivl_88", 0 0, L_0x600000eb61b0;  1 drivers
v0x6000016e4b40_0 .net *"_ivl_90", 0 0, L_0x600000eb6220;  1 drivers
v0x6000016e4bd0_0 .net *"_ivl_92", 0 0, L_0x600000eb6300;  1 drivers
v0x6000016e4c60_0 .net *"_ivl_97", 0 0, L_0x600001490140;  1 drivers
v0x6000016e4cf0_0 .net *"_ivl_99", 0 0, L_0x6000014901e0;  1 drivers
v0x6000016e4d80_0 .net "a", 3 0, L_0x600001491860;  1 drivers
v0x6000016e4e10_0 .net "b", 3 0, L_0x600001491900;  1 drivers
v0x6000016e4ea0_0 .net "c_in", 0 0, L_0x6000014919a0;  1 drivers
v0x6000016e4f30_0 .net "carries", 3 0, L_0x6000014905a0;  1 drivers
v0x6000016e4fc0_0 .net "cout", 0 0, L_0x6000014917c0;  1 drivers
v0x6000016e5050_0 .net "g", 3 0, L_0x6000014f7b60;  1 drivers
v0x6000016e50e0_0 .net "ovfl", 0 0, L_0x600000eb7410;  1 drivers
v0x6000016e5170_0 .net "p", 3 0, L_0x6000014f75c0;  1 drivers
v0x6000016e5200_0 .net "sum", 3 0, L_0x6000014914a0;  1 drivers
L_0x6000014f7200 .part L_0x600001491860, 0, 1;
L_0x6000014f72a0 .part L_0x600001491900, 0, 1;
L_0x6000014f7340 .part L_0x600001491860, 1, 1;
L_0x6000014f73e0 .part L_0x600001491900, 1, 1;
L_0x6000014f7480 .part L_0x600001491860, 2, 1;
L_0x6000014f7520 .part L_0x600001491900, 2, 1;
L_0x6000014f75c0 .concat8 [ 1 1 1 1], L_0x600000eb5ce0, L_0x600000eb5d50, L_0x600000eb5dc0, L_0x600000eb5e30;
L_0x6000014f7660 .part L_0x600001491860, 3, 1;
L_0x6000014f7700 .part L_0x600001491900, 3, 1;
L_0x6000014f77a0 .part L_0x600001491860, 0, 1;
L_0x6000014f7840 .part L_0x600001491900, 0, 1;
L_0x6000014f78e0 .part L_0x600001491860, 1, 1;
L_0x6000014f7980 .part L_0x600001491900, 1, 1;
L_0x6000014f7a20 .part L_0x600001491860, 2, 1;
L_0x6000014f7ac0 .part L_0x600001491900, 2, 1;
L_0x6000014f7b60 .concat8 [ 1 1 1 1], L_0x600000eb5ea0, L_0x600000eb5f80, L_0x600000eb5f10, L_0x600000eb5ff0;
L_0x6000014f7c00 .part L_0x600001491860, 3, 1;
L_0x6000014f7ca0 .part L_0x600001491900, 3, 1;
L_0x6000014f7d40 .part L_0x6000014f7b60, 0, 1;
L_0x6000014f7e80 .part L_0x6000014f75c0, 0, 1;
L_0x6000014f7f20 .part L_0x6000014f7b60, 1, 1;
L_0x6000014f7de0 .part L_0x6000014f75c0, 1, 1;
L_0x600001490000 .part L_0x6000014f7b60, 0, 1;
L_0x6000014900a0 .part L_0x6000014f75c0, 0, 1;
L_0x600001490140 .part L_0x6000014f7b60, 2, 1;
L_0x6000014901e0 .part L_0x6000014f75c0, 2, 1;
L_0x600001490280 .part L_0x6000014f7b60, 1, 1;
L_0x600001490320 .part L_0x6000014f75c0, 1, 1;
L_0x6000014903c0 .part L_0x6000014f7b60, 0, 1;
L_0x600001490460 .part L_0x6000014f75c0, 0, 1;
L_0x6000014905a0 .concat8 [ 1 1 1 1], L_0x600000eb60d0, L_0x600000eb6300, L_0x600000eb6530, L_0x600000eb68b0;
L_0x600001490640 .part L_0x6000014f7b60, 3, 1;
L_0x6000014906e0 .part L_0x6000014f75c0, 3, 1;
L_0x600001490780 .part L_0x6000014f7b60, 2, 1;
L_0x600001490820 .part L_0x6000014f75c0, 2, 1;
L_0x6000014908c0 .part L_0x6000014f7b60, 1, 1;
L_0x600001490500 .part L_0x6000014f75c0, 1, 1;
L_0x600001490960 .part L_0x6000014f7b60, 0, 1;
L_0x600001490a00 .part L_0x6000014f75c0, 0, 1;
L_0x600001490aa0 .part L_0x6000014f75c0, 0, 1;
L_0x600001490b40 .part L_0x6000014f75c0, 1, 1;
L_0x600001490be0 .part L_0x6000014f75c0, 2, 1;
L_0x600001490c80 .part L_0x6000014f75c0, 3, 1;
L_0x600001490d20 .part L_0x6000014905a0, 3, 1;
L_0x600001490dc0 .part L_0x600001491860, 0, 1;
L_0x600001490e60 .part L_0x600001491900, 0, 1;
L_0x600001490f00 .part L_0x600001491860, 1, 1;
L_0x600001490fa0 .part L_0x600001491900, 1, 1;
L_0x600001491040 .part L_0x6000014905a0, 0, 1;
L_0x6000014910e0 .part L_0x600001491860, 2, 1;
L_0x600001491180 .part L_0x600001491900, 2, 1;
L_0x600001491220 .part L_0x6000014905a0, 1, 1;
L_0x6000014912c0 .part L_0x600001491860, 3, 1;
L_0x600001491360 .part L_0x600001491900, 3, 1;
L_0x600001491400 .part L_0x6000014905a0, 2, 1;
L_0x6000014914a0 .concat8 [ 1 1 1 1], L_0x600000eb6bc0, L_0x600000eb6df0, L_0x600000eb7020, L_0x600000eb7250;
L_0x600001491540 .part L_0x600001491900, 3, 1;
L_0x6000014915e0 .part L_0x600001491860, 3, 1;
L_0x600001491680 .part L_0x6000014914a0, 3, 1;
L_0x600001491720 .part L_0x600001491860, 3, 1;
L_0x6000014917c0 .part L_0x6000014905a0, 3, 1;
S_0x144e6da40 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e6e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb6a70 .functor XOR 1, L_0x600001490dc0, L_0x600001490e60, C4<0>, C4<0>;
L_0x600000eb6ae0 .functor AND 1, L_0x600001490dc0, L_0x600001490e60, C4<1>, C4<1>;
L_0x600000eb6b50 .functor AND 1, L_0x600000eb6a70, L_0x6000014919a0, C4<1>, C4<1>;
L_0x600000eb6bc0 .functor XOR 1, L_0x600000eb6a70, L_0x6000014919a0, C4<0>, C4<0>;
L_0x600000eb6c30 .functor OR 1, L_0x600000eb6ae0, L_0x600000eb6b50, C4<0>, C4<0>;
v0x6000016f8f30_0 .net "a", 0 0, L_0x600001490dc0;  1 drivers
v0x6000016f8fc0_0 .net "b", 0 0, L_0x600001490e60;  1 drivers
v0x6000016f9050_0 .net "c_in", 0 0, L_0x6000014919a0;  alias, 1 drivers
v0x6000016f90e0_0 .net "c_out", 0 0, L_0x600000eb6c30;  1 drivers
v0x6000016f9170_0 .net "c_out_2part", 0 0, L_0x600000eb6b50;  1 drivers
v0x6000016f9200_0 .net "g", 0 0, L_0x600000eb6ae0;  1 drivers
v0x6000016f9290_0 .net "p", 0 0, L_0x600000eb6a70;  1 drivers
v0x6000016f9320_0 .net "sum", 0 0, L_0x600000eb6bc0;  1 drivers
S_0x144e6dbb0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e6e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb6ca0 .functor XOR 1, L_0x600001490f00, L_0x600001490fa0, C4<0>, C4<0>;
L_0x600000eb6d10 .functor AND 1, L_0x600001490f00, L_0x600001490fa0, C4<1>, C4<1>;
L_0x600000eb6d80 .functor AND 1, L_0x600000eb6ca0, L_0x600001491040, C4<1>, C4<1>;
L_0x600000eb6df0 .functor XOR 1, L_0x600000eb6ca0, L_0x600001491040, C4<0>, C4<0>;
L_0x600000eb6e60 .functor OR 1, L_0x600000eb6d10, L_0x600000eb6d80, C4<0>, C4<0>;
v0x6000016f93b0_0 .net "a", 0 0, L_0x600001490f00;  1 drivers
v0x6000016f9440_0 .net "b", 0 0, L_0x600001490fa0;  1 drivers
v0x6000016f94d0_0 .net "c_in", 0 0, L_0x600001491040;  1 drivers
v0x6000016f9560_0 .net "c_out", 0 0, L_0x600000eb6e60;  1 drivers
v0x6000016f95f0_0 .net "c_out_2part", 0 0, L_0x600000eb6d80;  1 drivers
v0x6000016f9680_0 .net "g", 0 0, L_0x600000eb6d10;  1 drivers
v0x6000016f9710_0 .net "p", 0 0, L_0x600000eb6ca0;  1 drivers
v0x6000016f97a0_0 .net "sum", 0 0, L_0x600000eb6df0;  1 drivers
S_0x144e6d2d0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e6e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb6ed0 .functor XOR 1, L_0x6000014910e0, L_0x600001491180, C4<0>, C4<0>;
L_0x600000eb6f40 .functor AND 1, L_0x6000014910e0, L_0x600001491180, C4<1>, C4<1>;
L_0x600000eb6fb0 .functor AND 1, L_0x600000eb6ed0, L_0x600001491220, C4<1>, C4<1>;
L_0x600000eb7020 .functor XOR 1, L_0x600000eb6ed0, L_0x600001491220, C4<0>, C4<0>;
L_0x600000eb7090 .functor OR 1, L_0x600000eb6f40, L_0x600000eb6fb0, C4<0>, C4<0>;
v0x6000016f9830_0 .net "a", 0 0, L_0x6000014910e0;  1 drivers
v0x6000016f98c0_0 .net "b", 0 0, L_0x600001491180;  1 drivers
v0x6000016f9950_0 .net "c_in", 0 0, L_0x600001491220;  1 drivers
v0x6000016f99e0_0 .net "c_out", 0 0, L_0x600000eb7090;  1 drivers
v0x6000016f9a70_0 .net "c_out_2part", 0 0, L_0x600000eb6fb0;  1 drivers
v0x6000016f9b00_0 .net "g", 0 0, L_0x600000eb6f40;  1 drivers
v0x6000016f9b90_0 .net "p", 0 0, L_0x600000eb6ed0;  1 drivers
v0x6000016f9c20_0 .net "sum", 0 0, L_0x600000eb7020;  1 drivers
S_0x144e6d440 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e6e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb7100 .functor XOR 1, L_0x6000014912c0, L_0x600001491360, C4<0>, C4<0>;
L_0x600000eb7170 .functor AND 1, L_0x6000014912c0, L_0x600001491360, C4<1>, C4<1>;
L_0x600000eb71e0 .functor AND 1, L_0x600000eb7100, L_0x600001491400, C4<1>, C4<1>;
L_0x600000eb7250 .functor XOR 1, L_0x600000eb7100, L_0x600001491400, C4<0>, C4<0>;
L_0x600000eb72c0 .functor OR 1, L_0x600000eb7170, L_0x600000eb71e0, C4<0>, C4<0>;
v0x6000016f9cb0_0 .net "a", 0 0, L_0x6000014912c0;  1 drivers
v0x6000016f9d40_0 .net "b", 0 0, L_0x600001491360;  1 drivers
v0x6000016f9dd0_0 .net "c_in", 0 0, L_0x600001491400;  1 drivers
v0x6000016f9e60_0 .net "c_out", 0 0, L_0x600000eb72c0;  1 drivers
v0x6000016f9ef0_0 .net "c_out_2part", 0 0, L_0x600000eb71e0;  1 drivers
v0x6000016f9f80_0 .net "g", 0 0, L_0x600000eb7170;  1 drivers
v0x6000016fa010_0 .net "p", 0 0, L_0x600000eb7100;  1 drivers
v0x6000016fa0a0_0 .net "sum", 0 0, L_0x600000eb7250;  1 drivers
S_0x144e6b1e0 .scope module, "idut2" "CLA_adder_4" 5 48, 6 1 0, S_0x144e6f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb5c70 .functor OR 1, L_0x600001491a40, L_0x600001491ae0, C4<0>, C4<0>;
L_0x600000eb7480 .functor OR 1, L_0x600001491b80, L_0x600001491c20, C4<0>, C4<0>;
L_0x600000eb74f0 .functor OR 1, L_0x600001491cc0, L_0x600001491d60, C4<0>, C4<0>;
L_0x600000eb7560 .functor OR 1, L_0x600001491ea0, L_0x600001491f40, C4<0>, C4<0>;
L_0x600000eb75d0 .functor AND 1, L_0x600001491fe0, L_0x600001492080, C4<1>, C4<1>;
L_0x600000eb76b0 .functor AND 1, L_0x600001492120, L_0x6000014921c0, C4<1>, C4<1>;
L_0x600000eb7640 .functor AND 1, L_0x600001492260, L_0x600001492300, C4<1>, C4<1>;
L_0x600000eb7720 .functor AND 1, L_0x600001492440, L_0x6000014924e0, C4<1>, C4<1>;
L_0x600000eb7790 .functor AND 1, L_0x6000014926c0, L_0x60000149c280, C4<1>, C4<1>;
L_0x600000eb7800 .functor OR 1, L_0x600001492580, L_0x600000eb7790, C4<0>, C4<0>;
L_0x600000eb7870 .functor AND 1, L_0x6000014928a0, L_0x60000149c280, C4<1>, C4<1>;
L_0x600000eb78e0 .functor OR 1, L_0x600001492800, L_0x600000eb7870, C4<0>, C4<0>;
L_0x600000eb7950 .functor AND 1, L_0x600001492620, L_0x600000eb78e0, C4<1>, C4<1>;
L_0x600000eb7a30 .functor OR 1, L_0x600001492760, L_0x600000eb7950, C4<0>, C4<0>;
L_0x600000eb7aa0 .functor AND 1, L_0x6000014929e0, L_0x600001492a80, C4<1>, C4<1>;
L_0x600000eb79c0 .functor AND 1, L_0x600001492c60, L_0x60000149c280, C4<1>, C4<1>;
L_0x600000eb7b10 .functor OR 1, L_0x600001492bc0, L_0x600000eb79c0, C4<0>, C4<0>;
L_0x600000eb7b80 .functor AND 1, L_0x600001492b20, L_0x600000eb7b10, C4<1>, C4<1>;
L_0x600000eb7bf0 .functor OR 1, L_0x600000eb7aa0, L_0x600000eb7b80, C4<0>, C4<0>;
L_0x600000eb7c60 .functor OR 1, L_0x600001492940, L_0x600000eb7bf0, C4<0>, C4<0>;
L_0x600000eb7cd0 .functor AND 1, L_0x600001493020, L_0x6000014930c0, C4<1>, C4<1>;
L_0x600000eb7d40 .functor AND 1, L_0x600001493200, L_0x60000149c280, C4<1>, C4<1>;
L_0x600000eb7db0 .functor OR 1, L_0x600001493160, L_0x600000eb7d40, C4<0>, C4<0>;
L_0x600000eb7e20 .functor AND 1, L_0x600001492d00, L_0x600000eb7db0, C4<1>, C4<1>;
L_0x600000eb7e90 .functor OR 1, L_0x600000eb7cd0, L_0x600000eb7e20, C4<0>, C4<0>;
L_0x600000eb7f00 .functor OR 1, L_0x600001492f80, L_0x600000eb7e90, C4<0>, C4<0>;
L_0x600000eb7f70 .functor AND 1, L_0x600001492ee0, L_0x600000eb7f00, C4<1>, C4<1>;
L_0x600000ebeca0 .functor OR 1, L_0x600001492e40, L_0x600000eb7f70, C4<0>, C4<0>;
L_0x600000ea4000 .functor AND 1, L_0x6000014932a0, L_0x600001493340, C4<1>, C4<1>;
L_0x600000ea4070 .functor AND 1, L_0x600000ea4000, L_0x6000014933e0, C4<1>, C4<1>;
L_0x600000ea40e0 .functor AND 1, L_0x600000ea4070, L_0x600001493480, C4<1>, C4<1>;
L_0x600000ea4a10 .functor XNOR 1, L_0x600001493d40, L_0x600001493de0, C4<0>, C4<0>;
L_0x600000ea4a80 .functor XOR 1, L_0x600001493e80, L_0x600001493f20, C4<0>, C4<0>;
L_0x600000ea4af0 .functor AND 1, L_0x600000ea4a10, L_0x600000ea4a80, C4<1>, C4<1>;
v0x6000016e6490_0 .net "TG", 0 0, L_0x600001493520;  1 drivers
v0x6000016e6520_0 .net "TP", 0 0, L_0x600000ea40e0;  1 drivers
v0x6000016e65b0_0 .net *"_ivl_101", 0 0, L_0x600001492a80;  1 drivers
v0x6000016e6640_0 .net *"_ivl_102", 0 0, L_0x600000eb7aa0;  1 drivers
v0x6000016e66d0_0 .net *"_ivl_105", 0 0, L_0x600001492b20;  1 drivers
v0x6000016e6760_0 .net *"_ivl_107", 0 0, L_0x600001492bc0;  1 drivers
v0x6000016e67f0_0 .net *"_ivl_109", 0 0, L_0x600001492c60;  1 drivers
v0x6000016e6880_0 .net *"_ivl_11", 0 0, L_0x600001491b80;  1 drivers
v0x6000016e6910_0 .net *"_ivl_110", 0 0, L_0x600000eb79c0;  1 drivers
v0x6000016e69a0_0 .net *"_ivl_112", 0 0, L_0x600000eb7b10;  1 drivers
v0x6000016e6a30_0 .net *"_ivl_114", 0 0, L_0x600000eb7b80;  1 drivers
v0x6000016e6ac0_0 .net *"_ivl_116", 0 0, L_0x600000eb7bf0;  1 drivers
v0x6000016e6b50_0 .net *"_ivl_118", 0 0, L_0x600000eb7c60;  1 drivers
v0x6000016e6be0_0 .net *"_ivl_124", 0 0, L_0x600001492e40;  1 drivers
v0x6000016e6c70_0 .net *"_ivl_126", 0 0, L_0x600001492ee0;  1 drivers
v0x6000016e6d00_0 .net *"_ivl_128", 0 0, L_0x600001492f80;  1 drivers
v0x6000016e6d90_0 .net *"_ivl_13", 0 0, L_0x600001491c20;  1 drivers
v0x6000016e6e20_0 .net *"_ivl_130", 0 0, L_0x600001493020;  1 drivers
v0x6000016e6eb0_0 .net *"_ivl_132", 0 0, L_0x6000014930c0;  1 drivers
v0x6000016e6f40_0 .net *"_ivl_133", 0 0, L_0x600000eb7cd0;  1 drivers
v0x6000016e6fd0_0 .net *"_ivl_136", 0 0, L_0x600001492d00;  1 drivers
v0x6000016e7060_0 .net *"_ivl_138", 0 0, L_0x600001493160;  1 drivers
v0x6000016e70f0_0 .net *"_ivl_14", 0 0, L_0x600000eb7480;  1 drivers
v0x6000016e7180_0 .net *"_ivl_140", 0 0, L_0x600001493200;  1 drivers
v0x6000016e7210_0 .net *"_ivl_141", 0 0, L_0x600000eb7d40;  1 drivers
v0x6000016e72a0_0 .net *"_ivl_143", 0 0, L_0x600000eb7db0;  1 drivers
v0x6000016e7330_0 .net *"_ivl_145", 0 0, L_0x600000eb7e20;  1 drivers
v0x6000016e73c0_0 .net *"_ivl_147", 0 0, L_0x600000eb7e90;  1 drivers
v0x6000016e7450_0 .net *"_ivl_149", 0 0, L_0x600000eb7f00;  1 drivers
v0x6000016e74e0_0 .net *"_ivl_151", 0 0, L_0x600000eb7f70;  1 drivers
v0x6000016e7570_0 .net *"_ivl_153", 0 0, L_0x600000ebeca0;  1 drivers
v0x6000016e7600_0 .net *"_ivl_156", 0 0, L_0x6000014932a0;  1 drivers
v0x6000016e7690_0 .net *"_ivl_158", 0 0, L_0x600001493340;  1 drivers
v0x6000016e7720_0 .net *"_ivl_159", 0 0, L_0x600000ea4000;  1 drivers
v0x6000016e77b0_0 .net *"_ivl_162", 0 0, L_0x6000014933e0;  1 drivers
v0x6000016e7840_0 .net *"_ivl_163", 0 0, L_0x600000ea4070;  1 drivers
v0x6000016e78d0_0 .net *"_ivl_166", 0 0, L_0x600001493480;  1 drivers
v0x6000016e7960_0 .net *"_ivl_19", 0 0, L_0x600001491cc0;  1 drivers
v0x6000016e79f0_0 .net *"_ivl_203", 0 0, L_0x600001493d40;  1 drivers
v0x6000016e7a80_0 .net *"_ivl_205", 0 0, L_0x600001493de0;  1 drivers
v0x6000016e7b10_0 .net *"_ivl_206", 0 0, L_0x600000ea4a10;  1 drivers
v0x6000016e7ba0_0 .net *"_ivl_209", 0 0, L_0x600001493e80;  1 drivers
v0x6000016e7c30_0 .net *"_ivl_21", 0 0, L_0x600001491d60;  1 drivers
v0x6000016e7cc0_0 .net *"_ivl_211", 0 0, L_0x600001493f20;  1 drivers
v0x6000016e7d50_0 .net *"_ivl_212", 0 0, L_0x600000ea4a80;  1 drivers
v0x6000016e7de0_0 .net *"_ivl_22", 0 0, L_0x600000eb74f0;  1 drivers
v0x6000016e7e70_0 .net *"_ivl_28", 0 0, L_0x600001491ea0;  1 drivers
v0x6000016e7f00_0 .net *"_ivl_3", 0 0, L_0x600001491a40;  1 drivers
v0x6000016e0000_0 .net *"_ivl_30", 0 0, L_0x600001491f40;  1 drivers
v0x6000016e0090_0 .net *"_ivl_31", 0 0, L_0x600000eb7560;  1 drivers
v0x6000016e0120_0 .net *"_ivl_36", 0 0, L_0x600001491fe0;  1 drivers
v0x6000016e01b0_0 .net *"_ivl_38", 0 0, L_0x600001492080;  1 drivers
v0x6000016e0240_0 .net *"_ivl_39", 0 0, L_0x600000eb75d0;  1 drivers
v0x6000016e02d0_0 .net *"_ivl_44", 0 0, L_0x600001492120;  1 drivers
v0x6000016e0360_0 .net *"_ivl_46", 0 0, L_0x6000014921c0;  1 drivers
v0x6000016e03f0_0 .net *"_ivl_47", 0 0, L_0x600000eb76b0;  1 drivers
v0x6000016e0480_0 .net *"_ivl_5", 0 0, L_0x600001491ae0;  1 drivers
v0x6000016e0510_0 .net *"_ivl_52", 0 0, L_0x600001492260;  1 drivers
v0x6000016e05a0_0 .net *"_ivl_54", 0 0, L_0x600001492300;  1 drivers
v0x6000016e0630_0 .net *"_ivl_55", 0 0, L_0x600000eb7640;  1 drivers
v0x6000016e06c0_0 .net *"_ivl_6", 0 0, L_0x600000eb5c70;  1 drivers
v0x6000016e0750_0 .net *"_ivl_61", 0 0, L_0x600001492440;  1 drivers
v0x6000016e07e0_0 .net *"_ivl_63", 0 0, L_0x6000014924e0;  1 drivers
v0x6000016e0870_0 .net *"_ivl_64", 0 0, L_0x600000eb7720;  1 drivers
v0x6000016e0900_0 .net *"_ivl_69", 0 0, L_0x600001492580;  1 drivers
v0x6000016e0990_0 .net *"_ivl_71", 0 0, L_0x6000014926c0;  1 drivers
v0x6000016e0a20_0 .net *"_ivl_72", 0 0, L_0x600000eb7790;  1 drivers
v0x6000016e0ab0_0 .net *"_ivl_74", 0 0, L_0x600000eb7800;  1 drivers
v0x6000016e0b40_0 .net *"_ivl_79", 0 0, L_0x600001492760;  1 drivers
v0x6000016e0bd0_0 .net *"_ivl_81", 0 0, L_0x600001492620;  1 drivers
v0x6000016e0c60_0 .net *"_ivl_83", 0 0, L_0x600001492800;  1 drivers
v0x6000016e0cf0_0 .net *"_ivl_85", 0 0, L_0x6000014928a0;  1 drivers
v0x6000016e0d80_0 .net *"_ivl_86", 0 0, L_0x600000eb7870;  1 drivers
v0x6000016e0e10_0 .net *"_ivl_88", 0 0, L_0x600000eb78e0;  1 drivers
v0x6000016e0ea0_0 .net *"_ivl_90", 0 0, L_0x600000eb7950;  1 drivers
v0x6000016e0f30_0 .net *"_ivl_92", 0 0, L_0x600000eb7a30;  1 drivers
v0x6000016e0fc0_0 .net *"_ivl_97", 0 0, L_0x600001492940;  1 drivers
v0x6000016e1050_0 .net *"_ivl_99", 0 0, L_0x6000014929e0;  1 drivers
v0x6000016e10e0_0 .net "a", 3 0, L_0x60000149c0a0;  1 drivers
v0x6000016e1170_0 .net "b", 3 0, L_0x60000149c140;  1 drivers
v0x6000016e1200_0 .net "c_in", 0 0, L_0x60000149c280;  1 drivers
v0x6000016e1290_0 .net "carries", 3 0, L_0x600001492da0;  1 drivers
v0x6000016e1320_0 .net "cout", 0 0, L_0x60000149c000;  1 drivers
v0x6000016e13b0_0 .net "g", 3 0, L_0x6000014923a0;  1 drivers
v0x6000016e1440_0 .net "ovfl", 0 0, L_0x600000ea4af0;  1 drivers
v0x6000016e14d0_0 .net "p", 3 0, L_0x600001491e00;  1 drivers
v0x6000016e1560_0 .net "sum", 3 0, L_0x600001493ca0;  1 drivers
L_0x600001491a40 .part L_0x60000149c0a0, 0, 1;
L_0x600001491ae0 .part L_0x60000149c140, 0, 1;
L_0x600001491b80 .part L_0x60000149c0a0, 1, 1;
L_0x600001491c20 .part L_0x60000149c140, 1, 1;
L_0x600001491cc0 .part L_0x60000149c0a0, 2, 1;
L_0x600001491d60 .part L_0x60000149c140, 2, 1;
L_0x600001491e00 .concat8 [ 1 1 1 1], L_0x600000eb5c70, L_0x600000eb7480, L_0x600000eb74f0, L_0x600000eb7560;
L_0x600001491ea0 .part L_0x60000149c0a0, 3, 1;
L_0x600001491f40 .part L_0x60000149c140, 3, 1;
L_0x600001491fe0 .part L_0x60000149c0a0, 0, 1;
L_0x600001492080 .part L_0x60000149c140, 0, 1;
L_0x600001492120 .part L_0x60000149c0a0, 1, 1;
L_0x6000014921c0 .part L_0x60000149c140, 1, 1;
L_0x600001492260 .part L_0x60000149c0a0, 2, 1;
L_0x600001492300 .part L_0x60000149c140, 2, 1;
L_0x6000014923a0 .concat8 [ 1 1 1 1], L_0x600000eb75d0, L_0x600000eb76b0, L_0x600000eb7640, L_0x600000eb7720;
L_0x600001492440 .part L_0x60000149c0a0, 3, 1;
L_0x6000014924e0 .part L_0x60000149c140, 3, 1;
L_0x600001492580 .part L_0x6000014923a0, 0, 1;
L_0x6000014926c0 .part L_0x600001491e00, 0, 1;
L_0x600001492760 .part L_0x6000014923a0, 1, 1;
L_0x600001492620 .part L_0x600001491e00, 1, 1;
L_0x600001492800 .part L_0x6000014923a0, 0, 1;
L_0x6000014928a0 .part L_0x600001491e00, 0, 1;
L_0x600001492940 .part L_0x6000014923a0, 2, 1;
L_0x6000014929e0 .part L_0x600001491e00, 2, 1;
L_0x600001492a80 .part L_0x6000014923a0, 1, 1;
L_0x600001492b20 .part L_0x600001491e00, 1, 1;
L_0x600001492bc0 .part L_0x6000014923a0, 0, 1;
L_0x600001492c60 .part L_0x600001491e00, 0, 1;
L_0x600001492da0 .concat8 [ 1 1 1 1], L_0x600000eb7800, L_0x600000eb7a30, L_0x600000eb7c60, L_0x600000ebeca0;
L_0x600001492e40 .part L_0x6000014923a0, 3, 1;
L_0x600001492ee0 .part L_0x600001491e00, 3, 1;
L_0x600001492f80 .part L_0x6000014923a0, 2, 1;
L_0x600001493020 .part L_0x600001491e00, 2, 1;
L_0x6000014930c0 .part L_0x6000014923a0, 1, 1;
L_0x600001492d00 .part L_0x600001491e00, 1, 1;
L_0x600001493160 .part L_0x6000014923a0, 0, 1;
L_0x600001493200 .part L_0x600001491e00, 0, 1;
L_0x6000014932a0 .part L_0x600001491e00, 0, 1;
L_0x600001493340 .part L_0x600001491e00, 1, 1;
L_0x6000014933e0 .part L_0x600001491e00, 2, 1;
L_0x600001493480 .part L_0x600001491e00, 3, 1;
L_0x600001493520 .part L_0x600001492da0, 3, 1;
L_0x6000014935c0 .part L_0x60000149c0a0, 0, 1;
L_0x600001493660 .part L_0x60000149c140, 0, 1;
L_0x600001493700 .part L_0x60000149c0a0, 1, 1;
L_0x6000014937a0 .part L_0x60000149c140, 1, 1;
L_0x600001493840 .part L_0x600001492da0, 0, 1;
L_0x6000014938e0 .part L_0x60000149c0a0, 2, 1;
L_0x600001493980 .part L_0x60000149c140, 2, 1;
L_0x600001493a20 .part L_0x600001492da0, 1, 1;
L_0x600001493ac0 .part L_0x60000149c0a0, 3, 1;
L_0x600001493b60 .part L_0x60000149c140, 3, 1;
L_0x600001493c00 .part L_0x600001492da0, 2, 1;
L_0x600001493ca0 .concat8 [ 1 1 1 1], L_0x600000ea42a0, L_0x600000ea44d0, L_0x600000ea4700, L_0x600000ea4930;
L_0x600001493d40 .part L_0x60000149c140, 3, 1;
L_0x600001493de0 .part L_0x60000149c0a0, 3, 1;
L_0x600001493e80 .part L_0x600001493ca0, 3, 1;
L_0x600001493f20 .part L_0x60000149c0a0, 3, 1;
L_0x60000149c000 .part L_0x600001492da0, 3, 1;
S_0x144e6b350 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e6b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea4150 .functor XOR 1, L_0x6000014935c0, L_0x600001493660, C4<0>, C4<0>;
L_0x600000ea41c0 .functor AND 1, L_0x6000014935c0, L_0x600001493660, C4<1>, C4<1>;
L_0x600000ea4230 .functor AND 1, L_0x600000ea4150, L_0x60000149c280, C4<1>, C4<1>;
L_0x600000ea42a0 .functor XOR 1, L_0x600000ea4150, L_0x60000149c280, C4<0>, C4<0>;
L_0x600000ea4310 .functor OR 1, L_0x600000ea41c0, L_0x600000ea4230, C4<0>, C4<0>;
v0x6000016e5290_0 .net "a", 0 0, L_0x6000014935c0;  1 drivers
v0x6000016e5320_0 .net "b", 0 0, L_0x600001493660;  1 drivers
v0x6000016e53b0_0 .net "c_in", 0 0, L_0x60000149c280;  alias, 1 drivers
v0x6000016e5440_0 .net "c_out", 0 0, L_0x600000ea4310;  1 drivers
v0x6000016e54d0_0 .net "c_out_2part", 0 0, L_0x600000ea4230;  1 drivers
v0x6000016e5560_0 .net "g", 0 0, L_0x600000ea41c0;  1 drivers
v0x6000016e55f0_0 .net "p", 0 0, L_0x600000ea4150;  1 drivers
v0x6000016e5680_0 .net "sum", 0 0, L_0x600000ea42a0;  1 drivers
S_0x144e6aa70 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e6b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea4380 .functor XOR 1, L_0x600001493700, L_0x6000014937a0, C4<0>, C4<0>;
L_0x600000ea43f0 .functor AND 1, L_0x600001493700, L_0x6000014937a0, C4<1>, C4<1>;
L_0x600000ea4460 .functor AND 1, L_0x600000ea4380, L_0x600001493840, C4<1>, C4<1>;
L_0x600000ea44d0 .functor XOR 1, L_0x600000ea4380, L_0x600001493840, C4<0>, C4<0>;
L_0x600000ea4540 .functor OR 1, L_0x600000ea43f0, L_0x600000ea4460, C4<0>, C4<0>;
v0x6000016e5710_0 .net "a", 0 0, L_0x600001493700;  1 drivers
v0x6000016e57a0_0 .net "b", 0 0, L_0x6000014937a0;  1 drivers
v0x6000016e5830_0 .net "c_in", 0 0, L_0x600001493840;  1 drivers
v0x6000016e58c0_0 .net "c_out", 0 0, L_0x600000ea4540;  1 drivers
v0x6000016e5950_0 .net "c_out_2part", 0 0, L_0x600000ea4460;  1 drivers
v0x6000016e59e0_0 .net "g", 0 0, L_0x600000ea43f0;  1 drivers
v0x6000016e5a70_0 .net "p", 0 0, L_0x600000ea4380;  1 drivers
v0x6000016e5b00_0 .net "sum", 0 0, L_0x600000ea44d0;  1 drivers
S_0x144e6abe0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e6b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea45b0 .functor XOR 1, L_0x6000014938e0, L_0x600001493980, C4<0>, C4<0>;
L_0x600000ea4620 .functor AND 1, L_0x6000014938e0, L_0x600001493980, C4<1>, C4<1>;
L_0x600000ea4690 .functor AND 1, L_0x600000ea45b0, L_0x600001493a20, C4<1>, C4<1>;
L_0x600000ea4700 .functor XOR 1, L_0x600000ea45b0, L_0x600001493a20, C4<0>, C4<0>;
L_0x600000ea4770 .functor OR 1, L_0x600000ea4620, L_0x600000ea4690, C4<0>, C4<0>;
v0x6000016e5b90_0 .net "a", 0 0, L_0x6000014938e0;  1 drivers
v0x6000016e5c20_0 .net "b", 0 0, L_0x600001493980;  1 drivers
v0x6000016e5cb0_0 .net "c_in", 0 0, L_0x600001493a20;  1 drivers
v0x6000016e5d40_0 .net "c_out", 0 0, L_0x600000ea4770;  1 drivers
v0x6000016e5dd0_0 .net "c_out_2part", 0 0, L_0x600000ea4690;  1 drivers
v0x6000016e5e60_0 .net "g", 0 0, L_0x600000ea4620;  1 drivers
v0x6000016e5ef0_0 .net "p", 0 0, L_0x600000ea45b0;  1 drivers
v0x6000016e5f80_0 .net "sum", 0 0, L_0x600000ea4700;  1 drivers
S_0x144e65130 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e6b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea47e0 .functor XOR 1, L_0x600001493ac0, L_0x600001493b60, C4<0>, C4<0>;
L_0x600000ea4850 .functor AND 1, L_0x600001493ac0, L_0x600001493b60, C4<1>, C4<1>;
L_0x600000ea48c0 .functor AND 1, L_0x600000ea47e0, L_0x600001493c00, C4<1>, C4<1>;
L_0x600000ea4930 .functor XOR 1, L_0x600000ea47e0, L_0x600001493c00, C4<0>, C4<0>;
L_0x600000ea49a0 .functor OR 1, L_0x600000ea4850, L_0x600000ea48c0, C4<0>, C4<0>;
v0x6000016e6010_0 .net "a", 0 0, L_0x600001493ac0;  1 drivers
v0x6000016e60a0_0 .net "b", 0 0, L_0x600001493b60;  1 drivers
v0x6000016e6130_0 .net "c_in", 0 0, L_0x600001493c00;  1 drivers
v0x6000016e61c0_0 .net "c_out", 0 0, L_0x600000ea49a0;  1 drivers
v0x6000016e6250_0 .net "c_out_2part", 0 0, L_0x600000ea48c0;  1 drivers
v0x6000016e62e0_0 .net "g", 0 0, L_0x600000ea4850;  1 drivers
v0x6000016e6370_0 .net "p", 0 0, L_0x600000ea47e0;  1 drivers
v0x6000016e6400_0 .net "sum", 0 0, L_0x600000ea4930;  1 drivers
S_0x144e652a0 .scope module, "idut3" "CLA_adder_4" 5 58, 6 1 0, S_0x144e6f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ea4b60 .functor OR 1, L_0x60000149c320, L_0x60000149c3c0, C4<0>, C4<0>;
L_0x600000ea4bd0 .functor OR 1, L_0x60000149c460, L_0x60000149c500, C4<0>, C4<0>;
L_0x600000ea4c40 .functor OR 1, L_0x60000149c5a0, L_0x60000149c640, C4<0>, C4<0>;
L_0x600000ea4cb0 .functor OR 1, L_0x60000149c780, L_0x60000149c820, C4<0>, C4<0>;
L_0x600000ea4d20 .functor AND 1, L_0x60000149c8c0, L_0x60000149c960, C4<1>, C4<1>;
L_0x600000ea4e00 .functor AND 1, L_0x60000149ca00, L_0x60000149caa0, C4<1>, C4<1>;
L_0x600000ea4d90 .functor AND 1, L_0x60000149cb40, L_0x60000149cbe0, C4<1>, C4<1>;
L_0x600000ea4e70 .functor AND 1, L_0x60000149cd20, L_0x60000149cdc0, C4<1>, C4<1>;
L_0x600000ea4ee0 .functor AND 1, L_0x60000149cfa0, L_0x60000149e9e0, C4<1>, C4<1>;
L_0x600000ea4f50 .functor OR 1, L_0x60000149ce60, L_0x600000ea4ee0, C4<0>, C4<0>;
L_0x600000ea4fc0 .functor AND 1, L_0x60000149d180, L_0x60000149e9e0, C4<1>, C4<1>;
L_0x600000ea5030 .functor OR 1, L_0x60000149d0e0, L_0x600000ea4fc0, C4<0>, C4<0>;
L_0x600000ea50a0 .functor AND 1, L_0x60000149cf00, L_0x600000ea5030, C4<1>, C4<1>;
L_0x600000ea5180 .functor OR 1, L_0x60000149d040, L_0x600000ea50a0, C4<0>, C4<0>;
L_0x600000ea51f0 .functor AND 1, L_0x60000149d2c0, L_0x60000149d360, C4<1>, C4<1>;
L_0x600000ea5110 .functor AND 1, L_0x60000149d540, L_0x60000149e9e0, C4<1>, C4<1>;
L_0x600000ea5260 .functor OR 1, L_0x60000149d4a0, L_0x600000ea5110, C4<0>, C4<0>;
L_0x600000ea52d0 .functor AND 1, L_0x60000149d400, L_0x600000ea5260, C4<1>, C4<1>;
L_0x600000ea5340 .functor OR 1, L_0x600000ea51f0, L_0x600000ea52d0, C4<0>, C4<0>;
L_0x600000ea53b0 .functor OR 1, L_0x60000149d220, L_0x600000ea5340, C4<0>, C4<0>;
L_0x600000ea5420 .functor AND 1, L_0x60000149d900, L_0x60000149d9a0, C4<1>, C4<1>;
L_0x600000ea5490 .functor AND 1, L_0x60000149dae0, L_0x60000149e9e0, C4<1>, C4<1>;
L_0x600000ea5500 .functor OR 1, L_0x60000149da40, L_0x600000ea5490, C4<0>, C4<0>;
L_0x600000ea5570 .functor AND 1, L_0x60000149d5e0, L_0x600000ea5500, C4<1>, C4<1>;
L_0x600000ea55e0 .functor OR 1, L_0x600000ea5420, L_0x600000ea5570, C4<0>, C4<0>;
L_0x600000ea5650 .functor OR 1, L_0x60000149d860, L_0x600000ea55e0, C4<0>, C4<0>;
L_0x600000ea56c0 .functor AND 1, L_0x60000149d7c0, L_0x600000ea5650, C4<1>, C4<1>;
L_0x600000ea5730 .functor OR 1, L_0x60000149d720, L_0x600000ea56c0, C4<0>, C4<0>;
L_0x600000ea57a0 .functor AND 1, L_0x60000149db80, L_0x60000149dc20, C4<1>, C4<1>;
L_0x600000ea5810 .functor AND 1, L_0x600000ea57a0, L_0x60000149dcc0, C4<1>, C4<1>;
L_0x600000ea5880 .functor AND 1, L_0x600000ea5810, L_0x60000149dd60, C4<1>, C4<1>;
L_0x600000ea61b0 .functor XNOR 1, L_0x60000149e620, L_0x60000149e6c0, C4<0>, C4<0>;
L_0x600000ea6220 .functor XOR 1, L_0x60000149e760, L_0x60000149e800, C4<0>, C4<0>;
L_0x600000ea6290 .functor AND 1, L_0x600000ea61b0, L_0x600000ea6220, C4<1>, C4<1>;
v0x6000016e27f0_0 .net "TG", 0 0, L_0x60000149de00;  1 drivers
v0x6000016e2880_0 .net "TP", 0 0, L_0x600000ea5880;  1 drivers
v0x6000016e2910_0 .net *"_ivl_101", 0 0, L_0x60000149d360;  1 drivers
v0x6000016e29a0_0 .net *"_ivl_102", 0 0, L_0x600000ea51f0;  1 drivers
v0x6000016e2a30_0 .net *"_ivl_105", 0 0, L_0x60000149d400;  1 drivers
v0x6000016e2ac0_0 .net *"_ivl_107", 0 0, L_0x60000149d4a0;  1 drivers
v0x6000016e2b50_0 .net *"_ivl_109", 0 0, L_0x60000149d540;  1 drivers
v0x6000016e2be0_0 .net *"_ivl_11", 0 0, L_0x60000149c460;  1 drivers
v0x6000016e2c70_0 .net *"_ivl_110", 0 0, L_0x600000ea5110;  1 drivers
v0x6000016e2d00_0 .net *"_ivl_112", 0 0, L_0x600000ea5260;  1 drivers
v0x6000016e2d90_0 .net *"_ivl_114", 0 0, L_0x600000ea52d0;  1 drivers
v0x6000016e2e20_0 .net *"_ivl_116", 0 0, L_0x600000ea5340;  1 drivers
v0x6000016e2eb0_0 .net *"_ivl_118", 0 0, L_0x600000ea53b0;  1 drivers
v0x6000016e2f40_0 .net *"_ivl_124", 0 0, L_0x60000149d720;  1 drivers
v0x6000016e2fd0_0 .net *"_ivl_126", 0 0, L_0x60000149d7c0;  1 drivers
v0x6000016e3060_0 .net *"_ivl_128", 0 0, L_0x60000149d860;  1 drivers
v0x6000016e30f0_0 .net *"_ivl_13", 0 0, L_0x60000149c500;  1 drivers
v0x6000016e3180_0 .net *"_ivl_130", 0 0, L_0x60000149d900;  1 drivers
v0x6000016e3210_0 .net *"_ivl_132", 0 0, L_0x60000149d9a0;  1 drivers
v0x6000016e32a0_0 .net *"_ivl_133", 0 0, L_0x600000ea5420;  1 drivers
v0x6000016e3330_0 .net *"_ivl_136", 0 0, L_0x60000149d5e0;  1 drivers
v0x6000016e33c0_0 .net *"_ivl_138", 0 0, L_0x60000149da40;  1 drivers
v0x6000016e3450_0 .net *"_ivl_14", 0 0, L_0x600000ea4bd0;  1 drivers
v0x6000016e34e0_0 .net *"_ivl_140", 0 0, L_0x60000149dae0;  1 drivers
v0x6000016e3570_0 .net *"_ivl_141", 0 0, L_0x600000ea5490;  1 drivers
v0x6000016e3600_0 .net *"_ivl_143", 0 0, L_0x600000ea5500;  1 drivers
v0x6000016e3690_0 .net *"_ivl_145", 0 0, L_0x600000ea5570;  1 drivers
v0x6000016e3720_0 .net *"_ivl_147", 0 0, L_0x600000ea55e0;  1 drivers
v0x6000016e37b0_0 .net *"_ivl_149", 0 0, L_0x600000ea5650;  1 drivers
v0x6000016e3840_0 .net *"_ivl_151", 0 0, L_0x600000ea56c0;  1 drivers
v0x6000016e38d0_0 .net *"_ivl_153", 0 0, L_0x600000ea5730;  1 drivers
v0x6000016e3960_0 .net *"_ivl_156", 0 0, L_0x60000149db80;  1 drivers
v0x6000016e39f0_0 .net *"_ivl_158", 0 0, L_0x60000149dc20;  1 drivers
v0x6000016e3a80_0 .net *"_ivl_159", 0 0, L_0x600000ea57a0;  1 drivers
v0x6000016e3b10_0 .net *"_ivl_162", 0 0, L_0x60000149dcc0;  1 drivers
v0x6000016e3ba0_0 .net *"_ivl_163", 0 0, L_0x600000ea5810;  1 drivers
v0x6000016e3c30_0 .net *"_ivl_166", 0 0, L_0x60000149dd60;  1 drivers
v0x6000016e3cc0_0 .net *"_ivl_19", 0 0, L_0x60000149c5a0;  1 drivers
v0x6000016e3d50_0 .net *"_ivl_203", 0 0, L_0x60000149e620;  1 drivers
v0x6000016e3de0_0 .net *"_ivl_205", 0 0, L_0x60000149e6c0;  1 drivers
v0x6000016e3e70_0 .net *"_ivl_206", 0 0, L_0x600000ea61b0;  1 drivers
v0x6000016e3f00_0 .net *"_ivl_209", 0 0, L_0x60000149e760;  1 drivers
v0x6000016ec000_0 .net *"_ivl_21", 0 0, L_0x60000149c640;  1 drivers
v0x6000016ec090_0 .net *"_ivl_211", 0 0, L_0x60000149e800;  1 drivers
v0x6000016ec120_0 .net *"_ivl_212", 0 0, L_0x600000ea6220;  1 drivers
v0x6000016ec1b0_0 .net *"_ivl_22", 0 0, L_0x600000ea4c40;  1 drivers
v0x6000016ec240_0 .net *"_ivl_28", 0 0, L_0x60000149c780;  1 drivers
v0x6000016ec2d0_0 .net *"_ivl_3", 0 0, L_0x60000149c320;  1 drivers
v0x6000016ec360_0 .net *"_ivl_30", 0 0, L_0x60000149c820;  1 drivers
v0x6000016ec3f0_0 .net *"_ivl_31", 0 0, L_0x600000ea4cb0;  1 drivers
v0x6000016ec480_0 .net *"_ivl_36", 0 0, L_0x60000149c8c0;  1 drivers
v0x6000016ec510_0 .net *"_ivl_38", 0 0, L_0x60000149c960;  1 drivers
v0x6000016ec5a0_0 .net *"_ivl_39", 0 0, L_0x600000ea4d20;  1 drivers
v0x6000016ec630_0 .net *"_ivl_44", 0 0, L_0x60000149ca00;  1 drivers
v0x6000016ec6c0_0 .net *"_ivl_46", 0 0, L_0x60000149caa0;  1 drivers
v0x6000016ec750_0 .net *"_ivl_47", 0 0, L_0x600000ea4e00;  1 drivers
v0x6000016ec7e0_0 .net *"_ivl_5", 0 0, L_0x60000149c3c0;  1 drivers
v0x6000016ec870_0 .net *"_ivl_52", 0 0, L_0x60000149cb40;  1 drivers
v0x6000016ec900_0 .net *"_ivl_54", 0 0, L_0x60000149cbe0;  1 drivers
v0x6000016ec990_0 .net *"_ivl_55", 0 0, L_0x600000ea4d90;  1 drivers
v0x6000016eca20_0 .net *"_ivl_6", 0 0, L_0x600000ea4b60;  1 drivers
v0x6000016ecab0_0 .net *"_ivl_61", 0 0, L_0x60000149cd20;  1 drivers
v0x6000016ecb40_0 .net *"_ivl_63", 0 0, L_0x60000149cdc0;  1 drivers
v0x6000016ecbd0_0 .net *"_ivl_64", 0 0, L_0x600000ea4e70;  1 drivers
v0x6000016ecc60_0 .net *"_ivl_69", 0 0, L_0x60000149ce60;  1 drivers
v0x6000016eccf0_0 .net *"_ivl_71", 0 0, L_0x60000149cfa0;  1 drivers
v0x6000016ecd80_0 .net *"_ivl_72", 0 0, L_0x600000ea4ee0;  1 drivers
v0x6000016ece10_0 .net *"_ivl_74", 0 0, L_0x600000ea4f50;  1 drivers
v0x6000016ecea0_0 .net *"_ivl_79", 0 0, L_0x60000149d040;  1 drivers
v0x6000016ecf30_0 .net *"_ivl_81", 0 0, L_0x60000149cf00;  1 drivers
v0x6000016ecfc0_0 .net *"_ivl_83", 0 0, L_0x60000149d0e0;  1 drivers
v0x6000016ed050_0 .net *"_ivl_85", 0 0, L_0x60000149d180;  1 drivers
v0x6000016ed0e0_0 .net *"_ivl_86", 0 0, L_0x600000ea4fc0;  1 drivers
v0x6000016ed170_0 .net *"_ivl_88", 0 0, L_0x600000ea5030;  1 drivers
v0x6000016ed200_0 .net *"_ivl_90", 0 0, L_0x600000ea50a0;  1 drivers
v0x6000016ed290_0 .net *"_ivl_92", 0 0, L_0x600000ea5180;  1 drivers
v0x6000016ed320_0 .net *"_ivl_97", 0 0, L_0x60000149d220;  1 drivers
v0x6000016ed3b0_0 .net *"_ivl_99", 0 0, L_0x60000149d2c0;  1 drivers
v0x6000016ed440_0 .net "a", 3 0, L_0x60000149e940;  1 drivers
v0x6000016ed4d0_0 .net "b", 3 0, L_0x60000149c1e0;  1 drivers
v0x6000016ed560_0 .net "c_in", 0 0, L_0x60000149e9e0;  1 drivers
v0x6000016ed5f0_0 .net "carries", 3 0, L_0x60000149d680;  1 drivers
v0x6000016ed680_0 .net "cout", 0 0, L_0x60000149e8a0;  1 drivers
v0x6000016ed710_0 .net "g", 3 0, L_0x60000149cc80;  1 drivers
v0x6000016ed7a0_0 .net "ovfl", 0 0, L_0x600000ea6290;  1 drivers
v0x6000016ed830_0 .net "p", 3 0, L_0x60000149c6e0;  1 drivers
v0x6000016ed8c0_0 .net "sum", 3 0, L_0x60000149e580;  1 drivers
L_0x60000149c320 .part L_0x60000149e940, 0, 1;
L_0x60000149c3c0 .part L_0x60000149c1e0, 0, 1;
L_0x60000149c460 .part L_0x60000149e940, 1, 1;
L_0x60000149c500 .part L_0x60000149c1e0, 1, 1;
L_0x60000149c5a0 .part L_0x60000149e940, 2, 1;
L_0x60000149c640 .part L_0x60000149c1e0, 2, 1;
L_0x60000149c6e0 .concat8 [ 1 1 1 1], L_0x600000ea4b60, L_0x600000ea4bd0, L_0x600000ea4c40, L_0x600000ea4cb0;
L_0x60000149c780 .part L_0x60000149e940, 3, 1;
L_0x60000149c820 .part L_0x60000149c1e0, 3, 1;
L_0x60000149c8c0 .part L_0x60000149e940, 0, 1;
L_0x60000149c960 .part L_0x60000149c1e0, 0, 1;
L_0x60000149ca00 .part L_0x60000149e940, 1, 1;
L_0x60000149caa0 .part L_0x60000149c1e0, 1, 1;
L_0x60000149cb40 .part L_0x60000149e940, 2, 1;
L_0x60000149cbe0 .part L_0x60000149c1e0, 2, 1;
L_0x60000149cc80 .concat8 [ 1 1 1 1], L_0x600000ea4d20, L_0x600000ea4e00, L_0x600000ea4d90, L_0x600000ea4e70;
L_0x60000149cd20 .part L_0x60000149e940, 3, 1;
L_0x60000149cdc0 .part L_0x60000149c1e0, 3, 1;
L_0x60000149ce60 .part L_0x60000149cc80, 0, 1;
L_0x60000149cfa0 .part L_0x60000149c6e0, 0, 1;
L_0x60000149d040 .part L_0x60000149cc80, 1, 1;
L_0x60000149cf00 .part L_0x60000149c6e0, 1, 1;
L_0x60000149d0e0 .part L_0x60000149cc80, 0, 1;
L_0x60000149d180 .part L_0x60000149c6e0, 0, 1;
L_0x60000149d220 .part L_0x60000149cc80, 2, 1;
L_0x60000149d2c0 .part L_0x60000149c6e0, 2, 1;
L_0x60000149d360 .part L_0x60000149cc80, 1, 1;
L_0x60000149d400 .part L_0x60000149c6e0, 1, 1;
L_0x60000149d4a0 .part L_0x60000149cc80, 0, 1;
L_0x60000149d540 .part L_0x60000149c6e0, 0, 1;
L_0x60000149d680 .concat8 [ 1 1 1 1], L_0x600000ea4f50, L_0x600000ea5180, L_0x600000ea53b0, L_0x600000ea5730;
L_0x60000149d720 .part L_0x60000149cc80, 3, 1;
L_0x60000149d7c0 .part L_0x60000149c6e0, 3, 1;
L_0x60000149d860 .part L_0x60000149cc80, 2, 1;
L_0x60000149d900 .part L_0x60000149c6e0, 2, 1;
L_0x60000149d9a0 .part L_0x60000149cc80, 1, 1;
L_0x60000149d5e0 .part L_0x60000149c6e0, 1, 1;
L_0x60000149da40 .part L_0x60000149cc80, 0, 1;
L_0x60000149dae0 .part L_0x60000149c6e0, 0, 1;
L_0x60000149db80 .part L_0x60000149c6e0, 0, 1;
L_0x60000149dc20 .part L_0x60000149c6e0, 1, 1;
L_0x60000149dcc0 .part L_0x60000149c6e0, 2, 1;
L_0x60000149dd60 .part L_0x60000149c6e0, 3, 1;
L_0x60000149de00 .part L_0x60000149d680, 3, 1;
L_0x60000149dea0 .part L_0x60000149e940, 0, 1;
L_0x60000149df40 .part L_0x60000149c1e0, 0, 1;
L_0x60000149dfe0 .part L_0x60000149e940, 1, 1;
L_0x60000149e080 .part L_0x60000149c1e0, 1, 1;
L_0x60000149e120 .part L_0x60000149d680, 0, 1;
L_0x60000149e1c0 .part L_0x60000149e940, 2, 1;
L_0x60000149e260 .part L_0x60000149c1e0, 2, 1;
L_0x60000149e300 .part L_0x60000149d680, 1, 1;
L_0x60000149e3a0 .part L_0x60000149e940, 3, 1;
L_0x60000149e440 .part L_0x60000149c1e0, 3, 1;
L_0x60000149e4e0 .part L_0x60000149d680, 2, 1;
L_0x60000149e580 .concat8 [ 1 1 1 1], L_0x600000ea5a40, L_0x600000ea5c70, L_0x600000ea5ea0, L_0x600000ea60d0;
L_0x60000149e620 .part L_0x60000149c1e0, 3, 1;
L_0x60000149e6c0 .part L_0x60000149e940, 3, 1;
L_0x60000149e760 .part L_0x60000149e580, 3, 1;
L_0x60000149e800 .part L_0x60000149e940, 3, 1;
L_0x60000149e8a0 .part L_0x60000149d680, 3, 1;
S_0x144e6a300 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e652a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea58f0 .functor XOR 1, L_0x60000149dea0, L_0x60000149df40, C4<0>, C4<0>;
L_0x600000ea5960 .functor AND 1, L_0x60000149dea0, L_0x60000149df40, C4<1>, C4<1>;
L_0x600000ea59d0 .functor AND 1, L_0x600000ea58f0, L_0x60000149e9e0, C4<1>, C4<1>;
L_0x600000ea5a40 .functor XOR 1, L_0x600000ea58f0, L_0x60000149e9e0, C4<0>, C4<0>;
L_0x600000ea5ab0 .functor OR 1, L_0x600000ea5960, L_0x600000ea59d0, C4<0>, C4<0>;
v0x6000016e15f0_0 .net "a", 0 0, L_0x60000149dea0;  1 drivers
v0x6000016e1680_0 .net "b", 0 0, L_0x60000149df40;  1 drivers
v0x6000016e1710_0 .net "c_in", 0 0, L_0x60000149e9e0;  alias, 1 drivers
v0x6000016e17a0_0 .net "c_out", 0 0, L_0x600000ea5ab0;  1 drivers
v0x6000016e1830_0 .net "c_out_2part", 0 0, L_0x600000ea59d0;  1 drivers
v0x6000016e18c0_0 .net "g", 0 0, L_0x600000ea5960;  1 drivers
v0x6000016e1950_0 .net "p", 0 0, L_0x600000ea58f0;  1 drivers
v0x6000016e19e0_0 .net "sum", 0 0, L_0x600000ea5a40;  1 drivers
S_0x144e6a470 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e652a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea5b20 .functor XOR 1, L_0x60000149dfe0, L_0x60000149e080, C4<0>, C4<0>;
L_0x600000ea5b90 .functor AND 1, L_0x60000149dfe0, L_0x60000149e080, C4<1>, C4<1>;
L_0x600000ea5c00 .functor AND 1, L_0x600000ea5b20, L_0x60000149e120, C4<1>, C4<1>;
L_0x600000ea5c70 .functor XOR 1, L_0x600000ea5b20, L_0x60000149e120, C4<0>, C4<0>;
L_0x600000ea5ce0 .functor OR 1, L_0x600000ea5b90, L_0x600000ea5c00, C4<0>, C4<0>;
v0x6000016e1a70_0 .net "a", 0 0, L_0x60000149dfe0;  1 drivers
v0x6000016e1b00_0 .net "b", 0 0, L_0x60000149e080;  1 drivers
v0x6000016e1b90_0 .net "c_in", 0 0, L_0x60000149e120;  1 drivers
v0x6000016e1c20_0 .net "c_out", 0 0, L_0x600000ea5ce0;  1 drivers
v0x6000016e1cb0_0 .net "c_out_2part", 0 0, L_0x600000ea5c00;  1 drivers
v0x6000016e1d40_0 .net "g", 0 0, L_0x600000ea5b90;  1 drivers
v0x6000016e1dd0_0 .net "p", 0 0, L_0x600000ea5b20;  1 drivers
v0x6000016e1e60_0 .net "sum", 0 0, L_0x600000ea5c70;  1 drivers
S_0x144e69b90 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e652a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea5d50 .functor XOR 1, L_0x60000149e1c0, L_0x60000149e260, C4<0>, C4<0>;
L_0x600000ea5dc0 .functor AND 1, L_0x60000149e1c0, L_0x60000149e260, C4<1>, C4<1>;
L_0x600000ea5e30 .functor AND 1, L_0x600000ea5d50, L_0x60000149e300, C4<1>, C4<1>;
L_0x600000ea5ea0 .functor XOR 1, L_0x600000ea5d50, L_0x60000149e300, C4<0>, C4<0>;
L_0x600000ea5f10 .functor OR 1, L_0x600000ea5dc0, L_0x600000ea5e30, C4<0>, C4<0>;
v0x6000016e1ef0_0 .net "a", 0 0, L_0x60000149e1c0;  1 drivers
v0x6000016e1f80_0 .net "b", 0 0, L_0x60000149e260;  1 drivers
v0x6000016e2010_0 .net "c_in", 0 0, L_0x60000149e300;  1 drivers
v0x6000016e20a0_0 .net "c_out", 0 0, L_0x600000ea5f10;  1 drivers
v0x6000016e2130_0 .net "c_out_2part", 0 0, L_0x600000ea5e30;  1 drivers
v0x6000016e21c0_0 .net "g", 0 0, L_0x600000ea5dc0;  1 drivers
v0x6000016e2250_0 .net "p", 0 0, L_0x600000ea5d50;  1 drivers
v0x6000016e22e0_0 .net "sum", 0 0, L_0x600000ea5ea0;  1 drivers
S_0x144e69d00 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e652a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ea5f80 .functor XOR 1, L_0x60000149e3a0, L_0x60000149e440, C4<0>, C4<0>;
L_0x600000ea5ff0 .functor AND 1, L_0x60000149e3a0, L_0x60000149e440, C4<1>, C4<1>;
L_0x600000ea6060 .functor AND 1, L_0x600000ea5f80, L_0x60000149e4e0, C4<1>, C4<1>;
L_0x600000ea60d0 .functor XOR 1, L_0x600000ea5f80, L_0x60000149e4e0, C4<0>, C4<0>;
L_0x600000ea6140 .functor OR 1, L_0x600000ea5ff0, L_0x600000ea6060, C4<0>, C4<0>;
v0x6000016e2370_0 .net "a", 0 0, L_0x60000149e3a0;  1 drivers
v0x6000016e2400_0 .net "b", 0 0, L_0x60000149e440;  1 drivers
v0x6000016e2490_0 .net "c_in", 0 0, L_0x60000149e4e0;  1 drivers
v0x6000016e2520_0 .net "c_out", 0 0, L_0x600000ea6140;  1 drivers
v0x6000016e25b0_0 .net "c_out_2part", 0 0, L_0x600000ea6060;  1 drivers
v0x6000016e2640_0 .net "g", 0 0, L_0x600000ea5ff0;  1 drivers
v0x6000016e26d0_0 .net "p", 0 0, L_0x600000ea5f80;  1 drivers
v0x6000016e2760_0 .net "sum", 0 0, L_0x600000ea60d0;  1 drivers
S_0x144e69620 .scope module, "cpu_ctrl_dut" "CPU_control" 3 181, 11 1 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opc";
    .port_info 1 /OUTPUT 1 "halt";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "Lower";
    .port_info 9 /OUTPUT 1 "Higher";
    .port_info 10 /OUTPUT 1 "BEn";
    .port_info 11 /OUTPUT 1 "Br";
    .port_info 12 /OUTPUT 1 "PCS";
v0x6000016e9d40_0 .net "ALUSrc", 0 0, v0x6000016ea490_0;  alias, 1 drivers
v0x6000016e9dd0_0 .net "BEn", 0 0, v0x6000016ea520_0;  alias, 1 drivers
v0x6000016e9e60_0 .net "Br", 0 0, v0x6000016ea5b0_0;  alias, 1 drivers
v0x6000016e9ef0_0 .net "Higher", 0 0, v0x6000016ea640_0;  alias, 1 drivers
v0x6000016e9f80_0 .net "Lower", 0 0, v0x6000016ea6d0_0;  alias, 1 drivers
v0x6000016ea010_0 .net "MemRead", 0 0, v0x6000016ea760_0;  alias, 1 drivers
v0x6000016ea0a0_0 .net "MemWrite", 0 0, v0x6000016ea7f0_0;  alias, 1 drivers
v0x6000016ea130_0 .net "MemtoReg", 0 0, v0x6000016ea880_0;  alias, 1 drivers
v0x6000016ea1c0_0 .net "PCS", 0 0, v0x6000016ea910_0;  alias, 1 drivers
v0x6000016ea250_0 .net "RegDst", 0 0, v0x6000016ea9a0_0;  alias, 1 drivers
v0x6000016ea2e0_0 .net "RegWrite", 0 0, v0x6000016eaa30_0;  alias, 1 drivers
v0x6000016ea370_0 .net "halt", 0 0, v0x6000016eaac0_0;  alias, 1 drivers
v0x6000016ea400_0 .net "opc", 3 0, L_0x6000014ac500;  1 drivers
v0x6000016ea490_0 .var "r_ALUSrc", 0 0;
v0x6000016ea520_0 .var "r_BEn", 0 0;
v0x6000016ea5b0_0 .var "r_Br", 0 0;
v0x6000016ea640_0 .var "r_Higher", 0 0;
v0x6000016ea6d0_0 .var "r_Lower", 0 0;
v0x6000016ea760_0 .var "r_MemRead", 0 0;
v0x6000016ea7f0_0 .var "r_MemWrite", 0 0;
v0x6000016ea880_0 .var "r_MemtoReg", 0 0;
v0x6000016ea910_0 .var "r_PCS", 0 0;
v0x6000016ea9a0_0 .var "r_RegDst", 0 0;
v0x6000016eaa30_0 .var "r_RegWrite", 0 0;
v0x6000016eaac0_0 .var "r_hlt", 0 0;
E_0x6000030969c0 .event anyedge, v0x6000016ea400_0;
S_0x144e68cb0 .scope module, "instrdut" "memory1c_instr" 3 72, 12 34 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x6000010e5f80 .param/l "AWIDTH" 0 12 36, +C4<00000000000000000000000000010000>;
P_0x6000010e5fc0 .param/l "DWIDTH" 0 12 35, +C4<00000000000000000000000000010000>;
P_0x6000010e6000 .param/l "MemSize" 1 12 47, +C4<00000000000000001000000000000000>;
L_0x600000ee1e30 .functor NOT 1, v0x600001619950_0, C4<0>, C4<0>, C4<0>;
L_0x1380b00a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000ee1dc0 .functor AND 1, L_0x1380b00a0, L_0x600000ee1e30, C4<1>, C4<1>;
v0x6000016eab50_0 .net *"_ivl_0", 0 0, L_0x600000ee1e30;  1 drivers
L_0x1380b0010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000016eabe0_0 .net *"_ivl_11", 1 0, L_0x1380b0010;  1 drivers
v0x6000016eac70_0 .net *"_ivl_12", 15 0, L_0x6000014f81e0;  1 drivers
L_0x1380b0058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ead00_0 .net/2u *"_ivl_14", 15 0, L_0x1380b0058;  1 drivers
v0x6000016ead90_0 .net *"_ivl_2", 0 0, L_0x600000ee1dc0;  1 drivers
v0x6000016eae20_0 .net *"_ivl_4", 15 0, L_0x6000014f8780;  1 drivers
v0x6000016eaeb0_0 .net *"_ivl_7", 14 0, L_0x6000014f85a0;  1 drivers
v0x6000016eaf40_0 .net *"_ivl_8", 16 0, L_0x6000014f83c0;  1 drivers
v0x6000016eafd0_0 .net "addr", 15 0, L_0x6000014f9860;  alias, 1 drivers
v0x6000016eb060_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
o0x13802bb30 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6000016eb0f0_0 .net "data_in", 15 0, o0x13802bb30;  0 drivers
v0x6000016eb180_0 .net "data_out", 15 0, L_0x6000014f8000;  alias, 1 drivers
v0x6000016eb210_0 .net "enable", 0 0, L_0x1380b00a0;  1 drivers
v0x6000016eb2a0_0 .var "loaded", 0 0;
v0x6000016eb330 .array "mem", 32767 0, 15 0;
v0x6000016eb3c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016eb450_0 .net "wr", 0 0, v0x600001619950_0;  alias, 1 drivers
E_0x600003097540 .event posedge, v0x6000016eb060_0;
L_0x6000014f8780 .array/port v0x6000016eb330, L_0x6000014f83c0;
L_0x6000014f85a0 .part L_0x6000014f9860, 1, 15;
L_0x6000014f83c0 .concat [ 15 2 0 0], L_0x6000014f85a0, L_0x1380b0010;
L_0x6000014f81e0 .concat [ 16 0 0 0], L_0x6000014f8780;
L_0x6000014f8000 .functor MUXZ 16, L_0x1380b0058, L_0x6000014f81e0, L_0x600000ee1dc0, C4<>;
S_0x144e68e20 .scope module, "memdut" "memory1c_data" 3 167, 13 34 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x6000010e6040 .param/l "AWIDTH" 0 13 36, +C4<00000000000000000000000000010000>;
P_0x6000010e6080 .param/l "DWIDTH" 0 13 35, +C4<00000000000000000000000000010000>;
P_0x6000010e60c0 .param/l "MemSize" 1 13 47, +C4<00000000000000001000000000000000>;
L_0x600000ebcaf0 .functor NOT 1, v0x6000016ea7f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ebcb60 .functor AND 1, L_0x1380b3268, L_0x600000ebcaf0, C4<1>, C4<1>;
v0x6000016eb4e0_0 .net *"_ivl_0", 0 0, L_0x600000ebcaf0;  1 drivers
L_0x1380b31d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000016eb570_0 .net *"_ivl_11", 1 0, L_0x1380b31d8;  1 drivers
v0x6000016eb600_0 .net *"_ivl_12", 15 0, L_0x6000014ac3c0;  1 drivers
L_0x1380b3220 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016eb690_0 .net/2u *"_ivl_14", 15 0, L_0x1380b3220;  1 drivers
v0x6000016eb720_0 .net *"_ivl_2", 0 0, L_0x600000ebcb60;  1 drivers
v0x6000016eb7b0_0 .net *"_ivl_4", 15 0, L_0x6000014ac1e0;  1 drivers
v0x6000016eb840_0 .net *"_ivl_7", 14 0, L_0x6000014ac280;  1 drivers
v0x6000016eb8d0_0 .net *"_ivl_8", 16 0, L_0x6000014ac320;  1 drivers
v0x6000016eb960_0 .net "addr", 15 0, L_0x60000147c820;  alias, 1 drivers
v0x6000016eb9f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016eba80_0 .net "data_in", 15 0, L_0x600000ebca80;  alias, 1 drivers
v0x6000016ebb10_0 .net "data_out", 15 0, L_0x6000014ac460;  alias, 1 drivers
v0x6000016ebba0_0 .net "enable", 0 0, L_0x1380b3268;  1 drivers
v0x6000016ebc30_0 .var "loaded", 0 0;
v0x6000016ebcc0 .array "mem", 32767 0, 15 0;
v0x6000016ebd50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016ebde0_0 .net "wr", 0 0, v0x6000016ea7f0_0;  alias, 1 drivers
L_0x6000014ac1e0 .array/port v0x6000016ebcc0, L_0x6000014ac320;
L_0x6000014ac280 .part L_0x60000147c820, 1, 15;
L_0x6000014ac320 .concat [ 15 2 0 0], L_0x6000014ac280, L_0x1380b31d8;
L_0x6000014ac3c0 .concat [ 16 0 0 0], L_0x6000014ac1e0;
L_0x6000014ac460 .functor MUXZ 16, L_0x1380b3220, L_0x6000014ac3c0, L_0x600000ebcb60, C4<>;
S_0x144e68540 .scope module, "pc_ctrl_dut" "pc_control" 3 82, 14 1 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "c";
    .port_info 1 /INPUT 3 "f";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "branchreg";
    .port_info 4 /INPUT 16 "branchreg_reg1";
    .port_info 5 /INPUT 9 "opcode_immd";
    .port_info 6 /INPUT 16 "curr_addr";
    .port_info 7 /OUTPUT 16 "nxt_addr";
L_0x1380b0370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eb38e0 .functor XNOR 1, L_0x6000014c50e0, L_0x1380b0370, C4<0>, C4<0>;
L_0x600000eb3950 .functor AND 1, L_0x6000014c52c0, L_0x600000eb38e0, C4<1>, C4<1>;
L_0x1380b0400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000eb39c0 .functor XNOR 1, L_0x6000014c50e0, L_0x1380b0400, C4<0>, C4<0>;
L_0x600000eb3a30 .functor AND 1, L_0x6000014c5360, L_0x600000eb39c0, C4<1>, C4<1>;
L_0x600000eb3aa0 .functor OR 1, L_0x600000eb3950, L_0x600000eb3a30, C4<0>, C4<0>;
L_0x1380b0490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eb3b10 .functor XNOR 1, L_0x6000014c50e0, L_0x1380b0490, C4<0>, C4<0>;
L_0x1380b04d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eb3b80 .functor XNOR 1, L_0x6000014c5220, L_0x1380b04d8, C4<0>, C4<0>;
L_0x600000eb3bf0 .functor AND 1, L_0x600000eb3b10, L_0x600000eb3b80, C4<1>, C4<1>;
L_0x600000eb3c60 .functor AND 1, L_0x6000014c5400, L_0x600000eb3bf0, C4<1>, C4<1>;
L_0x600000eb3cd0 .functor OR 1, L_0x600000eb3aa0, L_0x600000eb3c60, C4<0>, C4<0>;
L_0x1380b0568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000eb3d40 .functor XNOR 1, L_0x6000014c5220, L_0x1380b0568, C4<0>, C4<0>;
L_0x600000eb3db0 .functor AND 1, L_0x6000014c54a0, L_0x600000eb3d40, C4<1>, C4<1>;
L_0x600000eb3e20 .functor OR 1, L_0x600000eb3cd0, L_0x600000eb3db0, C4<0>, C4<0>;
L_0x1380b05f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000eb3f70 .functor XNOR 1, L_0x6000014c50e0, L_0x1380b05f8, C4<0>, C4<0>;
L_0x1380b0640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eef020 .functor XNOR 1, L_0x6000014c50e0, L_0x1380b0640, C4<0>, C4<0>;
L_0x1380b0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eb3e90 .functor XNOR 1, L_0x6000014c5220, L_0x1380b0688, C4<0>, C4<0>;
L_0x600000ebc000 .functor AND 1, L_0x600000eef020, L_0x600000eb3e90, C4<1>, C4<1>;
L_0x600000ebc070 .functor OR 1, L_0x600000eb3f70, L_0x600000ebc000, C4<0>, C4<0>;
L_0x600000ebc0e0 .functor AND 1, L_0x6000014c5540, L_0x600000ebc070, C4<1>, C4<1>;
L_0x600000ebc150 .functor OR 1, L_0x600000eb3e20, L_0x600000ebc0e0, C4<0>, C4<0>;
L_0x1380b0718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc1c0 .functor XNOR 1, L_0x6000014c5220, L_0x1380b0718, C4<0>, C4<0>;
L_0x1380b0760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc230 .functor XNOR 1, L_0x6000014c50e0, L_0x1380b0760, C4<0>, C4<0>;
L_0x600000ebc2a0 .functor OR 1, L_0x600000ebc1c0, L_0x600000ebc230, C4<0>, C4<0>;
L_0x600000ebc310 .functor AND 1, L_0x6000014c5680, L_0x600000ebc2a0, C4<1>, C4<1>;
L_0x600000ebc380 .functor OR 1, L_0x600000ebc150, L_0x600000ebc310, C4<0>, C4<0>;
L_0x1380b07f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc3f0 .functor XNOR 1, L_0x6000014c5180, L_0x1380b07f0, C4<0>, C4<0>;
L_0x600000ebc460 .functor AND 1, L_0x6000014c55e0, L_0x600000ebc3f0, C4<1>, C4<1>;
L_0x600000ebc4d0 .functor OR 1, L_0x600000ebc380, L_0x600000ebc460, C4<0>, C4<0>;
L_0x600000ebc540 .functor OR 1, L_0x600000ebc4d0, L_0x6000014c5720, C4<0>, C4<0>;
L_0x600000ebc5b0 .functor AND 1, v0x6000016ea520_0, L_0x600000ebc540, C4<1>, C4<1>;
L_0x600000ebc620 .functor AND 1, v0x6000016ea5b0_0, L_0x600000ebc540, C4<1>, C4<1>;
v0x6000016b0750_0 .net "N", 0 0, L_0x6000014c5220;  1 drivers
v0x6000016b07e0_0 .net "V", 0 0, L_0x6000014c5180;  1 drivers
v0x6000016b0870_0 .net "Z", 0 0, L_0x6000014c50e0;  1 drivers
L_0x1380b06d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000016b0900_0 .net/2u *"_ivl_100", 2 0, L_0x1380b06d0;  1 drivers
v0x6000016b0990_0 .net *"_ivl_102", 0 0, L_0x6000014c5680;  1 drivers
v0x6000016b0a20_0 .net/2u *"_ivl_104", 0 0, L_0x1380b0718;  1 drivers
v0x6000016b0ab0_0 .net *"_ivl_106", 0 0, L_0x600000ebc1c0;  1 drivers
v0x6000016b0b40_0 .net/2u *"_ivl_108", 0 0, L_0x1380b0760;  1 drivers
v0x6000016b0bd0_0 .net *"_ivl_110", 0 0, L_0x600000ebc230;  1 drivers
v0x6000016b0c60_0 .net *"_ivl_112", 0 0, L_0x600000ebc2a0;  1 drivers
v0x6000016b0cf0_0 .net *"_ivl_115", 0 0, L_0x600000ebc310;  1 drivers
v0x6000016b0d80_0 .net *"_ivl_117", 0 0, L_0x600000ebc380;  1 drivers
L_0x1380b07a8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x6000016b0e10_0 .net/2u *"_ivl_118", 2 0, L_0x1380b07a8;  1 drivers
v0x6000016b0ea0_0 .net *"_ivl_12", 14 0, L_0x6000014d21c0;  1 drivers
v0x6000016b0f30_0 .net *"_ivl_120", 0 0, L_0x6000014c55e0;  1 drivers
v0x6000016b0fc0_0 .net/2u *"_ivl_122", 0 0, L_0x1380b07f0;  1 drivers
v0x6000016b1050_0 .net *"_ivl_124", 0 0, L_0x600000ebc3f0;  1 drivers
v0x6000016b10e0_0 .net *"_ivl_127", 0 0, L_0x600000ebc460;  1 drivers
v0x6000016b1170_0 .net *"_ivl_129", 0 0, L_0x600000ebc4d0;  1 drivers
L_0x1380b0838 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x6000016b1200_0 .net/2u *"_ivl_130", 2 0, L_0x1380b0838;  1 drivers
v0x6000016b1290_0 .net *"_ivl_132", 0 0, L_0x6000014c5720;  1 drivers
v0x6000016b1320_0 .net *"_ivl_137", 0 0, L_0x600000ebc5b0;  1 drivers
v0x6000016b13b0_0 .net *"_ivl_139", 0 0, L_0x600000ebc620;  1 drivers
L_0x1380b0208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000016b1440_0 .net *"_ivl_14", 0 0, L_0x1380b0208;  1 drivers
v0x6000016b14d0_0 .net *"_ivl_140", 15 0, L_0x6000014c57c0;  1 drivers
L_0x1380b0328 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000016b1560_0 .net/2u *"_ivl_24", 2 0, L_0x1380b0328;  1 drivers
v0x6000016b15f0_0 .net *"_ivl_26", 0 0, L_0x6000014c52c0;  1 drivers
v0x6000016b1680_0 .net/2u *"_ivl_28", 0 0, L_0x1380b0370;  1 drivers
v0x6000016b1710_0 .net *"_ivl_30", 0 0, L_0x600000eb38e0;  1 drivers
v0x6000016b17a0_0 .net *"_ivl_33", 0 0, L_0x600000eb3950;  1 drivers
L_0x1380b03b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000016b1830_0 .net/2u *"_ivl_34", 2 0, L_0x1380b03b8;  1 drivers
v0x6000016b18c0_0 .net *"_ivl_36", 0 0, L_0x6000014c5360;  1 drivers
v0x6000016b1950_0 .net/2u *"_ivl_38", 0 0, L_0x1380b0400;  1 drivers
v0x6000016b19e0_0 .net *"_ivl_40", 0 0, L_0x600000eb39c0;  1 drivers
v0x6000016b1a70_0 .net *"_ivl_43", 0 0, L_0x600000eb3a30;  1 drivers
v0x6000016b1b00_0 .net *"_ivl_45", 0 0, L_0x600000eb3aa0;  1 drivers
L_0x1380b0448 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000016b1b90_0 .net/2u *"_ivl_46", 2 0, L_0x1380b0448;  1 drivers
v0x6000016b1c20_0 .net *"_ivl_48", 0 0, L_0x6000014c5400;  1 drivers
v0x6000016b1cb0_0 .net *"_ivl_5", 0 0, L_0x6000014d1fe0;  1 drivers
v0x6000016b1d40_0 .net/2u *"_ivl_50", 0 0, L_0x1380b0490;  1 drivers
v0x6000016b1dd0_0 .net *"_ivl_52", 0 0, L_0x600000eb3b10;  1 drivers
v0x6000016b1e60_0 .net/2u *"_ivl_54", 0 0, L_0x1380b04d8;  1 drivers
v0x6000016b1ef0_0 .net *"_ivl_56", 0 0, L_0x600000eb3b80;  1 drivers
v0x6000016b1f80_0 .net *"_ivl_59", 0 0, L_0x600000eb3bf0;  1 drivers
v0x6000016b2010_0 .net *"_ivl_6", 6 0, L_0x6000014d2080;  1 drivers
v0x6000016b20a0_0 .net *"_ivl_61", 0 0, L_0x600000eb3c60;  1 drivers
v0x6000016b2130_0 .net *"_ivl_63", 0 0, L_0x600000eb3cd0;  1 drivers
L_0x1380b0520 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000016b21c0_0 .net/2u *"_ivl_64", 2 0, L_0x1380b0520;  1 drivers
v0x6000016b2250_0 .net *"_ivl_66", 0 0, L_0x6000014c54a0;  1 drivers
v0x6000016b22e0_0 .net/2u *"_ivl_68", 0 0, L_0x1380b0568;  1 drivers
v0x6000016b2370_0 .net *"_ivl_70", 0 0, L_0x600000eb3d40;  1 drivers
v0x6000016b2400_0 .net *"_ivl_73", 0 0, L_0x600000eb3db0;  1 drivers
v0x6000016b2490_0 .net *"_ivl_75", 0 0, L_0x600000eb3e20;  1 drivers
L_0x1380b05b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000016b2520_0 .net/2u *"_ivl_76", 2 0, L_0x1380b05b0;  1 drivers
v0x6000016b25b0_0 .net *"_ivl_78", 0 0, L_0x6000014c5540;  1 drivers
v0x6000016b2640_0 .net/2u *"_ivl_80", 0 0, L_0x1380b05f8;  1 drivers
v0x6000016b26d0_0 .net *"_ivl_82", 0 0, L_0x600000eb3f70;  1 drivers
v0x6000016b2760_0 .net/2u *"_ivl_84", 0 0, L_0x1380b0640;  1 drivers
v0x6000016b27f0_0 .net *"_ivl_86", 0 0, L_0x600000eef020;  1 drivers
v0x6000016b2880_0 .net/2u *"_ivl_88", 0 0, L_0x1380b0688;  1 drivers
v0x6000016b2910_0 .net *"_ivl_90", 0 0, L_0x600000eb3e90;  1 drivers
v0x6000016b29a0_0 .net *"_ivl_93", 0 0, L_0x600000ebc000;  1 drivers
v0x6000016b2a30_0 .net *"_ivl_94", 0 0, L_0x600000ebc070;  1 drivers
v0x6000016b2ac0_0 .net *"_ivl_97", 0 0, L_0x600000ebc0e0;  1 drivers
v0x6000016b2b50_0 .net *"_ivl_99", 0 0, L_0x600000ebc150;  1 drivers
v0x6000016b2be0_0 .net "branch", 0 0, v0x6000016ea520_0;  alias, 1 drivers
v0x6000016b2c70_0 .net "branchreg", 0 0, v0x6000016ea5b0_0;  alias, 1 drivers
v0x6000016b2d00_0 .net "branchreg_reg1", 15 0, L_0x600000ebca10;  alias, 1 drivers
v0x6000016b2d90_0 .net "c", 2 0, L_0x6000014c5900;  1 drivers
v0x6000016b2e20_0 .net "condition_met", 0 0, L_0x600000ebc540;  1 drivers
v0x6000016b2eb0_0 .net "curr_addr", 15 0, L_0x6000014f9860;  alias, 1 drivers
v0x6000016b2f40_0 .net "curr_addr_add2", 15 0, L_0x6000014d1f40;  1 drivers
v0x6000016b2fd0_0 .net "curr_addr_immd", 15 0, L_0x6000014c5040;  1 drivers
v0x6000016b3060_0 .net "f", 2 0, L_0x6000014c5cc0;  alias, 1 drivers
v0x6000016b30f0_0 .net "nxt_addr", 15 0, L_0x6000014c5860;  alias, 1 drivers
v0x6000016b3180_0 .net "opcode_immd", 8 0, L_0x6000014c59a0;  1 drivers
v0x6000016b3210_0 .net "opcode_immd_signed", 15 0, L_0x6000014d2120;  1 drivers
v0x6000016b32a0_0 .net "shifted_final_immd", 15 0, L_0x6000014d2260;  1 drivers
L_0x6000014d1fe0 .part L_0x6000014c59a0, 8, 1;
LS_0x6000014d2080_0_0 .concat [ 1 1 1 1], L_0x6000014d1fe0, L_0x6000014d1fe0, L_0x6000014d1fe0, L_0x6000014d1fe0;
LS_0x6000014d2080_0_4 .concat [ 1 1 1 0], L_0x6000014d1fe0, L_0x6000014d1fe0, L_0x6000014d1fe0;
L_0x6000014d2080 .concat [ 4 3 0 0], LS_0x6000014d2080_0_0, LS_0x6000014d2080_0_4;
L_0x6000014d2120 .concat [ 9 7 0 0], L_0x6000014c59a0, L_0x6000014d2080;
L_0x6000014d21c0 .part L_0x6000014d2120, 0, 15;
L_0x6000014d2260 .concat [ 1 15 0 0], L_0x1380b0208, L_0x6000014d21c0;
L_0x6000014c50e0 .part L_0x6000014c5cc0, 2, 1;
L_0x6000014c5180 .part L_0x6000014c5cc0, 1, 1;
L_0x6000014c5220 .part L_0x6000014c5cc0, 0, 1;
L_0x6000014c52c0 .cmp/eq 3, L_0x6000014c5900, L_0x1380b0328;
L_0x6000014c5360 .cmp/eq 3, L_0x6000014c5900, L_0x1380b03b8;
L_0x6000014c5400 .cmp/eq 3, L_0x6000014c5900, L_0x1380b0448;
L_0x6000014c54a0 .cmp/eq 3, L_0x6000014c5900, L_0x1380b0520;
L_0x6000014c5540 .cmp/eq 3, L_0x6000014c5900, L_0x1380b05b0;
L_0x6000014c5680 .cmp/eq 3, L_0x6000014c5900, L_0x1380b06d0;
L_0x6000014c55e0 .cmp/eq 3, L_0x6000014c5900, L_0x1380b07a8;
L_0x6000014c5720 .cmp/eq 3, L_0x6000014c5900, L_0x1380b0838;
L_0x6000014c57c0 .functor MUXZ 16, L_0x6000014d1f40, L_0x600000ebca10, L_0x600000ebc620, C4<>;
L_0x6000014c5860 .functor MUXZ 16, L_0x6000014c57c0, L_0x6000014c5040, L_0x600000ebc5b0, C4<>;
S_0x144e686b0 .scope module, "add2" "addsub_16bit" 14 17, 5 1 0, S_0x144e68540;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
L_0x1380b0178 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
L_0x600000ee1d50 .functor NOT 16, L_0x1380b0178, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380b01c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000ee1ce0 .functor AND 1, L_0x6000014f94a0, L_0x1380b01c0, C4<1>, C4<1>;
L_0x600000ee2290 .functor OR 1, L_0x6000014f9680, L_0x600000ee1ce0, C4<0>, C4<0>;
L_0x600000ee2220 .functor AND 1, L_0x6000014f90e0, L_0x6000014f8f00, C4<1>, C4<1>;
L_0x600000ee21b0 .functor OR 1, L_0x6000014f92c0, L_0x600000ee2220, C4<0>, C4<0>;
L_0x600000ee2140 .functor AND 1, L_0x6000014fb660, L_0x6000014fb700, C4<1>, C4<1>;
L_0x600000ee20d0 .functor OR 1, L_0x6000014f8d20, L_0x600000ee2140, C4<0>, C4<0>;
L_0x600000ee2060 .functor AND 1, L_0x6000014fb8e0, L_0x6000014fb980, C4<1>, C4<1>;
L_0x600000ee1c70 .functor OR 1, L_0x6000014fb840, L_0x600000ee2060, C4<0>, C4<0>;
L_0x600000eed340 .functor XNOR 1, L_0x6000014d1b80, L_0x6000014d1c20, C4<0>, C4<0>;
L_0x600000eed3b0 .functor XOR 1, L_0x6000014d1cc0, L_0x6000014d1d60, C4<0>, C4<0>;
L_0x600000eed420 .functor AND 1, L_0x600000eed340, L_0x600000eed3b0, C4<1>, C4<1>;
L_0x600000e97330 .functor BUFT 16, L_0x1380b0178, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000016c4c60_0 .net *"_ivl_0", 15 0, L_0x600000ee1d50;  1 drivers
v0x6000016c4cf0_0 .net *"_ivl_10", 0 0, L_0x600000ee1ce0;  1 drivers
v0x6000016c4d80_0 .net *"_ivl_101", 0 0, L_0x6000014d1b80;  1 drivers
v0x6000016c4e10_0 .net *"_ivl_103", 0 0, L_0x6000014d1c20;  1 drivers
v0x6000016c4ea0_0 .net *"_ivl_104", 0 0, L_0x600000eed340;  1 drivers
v0x6000016c4f30_0 .net *"_ivl_107", 0 0, L_0x6000014d1cc0;  1 drivers
v0x6000016c4fc0_0 .net *"_ivl_109", 0 0, L_0x6000014d1d60;  1 drivers
v0x6000016c5050_0 .net *"_ivl_110", 0 0, L_0x600000eed3b0;  1 drivers
v0x6000016c50e0_0 .net *"_ivl_115", 0 0, L_0x6000014d1e00;  1 drivers
L_0x1380b00e8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016c5170_0 .net/2u *"_ivl_116", 15 0, L_0x1380b00e8;  1 drivers
L_0x1380b0130 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000016c5200_0 .net/2u *"_ivl_118", 15 0, L_0x1380b0130;  1 drivers
v0x6000016c5290_0 .net *"_ivl_12", 0 0, L_0x600000ee2290;  1 drivers
v0x6000016c5320_0 .net *"_ivl_120", 15 0, L_0x6000014d1ea0;  1 drivers
v0x6000016c53b0_0 .net *"_ivl_17", 0 0, L_0x6000014f92c0;  1 drivers
v0x6000016c5440_0 .net *"_ivl_19", 0 0, L_0x6000014f90e0;  1 drivers
v0x6000016c54d0_0 .net *"_ivl_21", 0 0, L_0x6000014f8f00;  1 drivers
v0x6000016c5560_0 .net *"_ivl_22", 0 0, L_0x600000ee2220;  1 drivers
v0x6000016c55f0_0 .net *"_ivl_24", 0 0, L_0x600000ee21b0;  1 drivers
v0x6000016c5680_0 .net *"_ivl_29", 0 0, L_0x6000014f8d20;  1 drivers
v0x6000016c5710_0 .net *"_ivl_31", 0 0, L_0x6000014fb660;  1 drivers
v0x6000016c57a0_0 .net *"_ivl_33", 0 0, L_0x6000014fb700;  1 drivers
v0x6000016c5830_0 .net *"_ivl_34", 0 0, L_0x600000ee2140;  1 drivers
v0x6000016c58c0_0 .net *"_ivl_36", 0 0, L_0x600000ee20d0;  1 drivers
v0x6000016c5950_0 .net *"_ivl_42", 0 0, L_0x6000014fb840;  1 drivers
v0x6000016c59e0_0 .net *"_ivl_44", 0 0, L_0x6000014fb8e0;  1 drivers
v0x6000016c5a70_0 .net *"_ivl_46", 0 0, L_0x6000014fb980;  1 drivers
v0x6000016c5b00_0 .net *"_ivl_47", 0 0, L_0x600000ee2060;  1 drivers
v0x6000016c5b90_0 .net *"_ivl_49", 0 0, L_0x600000ee1c70;  1 drivers
v0x6000016c5c20_0 .net *"_ivl_7", 0 0, L_0x6000014f9680;  1 drivers
v0x6000016c5cb0_0 .net *"_ivl_9", 0 0, L_0x6000014f94a0;  1 drivers
v0x6000016c5d40_0 .net "a", 15 0, L_0x6000014f9860;  alias, 1 drivers
v0x6000016c5dd0_0 .net "b", 15 0, L_0x1380b0178;  1 drivers
v0x6000016c5e60_0 .net "b_in", 15 0, L_0x600000e97330;  1 drivers
v0x6000016c5ef0_0 .net "c", 3 0, L_0x6000014fb7a0;  1 drivers
v0x6000016c5f80_0 .net "c_in", 0 0, L_0x1380b01c0;  1 drivers
v0x6000016c6010_0 .net "ovfl", 0 0, L_0x600000eed420;  1 drivers
v0x6000016c60a0_0 .net "sum", 15 0, L_0x6000014d1f40;  alias, 1 drivers
v0x6000016c6130_0 .net "sum_temp", 15 0, L_0x6000014d19a0;  1 drivers
v0x6000016c61c0_0 .net "tg", 3 0, L_0x6000014d1a40;  1 drivers
v0x6000016c6250_0 .net "tp", 3 0, L_0x6000014d1ae0;  1 drivers
L_0x6000014f9680 .part L_0x6000014d1a40, 0, 1;
L_0x6000014f94a0 .part L_0x6000014d1ae0, 0, 1;
L_0x6000014f92c0 .part L_0x6000014d1a40, 1, 1;
L_0x6000014f90e0 .part L_0x6000014d1ae0, 1, 1;
L_0x6000014f8f00 .part L_0x6000014fb7a0, 0, 1;
L_0x6000014f8d20 .part L_0x6000014d1a40, 2, 1;
L_0x6000014fb660 .part L_0x6000014d1ae0, 2, 1;
L_0x6000014fb700 .part L_0x6000014fb7a0, 1, 1;
L_0x6000014fb7a0 .concat8 [ 1 1 1 1], L_0x600000ee2290, L_0x600000ee21b0, L_0x600000ee20d0, L_0x600000ee1c70;
L_0x6000014fb840 .part L_0x6000014d1a40, 3, 1;
L_0x6000014fb8e0 .part L_0x6000014d1ae0, 3, 1;
L_0x6000014fb980 .part L_0x6000014fb7a0, 2, 1;
L_0x6000014f2ee0 .part L_0x6000014f9860, 0, 4;
L_0x6000014f2d00 .part L_0x600000e97330, 0, 4;
L_0x6000014e30c0 .part L_0x6000014f9860, 4, 4;
L_0x6000014e2ee0 .part L_0x600000e97330, 4, 4;
L_0x6000014e2d00 .part L_0x6000014fb7a0, 0, 1;
L_0x6000014ea3a0 .part L_0x6000014f9860, 8, 4;
L_0x6000014ea1c0 .part L_0x600000e97330, 8, 4;
L_0x6000014e9e00 .part L_0x6000014fb7a0, 1, 1;
L_0x6000014d17c0 .part L_0x6000014f9860, 12, 4;
L_0x6000014d1860 .part L_0x600000e97330, 12, 4;
L_0x6000014d1900 .part L_0x6000014fb7a0, 2, 1;
L_0x6000014d19a0 .concat8 [ 4 4 4 4], L_0x6000014f1860, L_0x6000014e21c0, L_0x6000014eba20, L_0x6000014d1400;
L_0x6000014d1a40 .concat8 [ 1 1 1 1], L_0x6000014f3de0, L_0x6000014e5a40, L_0x6000014ec5a0, L_0x6000014d0c80;
L_0x6000014d1ae0 .concat8 [ 1 1 1 1], L_0x600000ee1260, L_0x600000ee3020, L_0x600000ee4b60, L_0x600000eec8c0;
L_0x6000014d1b80 .part L_0x600000e97330, 15, 1;
L_0x6000014d1c20 .part L_0x6000014f9860, 15, 1;
L_0x6000014d1cc0 .part L_0x6000014d19a0, 15, 1;
L_0x6000014d1d60 .part L_0x600000e97330, 15, 1;
L_0x6000014d1e00 .part L_0x6000014fb7a0, 3, 1;
L_0x6000014d1ea0 .functor MUXZ 16, L_0x1380b0130, L_0x1380b00e8, L_0x6000014d1e00, C4<>;
L_0x6000014d1f40 .functor MUXZ 16, L_0x6000014d19a0, L_0x6000014d1ea0, L_0x600000eed420, C4<>;
S_0x144e67dd0 .scope module, "idut0" "CLA_adder_4" 5 27, 6 1 0, S_0x144e686b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ee1c00 .functor OR 1, L_0x6000014fba20, L_0x6000014fbac0, C4<0>, C4<0>;
L_0x600000ee18f0 .functor OR 1, L_0x6000014fbb60, L_0x6000014fbc00, C4<0>, C4<0>;
L_0x600000ee1880 .functor OR 1, L_0x6000014fbca0, L_0x6000014fbd40, C4<0>, C4<0>;
L_0x600000ee1810 .functor OR 1, L_0x6000014fbe80, L_0x6000014fbf20, C4<0>, C4<0>;
L_0x600000ee17a0 .functor AND 1, L_0x6000014ffde0, L_0x6000014ffc00, C4<1>, C4<1>;
L_0x600000ee16c0 .functor AND 1, L_0x6000014ffa20, L_0x6000014fed00, C4<1>, C4<1>;
L_0x600000ee1730 .functor AND 1, L_0x6000014feb20, L_0x6000014fe940, C4<1>, C4<1>;
L_0x600000ee1650 .functor AND 1, L_0x6000014fe580, L_0x6000014fe3a0, C4<1>, C4<1>;
L_0x600000ee15e0 .functor AND 1, L_0x6000014ff840, L_0x1380b01c0, C4<1>, C4<1>;
L_0x600000ee1b90 .functor OR 1, L_0x6000014fe1c0, L_0x600000ee15e0, C4<0>, C4<0>;
L_0x600000ee1b20 .functor AND 1, L_0x6000014ff2a0, L_0x1380b01c0, C4<1>, C4<1>;
L_0x600000ee1ab0 .functor OR 1, L_0x6000014ff480, L_0x600000ee1b20, C4<0>, C4<0>;
L_0x600000ee1a40 .functor AND 1, L_0x6000014fdfe0, L_0x600000ee1ab0, C4<1>, C4<1>;
L_0x600000ee1960 .functor OR 1, L_0x6000014ff660, L_0x600000ee1a40, C4<0>, C4<0>;
L_0x600000ee1570 .functor AND 1, L_0x6000014feee0, L_0x6000014fde00, C4<1>, C4<1>;
L_0x600000ee19d0 .functor AND 1, L_0x6000014fcd20, L_0x1380b01c0, C4<1>, C4<1>;
L_0x600000ee1500 .functor OR 1, L_0x6000014fcf00, L_0x600000ee19d0, C4<0>, C4<0>;
L_0x600000ee11f0 .functor AND 1, L_0x6000014fdc20, L_0x600000ee1500, C4<1>, C4<1>;
L_0x600000ee1180 .functor OR 1, L_0x600000ee1570, L_0x600000ee11f0, C4<0>, C4<0>;
L_0x600000ee1110 .functor OR 1, L_0x6000014ff0c0, L_0x600000ee1180, C4<0>, C4<0>;
L_0x600000ee10a0 .functor AND 1, L_0x6000014fc1e0, L_0x6000014fda40, C4<1>, C4<1>;
L_0x600000ee1030 .functor AND 1, L_0x6000014fd680, L_0x1380b01c0, C4<1>, C4<1>;
L_0x600000ee0fc0 .functor OR 1, L_0x6000014fd860, L_0x600000ee1030, C4<0>, C4<0>;
L_0x600000ee0f50 .functor AND 1, L_0x6000014fcb40, L_0x600000ee0fc0, C4<1>, C4<1>;
L_0x600000ee0ee0 .functor OR 1, L_0x600000ee10a0, L_0x600000ee0f50, C4<0>, C4<0>;
L_0x600000ee1490 .functor OR 1, L_0x6000014fc3c0, L_0x600000ee0ee0, C4<0>, C4<0>;
L_0x600000ee1420 .functor AND 1, L_0x6000014fc5a0, L_0x600000ee1490, C4<1>, C4<1>;
L_0x600000ee13b0 .functor OR 1, L_0x6000014fc780, L_0x600000ee1420, C4<0>, C4<0>;
L_0x600000ee1340 .functor AND 1, L_0x6000014fd4a0, L_0x6000014fd2c0, C4<1>, C4<1>;
L_0x600000ee12d0 .functor AND 1, L_0x600000ee1340, L_0x6000014fd0e0, C4<1>, C4<1>;
L_0x600000ee1260 .functor AND 1, L_0x600000ee12d0, L_0x6000014fc000, C4<1>, C4<1>;
L_0x600000ee0310 .functor XNOR 1, L_0x6000014f1680, L_0x6000014f14a0, C4<0>, C4<0>;
L_0x600000ee02a0 .functor XOR 1, L_0x6000014f03c0, L_0x6000014f01e0, C4<0>, C4<0>;
L_0x600000ee0230 .functor AND 1, L_0x600000ee0310, L_0x600000ee02a0, C4<1>, C4<1>;
v0x6000016d50e0_0 .net "TG", 0 0, L_0x6000014f3de0;  1 drivers
v0x6000016d5170_0 .net "TP", 0 0, L_0x600000ee1260;  1 drivers
v0x6000016d5200_0 .net *"_ivl_101", 0 0, L_0x6000014fde00;  1 drivers
v0x6000016d5290_0 .net *"_ivl_102", 0 0, L_0x600000ee1570;  1 drivers
v0x6000016d5320_0 .net *"_ivl_105", 0 0, L_0x6000014fdc20;  1 drivers
v0x6000016d53b0_0 .net *"_ivl_107", 0 0, L_0x6000014fcf00;  1 drivers
v0x6000016d5440_0 .net *"_ivl_109", 0 0, L_0x6000014fcd20;  1 drivers
v0x6000016d54d0_0 .net *"_ivl_11", 0 0, L_0x6000014fbb60;  1 drivers
v0x6000016d5560_0 .net *"_ivl_110", 0 0, L_0x600000ee19d0;  1 drivers
v0x6000016d55f0_0 .net *"_ivl_112", 0 0, L_0x600000ee1500;  1 drivers
v0x6000016d5680_0 .net *"_ivl_114", 0 0, L_0x600000ee11f0;  1 drivers
v0x6000016d5710_0 .net *"_ivl_116", 0 0, L_0x600000ee1180;  1 drivers
v0x6000016d57a0_0 .net *"_ivl_118", 0 0, L_0x600000ee1110;  1 drivers
v0x6000016d5830_0 .net *"_ivl_124", 0 0, L_0x6000014fc780;  1 drivers
v0x6000016d58c0_0 .net *"_ivl_126", 0 0, L_0x6000014fc5a0;  1 drivers
v0x6000016d5950_0 .net *"_ivl_128", 0 0, L_0x6000014fc3c0;  1 drivers
v0x6000016d59e0_0 .net *"_ivl_13", 0 0, L_0x6000014fbc00;  1 drivers
v0x6000016d5a70_0 .net *"_ivl_130", 0 0, L_0x6000014fc1e0;  1 drivers
v0x6000016d5b00_0 .net *"_ivl_132", 0 0, L_0x6000014fda40;  1 drivers
v0x6000016d5b90_0 .net *"_ivl_133", 0 0, L_0x600000ee10a0;  1 drivers
v0x6000016d5c20_0 .net *"_ivl_136", 0 0, L_0x6000014fcb40;  1 drivers
v0x6000016d5cb0_0 .net *"_ivl_138", 0 0, L_0x6000014fd860;  1 drivers
v0x6000016d5d40_0 .net *"_ivl_14", 0 0, L_0x600000ee18f0;  1 drivers
v0x6000016d5dd0_0 .net *"_ivl_140", 0 0, L_0x6000014fd680;  1 drivers
v0x6000016d5e60_0 .net *"_ivl_141", 0 0, L_0x600000ee1030;  1 drivers
v0x6000016d5ef0_0 .net *"_ivl_143", 0 0, L_0x600000ee0fc0;  1 drivers
v0x6000016d5f80_0 .net *"_ivl_145", 0 0, L_0x600000ee0f50;  1 drivers
v0x6000016d6010_0 .net *"_ivl_147", 0 0, L_0x600000ee0ee0;  1 drivers
v0x6000016d60a0_0 .net *"_ivl_149", 0 0, L_0x600000ee1490;  1 drivers
v0x6000016d6130_0 .net *"_ivl_151", 0 0, L_0x600000ee1420;  1 drivers
v0x6000016d61c0_0 .net *"_ivl_153", 0 0, L_0x600000ee13b0;  1 drivers
v0x6000016d6250_0 .net *"_ivl_156", 0 0, L_0x6000014fd4a0;  1 drivers
v0x6000016d62e0_0 .net *"_ivl_158", 0 0, L_0x6000014fd2c0;  1 drivers
v0x6000016d6370_0 .net *"_ivl_159", 0 0, L_0x600000ee1340;  1 drivers
v0x6000016d6400_0 .net *"_ivl_162", 0 0, L_0x6000014fd0e0;  1 drivers
v0x6000016d6490_0 .net *"_ivl_163", 0 0, L_0x600000ee12d0;  1 drivers
v0x6000016d6520_0 .net *"_ivl_166", 0 0, L_0x6000014fc000;  1 drivers
v0x6000016d65b0_0 .net *"_ivl_19", 0 0, L_0x6000014fbca0;  1 drivers
v0x6000016d6640_0 .net *"_ivl_203", 0 0, L_0x6000014f1680;  1 drivers
v0x6000016d66d0_0 .net *"_ivl_205", 0 0, L_0x6000014f14a0;  1 drivers
v0x6000016d6760_0 .net *"_ivl_206", 0 0, L_0x600000ee0310;  1 drivers
v0x6000016d67f0_0 .net *"_ivl_209", 0 0, L_0x6000014f03c0;  1 drivers
v0x6000016d6880_0 .net *"_ivl_21", 0 0, L_0x6000014fbd40;  1 drivers
v0x6000016d6910_0 .net *"_ivl_211", 0 0, L_0x6000014f01e0;  1 drivers
v0x6000016d69a0_0 .net *"_ivl_212", 0 0, L_0x600000ee02a0;  1 drivers
v0x6000016d6a30_0 .net *"_ivl_22", 0 0, L_0x600000ee1880;  1 drivers
v0x6000016d6ac0_0 .net *"_ivl_28", 0 0, L_0x6000014fbe80;  1 drivers
v0x6000016d6b50_0 .net *"_ivl_3", 0 0, L_0x6000014fba20;  1 drivers
v0x6000016d6be0_0 .net *"_ivl_30", 0 0, L_0x6000014fbf20;  1 drivers
v0x6000016d6c70_0 .net *"_ivl_31", 0 0, L_0x600000ee1810;  1 drivers
v0x6000016d6d00_0 .net *"_ivl_36", 0 0, L_0x6000014ffde0;  1 drivers
v0x6000016d6d90_0 .net *"_ivl_38", 0 0, L_0x6000014ffc00;  1 drivers
v0x6000016d6e20_0 .net *"_ivl_39", 0 0, L_0x600000ee17a0;  1 drivers
v0x6000016d6eb0_0 .net *"_ivl_44", 0 0, L_0x6000014ffa20;  1 drivers
v0x6000016d6f40_0 .net *"_ivl_46", 0 0, L_0x6000014fed00;  1 drivers
v0x6000016d6fd0_0 .net *"_ivl_47", 0 0, L_0x600000ee16c0;  1 drivers
v0x6000016d7060_0 .net *"_ivl_5", 0 0, L_0x6000014fbac0;  1 drivers
v0x6000016d70f0_0 .net *"_ivl_52", 0 0, L_0x6000014feb20;  1 drivers
v0x6000016d7180_0 .net *"_ivl_54", 0 0, L_0x6000014fe940;  1 drivers
v0x6000016d7210_0 .net *"_ivl_55", 0 0, L_0x600000ee1730;  1 drivers
v0x6000016d72a0_0 .net *"_ivl_6", 0 0, L_0x600000ee1c00;  1 drivers
v0x6000016d7330_0 .net *"_ivl_61", 0 0, L_0x6000014fe580;  1 drivers
v0x6000016d73c0_0 .net *"_ivl_63", 0 0, L_0x6000014fe3a0;  1 drivers
v0x6000016d7450_0 .net *"_ivl_64", 0 0, L_0x600000ee1650;  1 drivers
v0x6000016d74e0_0 .net *"_ivl_69", 0 0, L_0x6000014fe1c0;  1 drivers
v0x6000016d7570_0 .net *"_ivl_71", 0 0, L_0x6000014ff840;  1 drivers
v0x6000016d7600_0 .net *"_ivl_72", 0 0, L_0x600000ee15e0;  1 drivers
v0x6000016d7690_0 .net *"_ivl_74", 0 0, L_0x600000ee1b90;  1 drivers
v0x6000016d7720_0 .net *"_ivl_79", 0 0, L_0x6000014ff660;  1 drivers
v0x6000016d77b0_0 .net *"_ivl_81", 0 0, L_0x6000014fdfe0;  1 drivers
v0x6000016d7840_0 .net *"_ivl_83", 0 0, L_0x6000014ff480;  1 drivers
v0x6000016d78d0_0 .net *"_ivl_85", 0 0, L_0x6000014ff2a0;  1 drivers
v0x6000016d7960_0 .net *"_ivl_86", 0 0, L_0x600000ee1b20;  1 drivers
v0x6000016d79f0_0 .net *"_ivl_88", 0 0, L_0x600000ee1ab0;  1 drivers
v0x6000016d7a80_0 .net *"_ivl_90", 0 0, L_0x600000ee1a40;  1 drivers
v0x6000016d7b10_0 .net *"_ivl_92", 0 0, L_0x600000ee1960;  1 drivers
v0x6000016d7ba0_0 .net *"_ivl_97", 0 0, L_0x6000014ff0c0;  1 drivers
v0x6000016d7c30_0 .net *"_ivl_99", 0 0, L_0x6000014feee0;  1 drivers
v0x6000016d7cc0_0 .net "a", 3 0, L_0x6000014f2ee0;  1 drivers
v0x6000016d7d50_0 .net "b", 3 0, L_0x6000014f2d00;  1 drivers
v0x6000016d7de0_0 .net "c_in", 0 0, L_0x1380b01c0;  alias, 1 drivers
v0x6000016d7e70_0 .net "carries", 3 0, L_0x6000014fc960;  1 drivers
v0x6000016d7f00_0 .net "cout", 0 0, L_0x6000014f30c0;  1 drivers
v0x6000016d0000_0 .net "g", 3 0, L_0x6000014fe760;  1 drivers
v0x6000016d0090_0 .net "ovfl", 0 0, L_0x600000ee0230;  1 drivers
v0x6000016d0120_0 .net "p", 3 0, L_0x6000014fbde0;  1 drivers
v0x6000016d01b0_0 .net "sum", 3 0, L_0x6000014f1860;  1 drivers
L_0x6000014fba20 .part L_0x6000014f2ee0, 0, 1;
L_0x6000014fbac0 .part L_0x6000014f2d00, 0, 1;
L_0x6000014fbb60 .part L_0x6000014f2ee0, 1, 1;
L_0x6000014fbc00 .part L_0x6000014f2d00, 1, 1;
L_0x6000014fbca0 .part L_0x6000014f2ee0, 2, 1;
L_0x6000014fbd40 .part L_0x6000014f2d00, 2, 1;
L_0x6000014fbde0 .concat8 [ 1 1 1 1], L_0x600000ee1c00, L_0x600000ee18f0, L_0x600000ee1880, L_0x600000ee1810;
L_0x6000014fbe80 .part L_0x6000014f2ee0, 3, 1;
L_0x6000014fbf20 .part L_0x6000014f2d00, 3, 1;
L_0x6000014ffde0 .part L_0x6000014f2ee0, 0, 1;
L_0x6000014ffc00 .part L_0x6000014f2d00, 0, 1;
L_0x6000014ffa20 .part L_0x6000014f2ee0, 1, 1;
L_0x6000014fed00 .part L_0x6000014f2d00, 1, 1;
L_0x6000014feb20 .part L_0x6000014f2ee0, 2, 1;
L_0x6000014fe940 .part L_0x6000014f2d00, 2, 1;
L_0x6000014fe760 .concat8 [ 1 1 1 1], L_0x600000ee17a0, L_0x600000ee16c0, L_0x600000ee1730, L_0x600000ee1650;
L_0x6000014fe580 .part L_0x6000014f2ee0, 3, 1;
L_0x6000014fe3a0 .part L_0x6000014f2d00, 3, 1;
L_0x6000014fe1c0 .part L_0x6000014fe760, 0, 1;
L_0x6000014ff840 .part L_0x6000014fbde0, 0, 1;
L_0x6000014ff660 .part L_0x6000014fe760, 1, 1;
L_0x6000014fdfe0 .part L_0x6000014fbde0, 1, 1;
L_0x6000014ff480 .part L_0x6000014fe760, 0, 1;
L_0x6000014ff2a0 .part L_0x6000014fbde0, 0, 1;
L_0x6000014ff0c0 .part L_0x6000014fe760, 2, 1;
L_0x6000014feee0 .part L_0x6000014fbde0, 2, 1;
L_0x6000014fde00 .part L_0x6000014fe760, 1, 1;
L_0x6000014fdc20 .part L_0x6000014fbde0, 1, 1;
L_0x6000014fcf00 .part L_0x6000014fe760, 0, 1;
L_0x6000014fcd20 .part L_0x6000014fbde0, 0, 1;
L_0x6000014fc960 .concat8 [ 1 1 1 1], L_0x600000ee1b90, L_0x600000ee1960, L_0x600000ee1110, L_0x600000ee13b0;
L_0x6000014fc780 .part L_0x6000014fe760, 3, 1;
L_0x6000014fc5a0 .part L_0x6000014fbde0, 3, 1;
L_0x6000014fc3c0 .part L_0x6000014fe760, 2, 1;
L_0x6000014fc1e0 .part L_0x6000014fbde0, 2, 1;
L_0x6000014fda40 .part L_0x6000014fe760, 1, 1;
L_0x6000014fcb40 .part L_0x6000014fbde0, 1, 1;
L_0x6000014fd860 .part L_0x6000014fe760, 0, 1;
L_0x6000014fd680 .part L_0x6000014fbde0, 0, 1;
L_0x6000014fd4a0 .part L_0x6000014fbde0, 0, 1;
L_0x6000014fd2c0 .part L_0x6000014fbde0, 1, 1;
L_0x6000014fd0e0 .part L_0x6000014fbde0, 2, 1;
L_0x6000014fc000 .part L_0x6000014fbde0, 3, 1;
L_0x6000014f3de0 .part L_0x6000014fc960, 3, 1;
L_0x6000014f12c0 .part L_0x6000014f2ee0, 0, 1;
L_0x6000014f10e0 .part L_0x6000014f2d00, 0, 1;
L_0x6000014f0f00 .part L_0x6000014f2ee0, 1, 1;
L_0x6000014f0d20 .part L_0x6000014f2d00, 1, 1;
L_0x6000014f0b40 .part L_0x6000014fc960, 0, 1;
L_0x6000014f0960 .part L_0x6000014f2ee0, 2, 1;
L_0x6000014f0780 .part L_0x6000014f2d00, 2, 1;
L_0x6000014f05a0 .part L_0x6000014fc960, 1, 1;
L_0x6000014f1e00 .part L_0x6000014f2ee0, 3, 1;
L_0x6000014f1c20 .part L_0x6000014f2d00, 3, 1;
L_0x6000014f1a40 .part L_0x6000014fc960, 2, 1;
L_0x6000014f1860 .concat8 [ 1 1 1 1], L_0x600000ee0a80, L_0x600000ee0850, L_0x600000ee0c40, L_0x600000ee03f0;
L_0x6000014f1680 .part L_0x6000014f2d00, 3, 1;
L_0x6000014f14a0 .part L_0x6000014f2ee0, 3, 1;
L_0x6000014f03c0 .part L_0x6000014f1860, 3, 1;
L_0x6000014f01e0 .part L_0x6000014f2ee0, 3, 1;
L_0x6000014f30c0 .part L_0x6000014fc960, 3, 1;
S_0x144e67f40 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e67dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee0e70 .functor XOR 1, L_0x6000014f12c0, L_0x6000014f10e0, C4<0>, C4<0>;
L_0x600000ee0e00 .functor AND 1, L_0x6000014f12c0, L_0x6000014f10e0, C4<1>, C4<1>;
L_0x600000ee0af0 .functor AND 1, L_0x600000ee0e70, L_0x1380b01c0, C4<1>, C4<1>;
L_0x600000ee0a80 .functor XOR 1, L_0x600000ee0e70, L_0x1380b01c0, C4<0>, C4<0>;
L_0x600000ee0a10 .functor OR 1, L_0x600000ee0e00, L_0x600000ee0af0, C4<0>, C4<0>;
v0x6000016ebe70_0 .net "a", 0 0, L_0x6000014f12c0;  1 drivers
v0x6000016ebf00_0 .net "b", 0 0, L_0x6000014f10e0;  1 drivers
v0x6000016d4000_0 .net "c_in", 0 0, L_0x1380b01c0;  alias, 1 drivers
v0x6000016d4090_0 .net "c_out", 0 0, L_0x600000ee0a10;  1 drivers
v0x6000016d4120_0 .net "c_out_2part", 0 0, L_0x600000ee0af0;  1 drivers
v0x6000016d41b0_0 .net "g", 0 0, L_0x600000ee0e00;  1 drivers
v0x6000016d4240_0 .net "p", 0 0, L_0x600000ee0e70;  1 drivers
v0x6000016d42d0_0 .net "sum", 0 0, L_0x600000ee0a80;  1 drivers
S_0x144e67660 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e67dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee09a0 .functor XOR 1, L_0x6000014f0f00, L_0x6000014f0d20, C4<0>, C4<0>;
L_0x600000ee0930 .functor AND 1, L_0x6000014f0f00, L_0x6000014f0d20, C4<1>, C4<1>;
L_0x600000ee08c0 .functor AND 1, L_0x600000ee09a0, L_0x6000014f0b40, C4<1>, C4<1>;
L_0x600000ee0850 .functor XOR 1, L_0x600000ee09a0, L_0x6000014f0b40, C4<0>, C4<0>;
L_0x600000ee07e0 .functor OR 1, L_0x600000ee0930, L_0x600000ee08c0, C4<0>, C4<0>;
v0x6000016d4360_0 .net "a", 0 0, L_0x6000014f0f00;  1 drivers
v0x6000016d43f0_0 .net "b", 0 0, L_0x6000014f0d20;  1 drivers
v0x6000016d4480_0 .net "c_in", 0 0, L_0x6000014f0b40;  1 drivers
v0x6000016d4510_0 .net "c_out", 0 0, L_0x600000ee07e0;  1 drivers
v0x6000016d45a0_0 .net "c_out_2part", 0 0, L_0x600000ee08c0;  1 drivers
v0x6000016d4630_0 .net "g", 0 0, L_0x600000ee0930;  1 drivers
v0x6000016d46c0_0 .net "p", 0 0, L_0x600000ee09a0;  1 drivers
v0x6000016d4750_0 .net "sum", 0 0, L_0x600000ee0850;  1 drivers
S_0x144e677d0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e67dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee0d90 .functor XOR 1, L_0x6000014f0960, L_0x6000014f0780, C4<0>, C4<0>;
L_0x600000ee0d20 .functor AND 1, L_0x6000014f0960, L_0x6000014f0780, C4<1>, C4<1>;
L_0x600000ee0cb0 .functor AND 1, L_0x600000ee0d90, L_0x6000014f05a0, C4<1>, C4<1>;
L_0x600000ee0c40 .functor XOR 1, L_0x600000ee0d90, L_0x6000014f05a0, C4<0>, C4<0>;
L_0x600000ee0bd0 .functor OR 1, L_0x600000ee0d20, L_0x600000ee0cb0, C4<0>, C4<0>;
v0x6000016d47e0_0 .net "a", 0 0, L_0x6000014f0960;  1 drivers
v0x6000016d4870_0 .net "b", 0 0, L_0x6000014f0780;  1 drivers
v0x6000016d4900_0 .net "c_in", 0 0, L_0x6000014f05a0;  1 drivers
v0x6000016d4990_0 .net "c_out", 0 0, L_0x600000ee0bd0;  1 drivers
v0x6000016d4a20_0 .net "c_out_2part", 0 0, L_0x600000ee0cb0;  1 drivers
v0x6000016d4ab0_0 .net "g", 0 0, L_0x600000ee0d20;  1 drivers
v0x6000016d4b40_0 .net "p", 0 0, L_0x600000ee0d90;  1 drivers
v0x6000016d4bd0_0 .net "sum", 0 0, L_0x600000ee0c40;  1 drivers
S_0x144e649c0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e67dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee0b60 .functor XOR 1, L_0x6000014f1e00, L_0x6000014f1c20, C4<0>, C4<0>;
L_0x600000ee0770 .functor AND 1, L_0x6000014f1e00, L_0x6000014f1c20, C4<1>, C4<1>;
L_0x600000ee0700 .functor AND 1, L_0x600000ee0b60, L_0x6000014f1a40, C4<1>, C4<1>;
L_0x600000ee03f0 .functor XOR 1, L_0x600000ee0b60, L_0x6000014f1a40, C4<0>, C4<0>;
L_0x600000ee0380 .functor OR 1, L_0x600000ee0770, L_0x600000ee0700, C4<0>, C4<0>;
v0x6000016d4c60_0 .net "a", 0 0, L_0x6000014f1e00;  1 drivers
v0x6000016d4cf0_0 .net "b", 0 0, L_0x6000014f1c20;  1 drivers
v0x6000016d4d80_0 .net "c_in", 0 0, L_0x6000014f1a40;  1 drivers
v0x6000016d4e10_0 .net "c_out", 0 0, L_0x600000ee0380;  1 drivers
v0x6000016d4ea0_0 .net "c_out_2part", 0 0, L_0x600000ee0700;  1 drivers
v0x6000016d4f30_0 .net "g", 0 0, L_0x600000ee0770;  1 drivers
v0x6000016d4fc0_0 .net "p", 0 0, L_0x600000ee0b60;  1 drivers
v0x6000016d5050_0 .net "sum", 0 0, L_0x600000ee03f0;  1 drivers
S_0x144e64b30 .scope module, "idut1" "CLA_adder_4" 5 38, 6 1 0, S_0x144e686b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ee0150 .functor OR 1, L_0x6000014f2b20, L_0x6000014f2940, C4<0>, C4<0>;
L_0x600000ee00e0 .functor OR 1, L_0x6000014f2760, L_0x6000014f2580, C4<0>, C4<0>;
L_0x600000ee0690 .functor OR 1, L_0x6000014f23a0, L_0x6000014f3c00, C4<0>, C4<0>;
L_0x600000ee0620 .functor OR 1, L_0x6000014f3840, L_0x6000014f3660, C4<0>, C4<0>;
L_0x600000ee05b0 .functor AND 1, L_0x6000014f3480, L_0x6000014f32a0, C4<1>, C4<1>;
L_0x600000ee04d0 .functor AND 1, L_0x6000014f21c0, L_0x6000014f1fe0, C4<1>, C4<1>;
L_0x600000ee0540 .functor AND 1, L_0x6000014f0140, L_0x6000014f00a0, C4<1>, C4<1>;
L_0x600000ee0460 .functor AND 1, L_0x6000014e7de0, L_0x6000014e7c00, C4<1>, C4<1>;
L_0x600000ee0070 .functor AND 1, L_0x6000014e6b20, L_0x6000014e2d00, C4<1>, C4<1>;
L_0x600000ee0000 .functor OR 1, L_0x6000014e6ee0, L_0x600000ee0070, C4<0>, C4<0>;
L_0x600000ee2760 .functor AND 1, L_0x6000014e6580, L_0x6000014e2d00, C4<1>, C4<1>;
L_0x600000ee27d0 .functor OR 1, L_0x6000014e6760, L_0x600000ee2760, C4<0>, C4<0>;
L_0x600000ee2840 .functor AND 1, L_0x6000014e6d00, L_0x600000ee27d0, C4<1>, C4<1>;
L_0x600000ee2920 .functor OR 1, L_0x6000014e6940, L_0x600000ee2840, C4<0>, C4<0>;
L_0x600000ee2990 .functor AND 1, L_0x6000014e61c0, L_0x6000014e7a20, C4<1>, C4<1>;
L_0x600000ee28b0 .functor AND 1, L_0x6000014e7480, L_0x6000014e2d00, C4<1>, C4<1>;
L_0x600000ee2a00 .functor OR 1, L_0x6000014e7660, L_0x600000ee28b0, C4<0>, C4<0>;
L_0x600000ee2a70 .functor AND 1, L_0x6000014e7840, L_0x600000ee2a00, C4<1>, C4<1>;
L_0x600000ee2ae0 .functor OR 1, L_0x600000ee2990, L_0x600000ee2a70, C4<0>, C4<0>;
L_0x600000ee2b50 .functor OR 1, L_0x6000014e63a0, L_0x600000ee2ae0, C4<0>, C4<0>;
L_0x600000ee2bc0 .functor AND 1, L_0x6000014e4f00, L_0x6000014e4d20, C4<1>, C4<1>;
L_0x600000ee2c30 .functor AND 1, L_0x6000014e4960, L_0x6000014e2d00, C4<1>, C4<1>;
L_0x600000ee2ca0 .functor OR 1, L_0x6000014e4b40, L_0x600000ee2c30, C4<0>, C4<0>;
L_0x600000ee2d10 .functor AND 1, L_0x6000014e72a0, L_0x600000ee2ca0, C4<1>, C4<1>;
L_0x600000ee2d80 .functor OR 1, L_0x600000ee2bc0, L_0x600000ee2d10, C4<0>, C4<0>;
L_0x600000ee2df0 .functor OR 1, L_0x6000014e50e0, L_0x600000ee2d80, C4<0>, C4<0>;
L_0x600000ee2e60 .functor AND 1, L_0x6000014e5e00, L_0x600000ee2df0, C4<1>, C4<1>;
L_0x600000ee2ed0 .functor OR 1, L_0x6000014e5fe0, L_0x600000ee2e60, C4<0>, C4<0>;
L_0x600000ee2f40 .functor AND 1, L_0x6000014e4780, L_0x6000014e45a0, C4<1>, C4<1>;
L_0x600000ee2fb0 .functor AND 1, L_0x600000ee2f40, L_0x6000014e43c0, C4<1>, C4<1>;
L_0x600000ee3020 .functor AND 1, L_0x600000ee2fb0, L_0x6000014e5c20, C4<1>, C4<1>;
L_0x600000ee3950 .functor XNOR 1, L_0x6000014e1fe0, L_0x6000014e1e00, C4<0>, C4<0>;
L_0x600000ee39c0 .functor XOR 1, L_0x6000014e3660, L_0x6000014e3480, C4<0>, C4<0>;
L_0x600000ee3a30 .functor AND 1, L_0x600000ee3950, L_0x600000ee39c0, C4<1>, C4<1>;
v0x6000016d1440_0 .net "TG", 0 0, L_0x6000014e5a40;  1 drivers
v0x6000016d14d0_0 .net "TP", 0 0, L_0x600000ee3020;  1 drivers
v0x6000016d1560_0 .net *"_ivl_101", 0 0, L_0x6000014e7a20;  1 drivers
v0x6000016d15f0_0 .net *"_ivl_102", 0 0, L_0x600000ee2990;  1 drivers
v0x6000016d1680_0 .net *"_ivl_105", 0 0, L_0x6000014e7840;  1 drivers
v0x6000016d1710_0 .net *"_ivl_107", 0 0, L_0x6000014e7660;  1 drivers
v0x6000016d17a0_0 .net *"_ivl_109", 0 0, L_0x6000014e7480;  1 drivers
v0x6000016d1830_0 .net *"_ivl_11", 0 0, L_0x6000014f2760;  1 drivers
v0x6000016d18c0_0 .net *"_ivl_110", 0 0, L_0x600000ee28b0;  1 drivers
v0x6000016d1950_0 .net *"_ivl_112", 0 0, L_0x600000ee2a00;  1 drivers
v0x6000016d19e0_0 .net *"_ivl_114", 0 0, L_0x600000ee2a70;  1 drivers
v0x6000016d1a70_0 .net *"_ivl_116", 0 0, L_0x600000ee2ae0;  1 drivers
v0x6000016d1b00_0 .net *"_ivl_118", 0 0, L_0x600000ee2b50;  1 drivers
v0x6000016d1b90_0 .net *"_ivl_124", 0 0, L_0x6000014e5fe0;  1 drivers
v0x6000016d1c20_0 .net *"_ivl_126", 0 0, L_0x6000014e5e00;  1 drivers
v0x6000016d1cb0_0 .net *"_ivl_128", 0 0, L_0x6000014e50e0;  1 drivers
v0x6000016d1d40_0 .net *"_ivl_13", 0 0, L_0x6000014f2580;  1 drivers
v0x6000016d1dd0_0 .net *"_ivl_130", 0 0, L_0x6000014e4f00;  1 drivers
v0x6000016d1e60_0 .net *"_ivl_132", 0 0, L_0x6000014e4d20;  1 drivers
v0x6000016d1ef0_0 .net *"_ivl_133", 0 0, L_0x600000ee2bc0;  1 drivers
v0x6000016d1f80_0 .net *"_ivl_136", 0 0, L_0x6000014e72a0;  1 drivers
v0x6000016d2010_0 .net *"_ivl_138", 0 0, L_0x6000014e4b40;  1 drivers
v0x6000016d20a0_0 .net *"_ivl_14", 0 0, L_0x600000ee00e0;  1 drivers
v0x6000016d2130_0 .net *"_ivl_140", 0 0, L_0x6000014e4960;  1 drivers
v0x6000016d21c0_0 .net *"_ivl_141", 0 0, L_0x600000ee2c30;  1 drivers
v0x6000016d2250_0 .net *"_ivl_143", 0 0, L_0x600000ee2ca0;  1 drivers
v0x6000016d22e0_0 .net *"_ivl_145", 0 0, L_0x600000ee2d10;  1 drivers
v0x6000016d2370_0 .net *"_ivl_147", 0 0, L_0x600000ee2d80;  1 drivers
v0x6000016d2400_0 .net *"_ivl_149", 0 0, L_0x600000ee2df0;  1 drivers
v0x6000016d2490_0 .net *"_ivl_151", 0 0, L_0x600000ee2e60;  1 drivers
v0x6000016d2520_0 .net *"_ivl_153", 0 0, L_0x600000ee2ed0;  1 drivers
v0x6000016d25b0_0 .net *"_ivl_156", 0 0, L_0x6000014e4780;  1 drivers
v0x6000016d2640_0 .net *"_ivl_158", 0 0, L_0x6000014e45a0;  1 drivers
v0x6000016d26d0_0 .net *"_ivl_159", 0 0, L_0x600000ee2f40;  1 drivers
v0x6000016d2760_0 .net *"_ivl_162", 0 0, L_0x6000014e43c0;  1 drivers
v0x6000016d27f0_0 .net *"_ivl_163", 0 0, L_0x600000ee2fb0;  1 drivers
v0x6000016d2880_0 .net *"_ivl_166", 0 0, L_0x6000014e5c20;  1 drivers
v0x6000016d2910_0 .net *"_ivl_19", 0 0, L_0x6000014f23a0;  1 drivers
v0x6000016d29a0_0 .net *"_ivl_203", 0 0, L_0x6000014e1fe0;  1 drivers
v0x6000016d2a30_0 .net *"_ivl_205", 0 0, L_0x6000014e1e00;  1 drivers
v0x6000016d2ac0_0 .net *"_ivl_206", 0 0, L_0x600000ee3950;  1 drivers
v0x6000016d2b50_0 .net *"_ivl_209", 0 0, L_0x6000014e3660;  1 drivers
v0x6000016d2be0_0 .net *"_ivl_21", 0 0, L_0x6000014f3c00;  1 drivers
v0x6000016d2c70_0 .net *"_ivl_211", 0 0, L_0x6000014e3480;  1 drivers
v0x6000016d2d00_0 .net *"_ivl_212", 0 0, L_0x600000ee39c0;  1 drivers
v0x6000016d2d90_0 .net *"_ivl_22", 0 0, L_0x600000ee0690;  1 drivers
v0x6000016d2e20_0 .net *"_ivl_28", 0 0, L_0x6000014f3840;  1 drivers
v0x6000016d2eb0_0 .net *"_ivl_3", 0 0, L_0x6000014f2b20;  1 drivers
v0x6000016d2f40_0 .net *"_ivl_30", 0 0, L_0x6000014f3660;  1 drivers
v0x6000016d2fd0_0 .net *"_ivl_31", 0 0, L_0x600000ee0620;  1 drivers
v0x6000016d3060_0 .net *"_ivl_36", 0 0, L_0x6000014f3480;  1 drivers
v0x6000016d30f0_0 .net *"_ivl_38", 0 0, L_0x6000014f32a0;  1 drivers
v0x6000016d3180_0 .net *"_ivl_39", 0 0, L_0x600000ee05b0;  1 drivers
v0x6000016d3210_0 .net *"_ivl_44", 0 0, L_0x6000014f21c0;  1 drivers
v0x6000016d32a0_0 .net *"_ivl_46", 0 0, L_0x6000014f1fe0;  1 drivers
v0x6000016d3330_0 .net *"_ivl_47", 0 0, L_0x600000ee04d0;  1 drivers
v0x6000016d33c0_0 .net *"_ivl_5", 0 0, L_0x6000014f2940;  1 drivers
v0x6000016d3450_0 .net *"_ivl_52", 0 0, L_0x6000014f0140;  1 drivers
v0x6000016d34e0_0 .net *"_ivl_54", 0 0, L_0x6000014f00a0;  1 drivers
v0x6000016d3570_0 .net *"_ivl_55", 0 0, L_0x600000ee0540;  1 drivers
v0x6000016d3600_0 .net *"_ivl_6", 0 0, L_0x600000ee0150;  1 drivers
v0x6000016d3690_0 .net *"_ivl_61", 0 0, L_0x6000014e7de0;  1 drivers
v0x6000016d3720_0 .net *"_ivl_63", 0 0, L_0x6000014e7c00;  1 drivers
v0x6000016d37b0_0 .net *"_ivl_64", 0 0, L_0x600000ee0460;  1 drivers
v0x6000016d3840_0 .net *"_ivl_69", 0 0, L_0x6000014e6ee0;  1 drivers
v0x6000016d38d0_0 .net *"_ivl_71", 0 0, L_0x6000014e6b20;  1 drivers
v0x6000016d3960_0 .net *"_ivl_72", 0 0, L_0x600000ee0070;  1 drivers
v0x6000016d39f0_0 .net *"_ivl_74", 0 0, L_0x600000ee0000;  1 drivers
v0x6000016d3a80_0 .net *"_ivl_79", 0 0, L_0x6000014e6940;  1 drivers
v0x6000016d3b10_0 .net *"_ivl_81", 0 0, L_0x6000014e6d00;  1 drivers
v0x6000016d3ba0_0 .net *"_ivl_83", 0 0, L_0x6000014e6760;  1 drivers
v0x6000016d3c30_0 .net *"_ivl_85", 0 0, L_0x6000014e6580;  1 drivers
v0x6000016d3cc0_0 .net *"_ivl_86", 0 0, L_0x600000ee2760;  1 drivers
v0x6000016d3d50_0 .net *"_ivl_88", 0 0, L_0x600000ee27d0;  1 drivers
v0x6000016d3de0_0 .net *"_ivl_90", 0 0, L_0x600000ee2840;  1 drivers
v0x6000016d3e70_0 .net *"_ivl_92", 0 0, L_0x600000ee2920;  1 drivers
v0x6000016d3f00_0 .net *"_ivl_97", 0 0, L_0x6000014e63a0;  1 drivers
v0x6000016dc000_0 .net *"_ivl_99", 0 0, L_0x6000014e61c0;  1 drivers
v0x6000016dc090_0 .net "a", 3 0, L_0x6000014e30c0;  1 drivers
v0x6000016dc120_0 .net "b", 3 0, L_0x6000014e2ee0;  1 drivers
v0x6000016dc1b0_0 .net "c_in", 0 0, L_0x6000014e2d00;  1 drivers
v0x6000016dc240_0 .net "carries", 3 0, L_0x6000014e70c0;  1 drivers
v0x6000016dc2d0_0 .net "cout", 0 0, L_0x6000014e32a0;  1 drivers
v0x6000016dc360_0 .net "g", 3 0, L_0x6000014f0000;  1 drivers
v0x6000016dc3f0_0 .net "ovfl", 0 0, L_0x600000ee3a30;  1 drivers
v0x6000016dc480_0 .net "p", 3 0, L_0x6000014f3a20;  1 drivers
v0x6000016dc510_0 .net "sum", 3 0, L_0x6000014e21c0;  1 drivers
L_0x6000014f2b20 .part L_0x6000014e30c0, 0, 1;
L_0x6000014f2940 .part L_0x6000014e2ee0, 0, 1;
L_0x6000014f2760 .part L_0x6000014e30c0, 1, 1;
L_0x6000014f2580 .part L_0x6000014e2ee0, 1, 1;
L_0x6000014f23a0 .part L_0x6000014e30c0, 2, 1;
L_0x6000014f3c00 .part L_0x6000014e2ee0, 2, 1;
L_0x6000014f3a20 .concat8 [ 1 1 1 1], L_0x600000ee0150, L_0x600000ee00e0, L_0x600000ee0690, L_0x600000ee0620;
L_0x6000014f3840 .part L_0x6000014e30c0, 3, 1;
L_0x6000014f3660 .part L_0x6000014e2ee0, 3, 1;
L_0x6000014f3480 .part L_0x6000014e30c0, 0, 1;
L_0x6000014f32a0 .part L_0x6000014e2ee0, 0, 1;
L_0x6000014f21c0 .part L_0x6000014e30c0, 1, 1;
L_0x6000014f1fe0 .part L_0x6000014e2ee0, 1, 1;
L_0x6000014f0140 .part L_0x6000014e30c0, 2, 1;
L_0x6000014f00a0 .part L_0x6000014e2ee0, 2, 1;
L_0x6000014f0000 .concat8 [ 1 1 1 1], L_0x600000ee05b0, L_0x600000ee04d0, L_0x600000ee0540, L_0x600000ee0460;
L_0x6000014e7de0 .part L_0x6000014e30c0, 3, 1;
L_0x6000014e7c00 .part L_0x6000014e2ee0, 3, 1;
L_0x6000014e6ee0 .part L_0x6000014f0000, 0, 1;
L_0x6000014e6b20 .part L_0x6000014f3a20, 0, 1;
L_0x6000014e6940 .part L_0x6000014f0000, 1, 1;
L_0x6000014e6d00 .part L_0x6000014f3a20, 1, 1;
L_0x6000014e6760 .part L_0x6000014f0000, 0, 1;
L_0x6000014e6580 .part L_0x6000014f3a20, 0, 1;
L_0x6000014e63a0 .part L_0x6000014f0000, 2, 1;
L_0x6000014e61c0 .part L_0x6000014f3a20, 2, 1;
L_0x6000014e7a20 .part L_0x6000014f0000, 1, 1;
L_0x6000014e7840 .part L_0x6000014f3a20, 1, 1;
L_0x6000014e7660 .part L_0x6000014f0000, 0, 1;
L_0x6000014e7480 .part L_0x6000014f3a20, 0, 1;
L_0x6000014e70c0 .concat8 [ 1 1 1 1], L_0x600000ee0000, L_0x600000ee2920, L_0x600000ee2b50, L_0x600000ee2ed0;
L_0x6000014e5fe0 .part L_0x6000014f0000, 3, 1;
L_0x6000014e5e00 .part L_0x6000014f3a20, 3, 1;
L_0x6000014e50e0 .part L_0x6000014f0000, 2, 1;
L_0x6000014e4f00 .part L_0x6000014f3a20, 2, 1;
L_0x6000014e4d20 .part L_0x6000014f0000, 1, 1;
L_0x6000014e72a0 .part L_0x6000014f3a20, 1, 1;
L_0x6000014e4b40 .part L_0x6000014f0000, 0, 1;
L_0x6000014e4960 .part L_0x6000014f3a20, 0, 1;
L_0x6000014e4780 .part L_0x6000014f3a20, 0, 1;
L_0x6000014e45a0 .part L_0x6000014f3a20, 1, 1;
L_0x6000014e43c0 .part L_0x6000014f3a20, 2, 1;
L_0x6000014e5c20 .part L_0x6000014f3a20, 3, 1;
L_0x6000014e5a40 .part L_0x6000014e70c0, 3, 1;
L_0x6000014e5860 .part L_0x6000014e30c0, 0, 1;
L_0x6000014e5680 .part L_0x6000014e2ee0, 0, 1;
L_0x6000014e54a0 .part L_0x6000014e30c0, 1, 1;
L_0x6000014e52c0 .part L_0x6000014e2ee0, 1, 1;
L_0x6000014e41e0 .part L_0x6000014e70c0, 0, 1;
L_0x6000014e4000 .part L_0x6000014e30c0, 2, 1;
L_0x6000014e2b20 .part L_0x6000014e2ee0, 2, 1;
L_0x6000014e2940 .part L_0x6000014e70c0, 1, 1;
L_0x6000014e2760 .part L_0x6000014e30c0, 3, 1;
L_0x6000014e2580 .part L_0x6000014e2ee0, 3, 1;
L_0x6000014e23a0 .part L_0x6000014e70c0, 2, 1;
L_0x6000014e21c0 .concat8 [ 1 1 1 1], L_0x600000ee31e0, L_0x600000ee3410, L_0x600000ee3640, L_0x600000ee3870;
L_0x6000014e1fe0 .part L_0x6000014e2ee0, 3, 1;
L_0x6000014e1e00 .part L_0x6000014e30c0, 3, 1;
L_0x6000014e3660 .part L_0x6000014e21c0, 3, 1;
L_0x6000014e3480 .part L_0x6000014e30c0, 3, 1;
L_0x6000014e32a0 .part L_0x6000014e70c0, 3, 1;
S_0x144e66ef0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e64b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee3090 .functor XOR 1, L_0x6000014e5860, L_0x6000014e5680, C4<0>, C4<0>;
L_0x600000ee3100 .functor AND 1, L_0x6000014e5860, L_0x6000014e5680, C4<1>, C4<1>;
L_0x600000ee3170 .functor AND 1, L_0x600000ee3090, L_0x6000014e2d00, C4<1>, C4<1>;
L_0x600000ee31e0 .functor XOR 1, L_0x600000ee3090, L_0x6000014e2d00, C4<0>, C4<0>;
L_0x600000ee3250 .functor OR 1, L_0x600000ee3100, L_0x600000ee3170, C4<0>, C4<0>;
v0x6000016d0240_0 .net "a", 0 0, L_0x6000014e5860;  1 drivers
v0x6000016d02d0_0 .net "b", 0 0, L_0x6000014e5680;  1 drivers
v0x6000016d0360_0 .net "c_in", 0 0, L_0x6000014e2d00;  alias, 1 drivers
v0x6000016d03f0_0 .net "c_out", 0 0, L_0x600000ee3250;  1 drivers
v0x6000016d0480_0 .net "c_out_2part", 0 0, L_0x600000ee3170;  1 drivers
v0x6000016d0510_0 .net "g", 0 0, L_0x600000ee3100;  1 drivers
v0x6000016d05a0_0 .net "p", 0 0, L_0x600000ee3090;  1 drivers
v0x6000016d0630_0 .net "sum", 0 0, L_0x600000ee31e0;  1 drivers
S_0x144e67060 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e64b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee32c0 .functor XOR 1, L_0x6000014e54a0, L_0x6000014e52c0, C4<0>, C4<0>;
L_0x600000ee3330 .functor AND 1, L_0x6000014e54a0, L_0x6000014e52c0, C4<1>, C4<1>;
L_0x600000ee33a0 .functor AND 1, L_0x600000ee32c0, L_0x6000014e41e0, C4<1>, C4<1>;
L_0x600000ee3410 .functor XOR 1, L_0x600000ee32c0, L_0x6000014e41e0, C4<0>, C4<0>;
L_0x600000ee3480 .functor OR 1, L_0x600000ee3330, L_0x600000ee33a0, C4<0>, C4<0>;
v0x6000016d06c0_0 .net "a", 0 0, L_0x6000014e54a0;  1 drivers
v0x6000016d0750_0 .net "b", 0 0, L_0x6000014e52c0;  1 drivers
v0x6000016d07e0_0 .net "c_in", 0 0, L_0x6000014e41e0;  1 drivers
v0x6000016d0870_0 .net "c_out", 0 0, L_0x600000ee3480;  1 drivers
v0x6000016d0900_0 .net "c_out_2part", 0 0, L_0x600000ee33a0;  1 drivers
v0x6000016d0990_0 .net "g", 0 0, L_0x600000ee3330;  1 drivers
v0x6000016d0a20_0 .net "p", 0 0, L_0x600000ee32c0;  1 drivers
v0x6000016d0ab0_0 .net "sum", 0 0, L_0x600000ee3410;  1 drivers
S_0x144e66780 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e64b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee34f0 .functor XOR 1, L_0x6000014e4000, L_0x6000014e2b20, C4<0>, C4<0>;
L_0x600000ee3560 .functor AND 1, L_0x6000014e4000, L_0x6000014e2b20, C4<1>, C4<1>;
L_0x600000ee35d0 .functor AND 1, L_0x600000ee34f0, L_0x6000014e2940, C4<1>, C4<1>;
L_0x600000ee3640 .functor XOR 1, L_0x600000ee34f0, L_0x6000014e2940, C4<0>, C4<0>;
L_0x600000ee36b0 .functor OR 1, L_0x600000ee3560, L_0x600000ee35d0, C4<0>, C4<0>;
v0x6000016d0b40_0 .net "a", 0 0, L_0x6000014e4000;  1 drivers
v0x6000016d0bd0_0 .net "b", 0 0, L_0x6000014e2b20;  1 drivers
v0x6000016d0c60_0 .net "c_in", 0 0, L_0x6000014e2940;  1 drivers
v0x6000016d0cf0_0 .net "c_out", 0 0, L_0x600000ee36b0;  1 drivers
v0x6000016d0d80_0 .net "c_out_2part", 0 0, L_0x600000ee35d0;  1 drivers
v0x6000016d0e10_0 .net "g", 0 0, L_0x600000ee3560;  1 drivers
v0x6000016d0ea0_0 .net "p", 0 0, L_0x600000ee34f0;  1 drivers
v0x6000016d0f30_0 .net "sum", 0 0, L_0x600000ee3640;  1 drivers
S_0x144e668f0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e64b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee3720 .functor XOR 1, L_0x6000014e2760, L_0x6000014e2580, C4<0>, C4<0>;
L_0x600000ee3790 .functor AND 1, L_0x6000014e2760, L_0x6000014e2580, C4<1>, C4<1>;
L_0x600000ee3800 .functor AND 1, L_0x600000ee3720, L_0x6000014e23a0, C4<1>, C4<1>;
L_0x600000ee3870 .functor XOR 1, L_0x600000ee3720, L_0x6000014e23a0, C4<0>, C4<0>;
L_0x600000ee38e0 .functor OR 1, L_0x600000ee3790, L_0x600000ee3800, C4<0>, C4<0>;
v0x6000016d0fc0_0 .net "a", 0 0, L_0x6000014e2760;  1 drivers
v0x6000016d1050_0 .net "b", 0 0, L_0x6000014e2580;  1 drivers
v0x6000016d10e0_0 .net "c_in", 0 0, L_0x6000014e23a0;  1 drivers
v0x6000016d1170_0 .net "c_out", 0 0, L_0x600000ee38e0;  1 drivers
v0x6000016d1200_0 .net "c_out_2part", 0 0, L_0x600000ee3800;  1 drivers
v0x6000016d1290_0 .net "g", 0 0, L_0x600000ee3790;  1 drivers
v0x6000016d1320_0 .net "p", 0 0, L_0x600000ee3720;  1 drivers
v0x6000016d13b0_0 .net "sum", 0 0, L_0x600000ee3870;  1 drivers
S_0x144e66010 .scope module, "idut2" "CLA_adder_4" 5 48, 6 1 0, S_0x144e686b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ee01c0 .functor OR 1, L_0x6000014e1c20, L_0x6000014e1a40, C4<0>, C4<0>;
L_0x600000ee3aa0 .functor OR 1, L_0x6000014e0d20, L_0x6000014e0b40, C4<0>, C4<0>;
L_0x600000ee3b10 .functor OR 1, L_0x6000014e0960, L_0x6000014e0780, C4<0>, C4<0>;
L_0x600000ee3b80 .functor OR 1, L_0x6000014e03c0, L_0x6000014e01e0, C4<0>, C4<0>;
L_0x600000ee3bf0 .functor AND 1, L_0x6000014e0000, L_0x6000014e1860, C4<1>, C4<1>;
L_0x600000ee3cd0 .functor AND 1, L_0x6000014e1680, L_0x6000014e14a0, C4<1>, C4<1>;
L_0x600000ee3c60 .functor AND 1, L_0x6000014e12c0, L_0x6000014e10e0, C4<1>, C4<1>;
L_0x600000ee3d40 .functor AND 1, L_0x6000014e3de0, L_0x6000014e3c00, C4<1>, C4<1>;
L_0x600000ee3db0 .functor AND 1, L_0x6000014efde0, L_0x6000014e9e00, C4<1>, C4<1>;
L_0x600000ee3e20 .functor OR 1, L_0x6000014e3a20, L_0x600000ee3db0, C4<0>, C4<0>;
L_0x600000ee3e90 .functor AND 1, L_0x6000014ef660, L_0x6000014e9e00, C4<1>, C4<1>;
L_0x600000ee3f00 .functor OR 1, L_0x6000014ef840, L_0x600000ee3e90, C4<0>, C4<0>;
L_0x600000ee3f70 .functor AND 1, L_0x6000014efa20, L_0x600000ee3f00, C4<1>, C4<1>;
L_0x600000ee7c60 .functor OR 1, L_0x6000014efc00, L_0x600000ee3f70, C4<0>, C4<0>;
L_0x600000ee7bf0 .functor AND 1, L_0x6000014ee760, L_0x6000014ee580, C4<1>, C4<1>;
L_0x600000ee7cd0 .functor AND 1, L_0x6000014edfe0, L_0x6000014e9e00, C4<1>, C4<1>;
L_0x600000ee7b80 .functor OR 1, L_0x6000014ee1c0, L_0x600000ee7cd0, C4<0>, C4<0>;
L_0x600000ee7b10 .functor AND 1, L_0x6000014ee3a0, L_0x600000ee7b80, C4<1>, C4<1>;
L_0x600000ee7aa0 .functor OR 1, L_0x600000ee7bf0, L_0x600000ee7b10, C4<0>, C4<0>;
L_0x600000ee7a30 .functor OR 1, L_0x6000014ef480, L_0x600000ee7aa0, C4<0>, C4<0>;
L_0x600000ee79c0 .functor AND 1, L_0x6000014eeee0, L_0x6000014eed00, C4<1>, C4<1>;
L_0x600000ee7f70 .functor AND 1, L_0x6000014ee940, L_0x6000014e9e00, C4<1>, C4<1>;
L_0x600000ee7f00 .functor OR 1, L_0x6000014eeb20, L_0x600000ee7f70, C4<0>, C4<0>;
L_0x600000ee7e90 .functor AND 1, L_0x6000014ede00, L_0x600000ee7f00, C4<1>, C4<1>;
L_0x600000ee7e20 .functor OR 1, L_0x600000ee79c0, L_0x600000ee7e90, C4<0>, C4<0>;
L_0x600000ee7db0 .functor OR 1, L_0x6000014ef0c0, L_0x600000ee7e20, C4<0>, C4<0>;
L_0x600000ee7d40 .functor AND 1, L_0x6000014ef2a0, L_0x600000ee7db0, C4<1>, C4<1>;
L_0x600000ee7950 .functor OR 1, L_0x6000014eda40, L_0x600000ee7d40, C4<0>, C4<0>;
L_0x600000ee7870 .functor AND 1, L_0x6000014ed860, L_0x6000014ed680, C4<1>, C4<1>;
L_0x600000ee4bd0 .functor AND 1, L_0x600000ee7870, L_0x6000014ec960, C4<1>, C4<1>;
L_0x600000ee4b60 .functor AND 1, L_0x600000ee4bd0, L_0x6000014ec780, C4<1>, C4<1>;
L_0x600000ee8230 .functor XNOR 1, L_0x6000014eb840, L_0x6000014eb660, C4<0>, C4<0>;
L_0x600000ee81c0 .functor XOR 1, L_0x6000014eb480, L_0x6000014eb2a0, C4<0>, C4<0>;
L_0x600000ee8150 .functor AND 1, L_0x600000ee8230, L_0x600000ee81c0, C4<1>, C4<1>;
v0x6000016dd7a0_0 .net "TG", 0 0, L_0x6000014ec5a0;  1 drivers
v0x6000016dd830_0 .net "TP", 0 0, L_0x600000ee4b60;  1 drivers
v0x6000016dd8c0_0 .net *"_ivl_101", 0 0, L_0x6000014ee580;  1 drivers
v0x6000016dd950_0 .net *"_ivl_102", 0 0, L_0x600000ee7bf0;  1 drivers
v0x6000016dd9e0_0 .net *"_ivl_105", 0 0, L_0x6000014ee3a0;  1 drivers
v0x6000016dda70_0 .net *"_ivl_107", 0 0, L_0x6000014ee1c0;  1 drivers
v0x6000016ddb00_0 .net *"_ivl_109", 0 0, L_0x6000014edfe0;  1 drivers
v0x6000016ddb90_0 .net *"_ivl_11", 0 0, L_0x6000014e0d20;  1 drivers
v0x6000016ddc20_0 .net *"_ivl_110", 0 0, L_0x600000ee7cd0;  1 drivers
v0x6000016ddcb0_0 .net *"_ivl_112", 0 0, L_0x600000ee7b80;  1 drivers
v0x6000016ddd40_0 .net *"_ivl_114", 0 0, L_0x600000ee7b10;  1 drivers
v0x6000016dddd0_0 .net *"_ivl_116", 0 0, L_0x600000ee7aa0;  1 drivers
v0x6000016dde60_0 .net *"_ivl_118", 0 0, L_0x600000ee7a30;  1 drivers
v0x6000016ddef0_0 .net *"_ivl_124", 0 0, L_0x6000014eda40;  1 drivers
v0x6000016ddf80_0 .net *"_ivl_126", 0 0, L_0x6000014ef2a0;  1 drivers
v0x6000016de010_0 .net *"_ivl_128", 0 0, L_0x6000014ef0c0;  1 drivers
v0x6000016de0a0_0 .net *"_ivl_13", 0 0, L_0x6000014e0b40;  1 drivers
v0x6000016de130_0 .net *"_ivl_130", 0 0, L_0x6000014eeee0;  1 drivers
v0x6000016de1c0_0 .net *"_ivl_132", 0 0, L_0x6000014eed00;  1 drivers
v0x6000016de250_0 .net *"_ivl_133", 0 0, L_0x600000ee79c0;  1 drivers
v0x6000016de2e0_0 .net *"_ivl_136", 0 0, L_0x6000014ede00;  1 drivers
v0x6000016de370_0 .net *"_ivl_138", 0 0, L_0x6000014eeb20;  1 drivers
v0x6000016de400_0 .net *"_ivl_14", 0 0, L_0x600000ee3aa0;  1 drivers
v0x6000016de490_0 .net *"_ivl_140", 0 0, L_0x6000014ee940;  1 drivers
v0x6000016de520_0 .net *"_ivl_141", 0 0, L_0x600000ee7f70;  1 drivers
v0x6000016de5b0_0 .net *"_ivl_143", 0 0, L_0x600000ee7f00;  1 drivers
v0x6000016de640_0 .net *"_ivl_145", 0 0, L_0x600000ee7e90;  1 drivers
v0x6000016de6d0_0 .net *"_ivl_147", 0 0, L_0x600000ee7e20;  1 drivers
v0x6000016de760_0 .net *"_ivl_149", 0 0, L_0x600000ee7db0;  1 drivers
v0x6000016de7f0_0 .net *"_ivl_151", 0 0, L_0x600000ee7d40;  1 drivers
v0x6000016de880_0 .net *"_ivl_153", 0 0, L_0x600000ee7950;  1 drivers
v0x6000016de910_0 .net *"_ivl_156", 0 0, L_0x6000014ed860;  1 drivers
v0x6000016de9a0_0 .net *"_ivl_158", 0 0, L_0x6000014ed680;  1 drivers
v0x6000016dea30_0 .net *"_ivl_159", 0 0, L_0x600000ee7870;  1 drivers
v0x6000016deac0_0 .net *"_ivl_162", 0 0, L_0x6000014ec960;  1 drivers
v0x6000016deb50_0 .net *"_ivl_163", 0 0, L_0x600000ee4bd0;  1 drivers
v0x6000016debe0_0 .net *"_ivl_166", 0 0, L_0x6000014ec780;  1 drivers
v0x6000016dec70_0 .net *"_ivl_19", 0 0, L_0x6000014e0960;  1 drivers
v0x6000016ded00_0 .net *"_ivl_203", 0 0, L_0x6000014eb840;  1 drivers
v0x6000016ded90_0 .net *"_ivl_205", 0 0, L_0x6000014eb660;  1 drivers
v0x6000016dee20_0 .net *"_ivl_206", 0 0, L_0x600000ee8230;  1 drivers
v0x6000016deeb0_0 .net *"_ivl_209", 0 0, L_0x6000014eb480;  1 drivers
v0x6000016def40_0 .net *"_ivl_21", 0 0, L_0x6000014e0780;  1 drivers
v0x6000016defd0_0 .net *"_ivl_211", 0 0, L_0x6000014eb2a0;  1 drivers
v0x6000016df060_0 .net *"_ivl_212", 0 0, L_0x600000ee81c0;  1 drivers
v0x6000016df0f0_0 .net *"_ivl_22", 0 0, L_0x600000ee3b10;  1 drivers
v0x6000016df180_0 .net *"_ivl_28", 0 0, L_0x6000014e03c0;  1 drivers
v0x6000016df210_0 .net *"_ivl_3", 0 0, L_0x6000014e1c20;  1 drivers
v0x6000016df2a0_0 .net *"_ivl_30", 0 0, L_0x6000014e01e0;  1 drivers
v0x6000016df330_0 .net *"_ivl_31", 0 0, L_0x600000ee3b80;  1 drivers
v0x6000016df3c0_0 .net *"_ivl_36", 0 0, L_0x6000014e0000;  1 drivers
v0x6000016df450_0 .net *"_ivl_38", 0 0, L_0x6000014e1860;  1 drivers
v0x6000016df4e0_0 .net *"_ivl_39", 0 0, L_0x600000ee3bf0;  1 drivers
v0x6000016df570_0 .net *"_ivl_44", 0 0, L_0x6000014e1680;  1 drivers
v0x6000016df600_0 .net *"_ivl_46", 0 0, L_0x6000014e14a0;  1 drivers
v0x6000016df690_0 .net *"_ivl_47", 0 0, L_0x600000ee3cd0;  1 drivers
v0x6000016df720_0 .net *"_ivl_5", 0 0, L_0x6000014e1a40;  1 drivers
v0x6000016df7b0_0 .net *"_ivl_52", 0 0, L_0x6000014e12c0;  1 drivers
v0x6000016df840_0 .net *"_ivl_54", 0 0, L_0x6000014e10e0;  1 drivers
v0x6000016df8d0_0 .net *"_ivl_55", 0 0, L_0x600000ee3c60;  1 drivers
v0x6000016df960_0 .net *"_ivl_6", 0 0, L_0x600000ee01c0;  1 drivers
v0x6000016df9f0_0 .net *"_ivl_61", 0 0, L_0x6000014e3de0;  1 drivers
v0x6000016dfa80_0 .net *"_ivl_63", 0 0, L_0x6000014e3c00;  1 drivers
v0x6000016dfb10_0 .net *"_ivl_64", 0 0, L_0x600000ee3d40;  1 drivers
v0x6000016dfba0_0 .net *"_ivl_69", 0 0, L_0x6000014e3a20;  1 drivers
v0x6000016dfc30_0 .net *"_ivl_71", 0 0, L_0x6000014efde0;  1 drivers
v0x6000016dfcc0_0 .net *"_ivl_72", 0 0, L_0x600000ee3db0;  1 drivers
v0x6000016dfd50_0 .net *"_ivl_74", 0 0, L_0x600000ee3e20;  1 drivers
v0x6000016dfde0_0 .net *"_ivl_79", 0 0, L_0x6000014efc00;  1 drivers
v0x6000016dfe70_0 .net *"_ivl_81", 0 0, L_0x6000014efa20;  1 drivers
v0x6000016dff00_0 .net *"_ivl_83", 0 0, L_0x6000014ef840;  1 drivers
v0x6000016d8000_0 .net *"_ivl_85", 0 0, L_0x6000014ef660;  1 drivers
v0x6000016d8090_0 .net *"_ivl_86", 0 0, L_0x600000ee3e90;  1 drivers
v0x6000016d8120_0 .net *"_ivl_88", 0 0, L_0x600000ee3f00;  1 drivers
v0x6000016d81b0_0 .net *"_ivl_90", 0 0, L_0x600000ee3f70;  1 drivers
v0x6000016d8240_0 .net *"_ivl_92", 0 0, L_0x600000ee7c60;  1 drivers
v0x6000016d82d0_0 .net *"_ivl_97", 0 0, L_0x6000014ef480;  1 drivers
v0x6000016d8360_0 .net *"_ivl_99", 0 0, L_0x6000014ee760;  1 drivers
v0x6000016d83f0_0 .net "a", 3 0, L_0x6000014ea3a0;  1 drivers
v0x6000016d8480_0 .net "b", 3 0, L_0x6000014ea1c0;  1 drivers
v0x6000016d8510_0 .net "c_in", 0 0, L_0x6000014e9e00;  1 drivers
v0x6000016d85a0_0 .net "carries", 3 0, L_0x6000014edc20;  1 drivers
v0x6000016d8630_0 .net "cout", 0 0, L_0x6000014eb0c0;  1 drivers
v0x6000016d86c0_0 .net "g", 3 0, L_0x6000014e0f00;  1 drivers
v0x6000016d8750_0 .net "ovfl", 0 0, L_0x600000ee8150;  1 drivers
v0x6000016d87e0_0 .net "p", 3 0, L_0x6000014e05a0;  1 drivers
v0x6000016d8870_0 .net "sum", 3 0, L_0x6000014eba20;  1 drivers
L_0x6000014e1c20 .part L_0x6000014ea3a0, 0, 1;
L_0x6000014e1a40 .part L_0x6000014ea1c0, 0, 1;
L_0x6000014e0d20 .part L_0x6000014ea3a0, 1, 1;
L_0x6000014e0b40 .part L_0x6000014ea1c0, 1, 1;
L_0x6000014e0960 .part L_0x6000014ea3a0, 2, 1;
L_0x6000014e0780 .part L_0x6000014ea1c0, 2, 1;
L_0x6000014e05a0 .concat8 [ 1 1 1 1], L_0x600000ee01c0, L_0x600000ee3aa0, L_0x600000ee3b10, L_0x600000ee3b80;
L_0x6000014e03c0 .part L_0x6000014ea3a0, 3, 1;
L_0x6000014e01e0 .part L_0x6000014ea1c0, 3, 1;
L_0x6000014e0000 .part L_0x6000014ea3a0, 0, 1;
L_0x6000014e1860 .part L_0x6000014ea1c0, 0, 1;
L_0x6000014e1680 .part L_0x6000014ea3a0, 1, 1;
L_0x6000014e14a0 .part L_0x6000014ea1c0, 1, 1;
L_0x6000014e12c0 .part L_0x6000014ea3a0, 2, 1;
L_0x6000014e10e0 .part L_0x6000014ea1c0, 2, 1;
L_0x6000014e0f00 .concat8 [ 1 1 1 1], L_0x600000ee3bf0, L_0x600000ee3cd0, L_0x600000ee3c60, L_0x600000ee3d40;
L_0x6000014e3de0 .part L_0x6000014ea3a0, 3, 1;
L_0x6000014e3c00 .part L_0x6000014ea1c0, 3, 1;
L_0x6000014e3a20 .part L_0x6000014e0f00, 0, 1;
L_0x6000014efde0 .part L_0x6000014e05a0, 0, 1;
L_0x6000014efc00 .part L_0x6000014e0f00, 1, 1;
L_0x6000014efa20 .part L_0x6000014e05a0, 1, 1;
L_0x6000014ef840 .part L_0x6000014e0f00, 0, 1;
L_0x6000014ef660 .part L_0x6000014e05a0, 0, 1;
L_0x6000014ef480 .part L_0x6000014e0f00, 2, 1;
L_0x6000014ee760 .part L_0x6000014e05a0, 2, 1;
L_0x6000014ee580 .part L_0x6000014e0f00, 1, 1;
L_0x6000014ee3a0 .part L_0x6000014e05a0, 1, 1;
L_0x6000014ee1c0 .part L_0x6000014e0f00, 0, 1;
L_0x6000014edfe0 .part L_0x6000014e05a0, 0, 1;
L_0x6000014edc20 .concat8 [ 1 1 1 1], L_0x600000ee3e20, L_0x600000ee7c60, L_0x600000ee7a30, L_0x600000ee7950;
L_0x6000014eda40 .part L_0x6000014e0f00, 3, 1;
L_0x6000014ef2a0 .part L_0x6000014e05a0, 3, 1;
L_0x6000014ef0c0 .part L_0x6000014e0f00, 2, 1;
L_0x6000014eeee0 .part L_0x6000014e05a0, 2, 1;
L_0x6000014eed00 .part L_0x6000014e0f00, 1, 1;
L_0x6000014ede00 .part L_0x6000014e05a0, 1, 1;
L_0x6000014eeb20 .part L_0x6000014e0f00, 0, 1;
L_0x6000014ee940 .part L_0x6000014e05a0, 0, 1;
L_0x6000014ed860 .part L_0x6000014e05a0, 0, 1;
L_0x6000014ed680 .part L_0x6000014e05a0, 1, 1;
L_0x6000014ec960 .part L_0x6000014e05a0, 2, 1;
L_0x6000014ec780 .part L_0x6000014e05a0, 3, 1;
L_0x6000014ec5a0 .part L_0x6000014edc20, 3, 1;
L_0x6000014ec3c0 .part L_0x6000014ea3a0, 0, 1;
L_0x6000014ec1e0 .part L_0x6000014ea1c0, 0, 1;
L_0x6000014ec000 .part L_0x6000014ea3a0, 1, 1;
L_0x6000014ed4a0 .part L_0x6000014ea1c0, 1, 1;
L_0x6000014ed2c0 .part L_0x6000014edc20, 0, 1;
L_0x6000014ed0e0 .part L_0x6000014ea3a0, 2, 1;
L_0x6000014ecf00 .part L_0x6000014ea1c0, 2, 1;
L_0x6000014ecd20 .part L_0x6000014edc20, 1, 1;
L_0x6000014ecb40 .part L_0x6000014ea3a0, 3, 1;
L_0x6000014ebde0 .part L_0x6000014ea1c0, 3, 1;
L_0x6000014ebc00 .part L_0x6000014edc20, 2, 1;
L_0x6000014eba20 .concat8 [ 1 1 1 1], L_0x600000ef5ff0, L_0x600000ef5dc0, L_0x600000ef61b0, L_0x600000ee8310;
L_0x6000014eb840 .part L_0x6000014ea1c0, 3, 1;
L_0x6000014eb660 .part L_0x6000014ea3a0, 3, 1;
L_0x6000014eb480 .part L_0x6000014eba20, 3, 1;
L_0x6000014eb2a0 .part L_0x6000014ea3a0, 3, 1;
L_0x6000014eb0c0 .part L_0x6000014edc20, 3, 1;
S_0x144e66180 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e66010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ee4af0 .functor XOR 1, L_0x6000014ec3c0, L_0x6000014ec1e0, C4<0>, C4<0>;
L_0x600000ef60d0 .functor AND 1, L_0x6000014ec3c0, L_0x6000014ec1e0, C4<1>, C4<1>;
L_0x600000ef6060 .functor AND 1, L_0x600000ee4af0, L_0x6000014e9e00, C4<1>, C4<1>;
L_0x600000ef5ff0 .functor XOR 1, L_0x600000ee4af0, L_0x6000014e9e00, C4<0>, C4<0>;
L_0x600000ef5f80 .functor OR 1, L_0x600000ef60d0, L_0x600000ef6060, C4<0>, C4<0>;
v0x6000016dc5a0_0 .net "a", 0 0, L_0x6000014ec3c0;  1 drivers
v0x6000016dc630_0 .net "b", 0 0, L_0x6000014ec1e0;  1 drivers
v0x6000016dc6c0_0 .net "c_in", 0 0, L_0x6000014e9e00;  alias, 1 drivers
v0x6000016dc750_0 .net "c_out", 0 0, L_0x600000ef5f80;  1 drivers
v0x6000016dc7e0_0 .net "c_out_2part", 0 0, L_0x600000ef6060;  1 drivers
v0x6000016dc870_0 .net "g", 0 0, L_0x600000ef60d0;  1 drivers
v0x6000016dc900_0 .net "p", 0 0, L_0x600000ee4af0;  1 drivers
v0x6000016dc990_0 .net "sum", 0 0, L_0x600000ef5ff0;  1 drivers
S_0x144e658a0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e66010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ef5f10 .functor XOR 1, L_0x6000014ec000, L_0x6000014ed4a0, C4<0>, C4<0>;
L_0x600000ef5ea0 .functor AND 1, L_0x6000014ec000, L_0x6000014ed4a0, C4<1>, C4<1>;
L_0x600000ef5e30 .functor AND 1, L_0x600000ef5f10, L_0x6000014ed2c0, C4<1>, C4<1>;
L_0x600000ef5dc0 .functor XOR 1, L_0x600000ef5f10, L_0x6000014ed2c0, C4<0>, C4<0>;
L_0x600000ef6370 .functor OR 1, L_0x600000ef5ea0, L_0x600000ef5e30, C4<0>, C4<0>;
v0x6000016dca20_0 .net "a", 0 0, L_0x6000014ec000;  1 drivers
v0x6000016dcab0_0 .net "b", 0 0, L_0x6000014ed4a0;  1 drivers
v0x6000016dcb40_0 .net "c_in", 0 0, L_0x6000014ed2c0;  1 drivers
v0x6000016dcbd0_0 .net "c_out", 0 0, L_0x600000ef6370;  1 drivers
v0x6000016dcc60_0 .net "c_out_2part", 0 0, L_0x600000ef5e30;  1 drivers
v0x6000016dccf0_0 .net "g", 0 0, L_0x600000ef5ea0;  1 drivers
v0x6000016dcd80_0 .net "p", 0 0, L_0x600000ef5f10;  1 drivers
v0x6000016dce10_0 .net "sum", 0 0, L_0x600000ef5dc0;  1 drivers
S_0x144e65a10 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e66010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ef6300 .functor XOR 1, L_0x6000014ed0e0, L_0x6000014ecf00, C4<0>, C4<0>;
L_0x600000ef6290 .functor AND 1, L_0x6000014ed0e0, L_0x6000014ecf00, C4<1>, C4<1>;
L_0x600000ef6220 .functor AND 1, L_0x600000ef6300, L_0x6000014ecd20, C4<1>, C4<1>;
L_0x600000ef61b0 .functor XOR 1, L_0x600000ef6300, L_0x6000014ecd20, C4<0>, C4<0>;
L_0x600000ef6140 .functor OR 1, L_0x600000ef6290, L_0x600000ef6220, C4<0>, C4<0>;
v0x6000016dcea0_0 .net "a", 0 0, L_0x6000014ed0e0;  1 drivers
v0x6000016dcf30_0 .net "b", 0 0, L_0x6000014ecf00;  1 drivers
v0x6000016dcfc0_0 .net "c_in", 0 0, L_0x6000014ecd20;  1 drivers
v0x6000016dd050_0 .net "c_out", 0 0, L_0x600000ef6140;  1 drivers
v0x6000016dd0e0_0 .net "c_out_2part", 0 0, L_0x600000ef6220;  1 drivers
v0x6000016dd170_0 .net "g", 0 0, L_0x600000ef6290;  1 drivers
v0x6000016dd200_0 .net "p", 0 0, L_0x600000ef6300;  1 drivers
v0x6000016dd290_0 .net "sum", 0 0, L_0x600000ef61b0;  1 drivers
S_0x144e637b0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e66010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000ef5d50 .functor XOR 1, L_0x6000014ecb40, L_0x6000014ebde0, C4<0>, C4<0>;
L_0x600000ef5ce0 .functor AND 1, L_0x6000014ecb40, L_0x6000014ebde0, C4<1>, C4<1>;
L_0x600000ef4cb0 .functor AND 1, L_0x600000ef5d50, L_0x6000014ebc00, C4<1>, C4<1>;
L_0x600000ee8310 .functor XOR 1, L_0x600000ef5d50, L_0x6000014ebc00, C4<0>, C4<0>;
L_0x600000ee82a0 .functor OR 1, L_0x600000ef5ce0, L_0x600000ef4cb0, C4<0>, C4<0>;
v0x6000016dd320_0 .net "a", 0 0, L_0x6000014ecb40;  1 drivers
v0x6000016dd3b0_0 .net "b", 0 0, L_0x6000014ebde0;  1 drivers
v0x6000016dd440_0 .net "c_in", 0 0, L_0x6000014ebc00;  1 drivers
v0x6000016dd4d0_0 .net "c_out", 0 0, L_0x600000ee82a0;  1 drivers
v0x6000016dd560_0 .net "c_out_2part", 0 0, L_0x600000ef4cb0;  1 drivers
v0x6000016dd5f0_0 .net "g", 0 0, L_0x600000ef5ce0;  1 drivers
v0x6000016dd680_0 .net "p", 0 0, L_0x600000ef5d50;  1 drivers
v0x6000016dd710_0 .net "sum", 0 0, L_0x600000ee8310;  1 drivers
S_0x144e63920 .scope module, "idut3" "CLA_adder_4" 5 58, 6 1 0, S_0x144e686b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000ee80e0 .functor OR 1, L_0x6000014e9c20, L_0x6000014e9a40, C4<0>, C4<0>;
L_0x600000ee8070 .functor OR 1, L_0x6000014e9860, L_0x6000014e9680, C4<0>, C4<0>;
L_0x600000ee8000 .functor OR 1, L_0x6000014eaee0, L_0x6000014ead00, C4<0>, C4<0>;
L_0x600000ee85b0 .functor OR 1, L_0x6000014ea940, L_0x6000014ea760, C4<0>, C4<0>;
L_0x600000ee8540 .functor AND 1, L_0x6000014ea580, L_0x6000014e94a0, C4<1>, C4<1>;
L_0x600000ee8460 .functor AND 1, L_0x6000014e92c0, L_0x6000014e85a0, C4<1>, C4<1>;
L_0x600000ee84d0 .functor AND 1, L_0x6000014e83c0, L_0x6000014e81e0, C4<1>, C4<1>;
L_0x600000ee83f0 .functor AND 1, L_0x6000014e90e0, L_0x6000014e8f00, C4<1>, C4<1>;
L_0x600000ee8380 .functor AND 1, L_0x6000014e8960, L_0x6000014d1900, C4<1>, C4<1>;
L_0x600000ee8700 .functor OR 1, L_0x6000014e8d20, L_0x600000ee8380, C4<0>, C4<0>;
L_0x600000eec000 .functor AND 1, L_0x6000014d0000, L_0x6000014d1900, C4<1>, C4<1>;
L_0x600000eec070 .functor OR 1, L_0x6000014e3840, L_0x600000eec000, C4<0>, C4<0>;
L_0x600000eec0e0 .functor AND 1, L_0x6000014e8b40, L_0x600000eec070, C4<1>, C4<1>;
L_0x600000eec1c0 .functor OR 1, L_0x6000014e8780, L_0x600000eec0e0, C4<0>, C4<0>;
L_0x600000eec230 .functor AND 1, L_0x6000014d0140, L_0x6000014d01e0, C4<1>, C4<1>;
L_0x600000eec150 .functor AND 1, L_0x6000014d03c0, L_0x6000014d1900, C4<1>, C4<1>;
L_0x600000eec2a0 .functor OR 1, L_0x6000014d0320, L_0x600000eec150, C4<0>, C4<0>;
L_0x600000eec310 .functor AND 1, L_0x6000014d0280, L_0x600000eec2a0, C4<1>, C4<1>;
L_0x600000eec380 .functor OR 1, L_0x600000eec230, L_0x600000eec310, C4<0>, C4<0>;
L_0x600000eec3f0 .functor OR 1, L_0x6000014d00a0, L_0x600000eec380, C4<0>, C4<0>;
L_0x600000eec460 .functor AND 1, L_0x6000014d0780, L_0x6000014d0820, C4<1>, C4<1>;
L_0x600000eec4d0 .functor AND 1, L_0x6000014d0960, L_0x6000014d1900, C4<1>, C4<1>;
L_0x600000eec540 .functor OR 1, L_0x6000014d08c0, L_0x600000eec4d0, C4<0>, C4<0>;
L_0x600000eec5b0 .functor AND 1, L_0x6000014d0460, L_0x600000eec540, C4<1>, C4<1>;
L_0x600000eec620 .functor OR 1, L_0x600000eec460, L_0x600000eec5b0, C4<0>, C4<0>;
L_0x600000eec690 .functor OR 1, L_0x6000014d06e0, L_0x600000eec620, C4<0>, C4<0>;
L_0x600000eec700 .functor AND 1, L_0x6000014d0640, L_0x600000eec690, C4<1>, C4<1>;
L_0x600000eec770 .functor OR 1, L_0x6000014d05a0, L_0x600000eec700, C4<0>, C4<0>;
L_0x600000eec7e0 .functor AND 1, L_0x6000014d0a00, L_0x6000014d0aa0, C4<1>, C4<1>;
L_0x600000eec850 .functor AND 1, L_0x600000eec7e0, L_0x6000014d0b40, C4<1>, C4<1>;
L_0x600000eec8c0 .functor AND 1, L_0x600000eec850, L_0x6000014d0be0, C4<1>, C4<1>;
L_0x600000eed1f0 .functor XNOR 1, L_0x6000014d14a0, L_0x6000014d1540, C4<0>, C4<0>;
L_0x600000eed260 .functor XOR 1, L_0x6000014d15e0, L_0x6000014d1680, C4<0>, C4<0>;
L_0x600000eed2d0 .functor AND 1, L_0x600000eed1f0, L_0x600000eed260, C4<1>, C4<1>;
v0x6000016d9b00_0 .net "TG", 0 0, L_0x6000014d0c80;  1 drivers
v0x6000016d9b90_0 .net "TP", 0 0, L_0x600000eec8c0;  1 drivers
v0x6000016d9c20_0 .net *"_ivl_101", 0 0, L_0x6000014d01e0;  1 drivers
v0x6000016d9cb0_0 .net *"_ivl_102", 0 0, L_0x600000eec230;  1 drivers
v0x6000016d9d40_0 .net *"_ivl_105", 0 0, L_0x6000014d0280;  1 drivers
v0x6000016d9dd0_0 .net *"_ivl_107", 0 0, L_0x6000014d0320;  1 drivers
v0x6000016d9e60_0 .net *"_ivl_109", 0 0, L_0x6000014d03c0;  1 drivers
v0x6000016d9ef0_0 .net *"_ivl_11", 0 0, L_0x6000014e9860;  1 drivers
v0x6000016d9f80_0 .net *"_ivl_110", 0 0, L_0x600000eec150;  1 drivers
v0x6000016da010_0 .net *"_ivl_112", 0 0, L_0x600000eec2a0;  1 drivers
v0x6000016da0a0_0 .net *"_ivl_114", 0 0, L_0x600000eec310;  1 drivers
v0x6000016da130_0 .net *"_ivl_116", 0 0, L_0x600000eec380;  1 drivers
v0x6000016da1c0_0 .net *"_ivl_118", 0 0, L_0x600000eec3f0;  1 drivers
v0x6000016da250_0 .net *"_ivl_124", 0 0, L_0x6000014d05a0;  1 drivers
v0x6000016da2e0_0 .net *"_ivl_126", 0 0, L_0x6000014d0640;  1 drivers
v0x6000016da370_0 .net *"_ivl_128", 0 0, L_0x6000014d06e0;  1 drivers
v0x6000016da400_0 .net *"_ivl_13", 0 0, L_0x6000014e9680;  1 drivers
v0x6000016da490_0 .net *"_ivl_130", 0 0, L_0x6000014d0780;  1 drivers
v0x6000016da520_0 .net *"_ivl_132", 0 0, L_0x6000014d0820;  1 drivers
v0x6000016da5b0_0 .net *"_ivl_133", 0 0, L_0x600000eec460;  1 drivers
v0x6000016da640_0 .net *"_ivl_136", 0 0, L_0x6000014d0460;  1 drivers
v0x6000016da6d0_0 .net *"_ivl_138", 0 0, L_0x6000014d08c0;  1 drivers
v0x6000016da760_0 .net *"_ivl_14", 0 0, L_0x600000ee8070;  1 drivers
v0x6000016da7f0_0 .net *"_ivl_140", 0 0, L_0x6000014d0960;  1 drivers
v0x6000016da880_0 .net *"_ivl_141", 0 0, L_0x600000eec4d0;  1 drivers
v0x6000016da910_0 .net *"_ivl_143", 0 0, L_0x600000eec540;  1 drivers
v0x6000016da9a0_0 .net *"_ivl_145", 0 0, L_0x600000eec5b0;  1 drivers
v0x6000016daa30_0 .net *"_ivl_147", 0 0, L_0x600000eec620;  1 drivers
v0x6000016daac0_0 .net *"_ivl_149", 0 0, L_0x600000eec690;  1 drivers
v0x6000016dab50_0 .net *"_ivl_151", 0 0, L_0x600000eec700;  1 drivers
v0x6000016dabe0_0 .net *"_ivl_153", 0 0, L_0x600000eec770;  1 drivers
v0x6000016dac70_0 .net *"_ivl_156", 0 0, L_0x6000014d0a00;  1 drivers
v0x6000016dad00_0 .net *"_ivl_158", 0 0, L_0x6000014d0aa0;  1 drivers
v0x6000016dad90_0 .net *"_ivl_159", 0 0, L_0x600000eec7e0;  1 drivers
v0x6000016dae20_0 .net *"_ivl_162", 0 0, L_0x6000014d0b40;  1 drivers
v0x6000016daeb0_0 .net *"_ivl_163", 0 0, L_0x600000eec850;  1 drivers
v0x6000016daf40_0 .net *"_ivl_166", 0 0, L_0x6000014d0be0;  1 drivers
v0x6000016dafd0_0 .net *"_ivl_19", 0 0, L_0x6000014eaee0;  1 drivers
v0x6000016db060_0 .net *"_ivl_203", 0 0, L_0x6000014d14a0;  1 drivers
v0x6000016db0f0_0 .net *"_ivl_205", 0 0, L_0x6000014d1540;  1 drivers
v0x6000016db180_0 .net *"_ivl_206", 0 0, L_0x600000eed1f0;  1 drivers
v0x6000016db210_0 .net *"_ivl_209", 0 0, L_0x6000014d15e0;  1 drivers
v0x6000016db2a0_0 .net *"_ivl_21", 0 0, L_0x6000014ead00;  1 drivers
v0x6000016db330_0 .net *"_ivl_211", 0 0, L_0x6000014d1680;  1 drivers
v0x6000016db3c0_0 .net *"_ivl_212", 0 0, L_0x600000eed260;  1 drivers
v0x6000016db450_0 .net *"_ivl_22", 0 0, L_0x600000ee8000;  1 drivers
v0x6000016db4e0_0 .net *"_ivl_28", 0 0, L_0x6000014ea940;  1 drivers
v0x6000016db570_0 .net *"_ivl_3", 0 0, L_0x6000014e9c20;  1 drivers
v0x6000016db600_0 .net *"_ivl_30", 0 0, L_0x6000014ea760;  1 drivers
v0x6000016db690_0 .net *"_ivl_31", 0 0, L_0x600000ee85b0;  1 drivers
v0x6000016db720_0 .net *"_ivl_36", 0 0, L_0x6000014ea580;  1 drivers
v0x6000016db7b0_0 .net *"_ivl_38", 0 0, L_0x6000014e94a0;  1 drivers
v0x6000016db840_0 .net *"_ivl_39", 0 0, L_0x600000ee8540;  1 drivers
v0x6000016db8d0_0 .net *"_ivl_44", 0 0, L_0x6000014e92c0;  1 drivers
v0x6000016db960_0 .net *"_ivl_46", 0 0, L_0x6000014e85a0;  1 drivers
v0x6000016db9f0_0 .net *"_ivl_47", 0 0, L_0x600000ee8460;  1 drivers
v0x6000016dba80_0 .net *"_ivl_5", 0 0, L_0x6000014e9a40;  1 drivers
v0x6000016dbb10_0 .net *"_ivl_52", 0 0, L_0x6000014e83c0;  1 drivers
v0x6000016dbba0_0 .net *"_ivl_54", 0 0, L_0x6000014e81e0;  1 drivers
v0x6000016dbc30_0 .net *"_ivl_55", 0 0, L_0x600000ee84d0;  1 drivers
v0x6000016dbcc0_0 .net *"_ivl_6", 0 0, L_0x600000ee80e0;  1 drivers
v0x6000016dbd50_0 .net *"_ivl_61", 0 0, L_0x6000014e90e0;  1 drivers
v0x6000016dbde0_0 .net *"_ivl_63", 0 0, L_0x6000014e8f00;  1 drivers
v0x6000016dbe70_0 .net *"_ivl_64", 0 0, L_0x600000ee83f0;  1 drivers
v0x6000016dbf00_0 .net *"_ivl_69", 0 0, L_0x6000014e8d20;  1 drivers
v0x6000016c4000_0 .net *"_ivl_71", 0 0, L_0x6000014e8960;  1 drivers
v0x6000016c4090_0 .net *"_ivl_72", 0 0, L_0x600000ee8380;  1 drivers
v0x6000016c4120_0 .net *"_ivl_74", 0 0, L_0x600000ee8700;  1 drivers
v0x6000016c41b0_0 .net *"_ivl_79", 0 0, L_0x6000014e8780;  1 drivers
v0x6000016c4240_0 .net *"_ivl_81", 0 0, L_0x6000014e8b40;  1 drivers
v0x6000016c42d0_0 .net *"_ivl_83", 0 0, L_0x6000014e3840;  1 drivers
v0x6000016c4360_0 .net *"_ivl_85", 0 0, L_0x6000014d0000;  1 drivers
v0x6000016c43f0_0 .net *"_ivl_86", 0 0, L_0x600000eec000;  1 drivers
v0x6000016c4480_0 .net *"_ivl_88", 0 0, L_0x600000eec070;  1 drivers
v0x6000016c4510_0 .net *"_ivl_90", 0 0, L_0x600000eec0e0;  1 drivers
v0x6000016c45a0_0 .net *"_ivl_92", 0 0, L_0x600000eec1c0;  1 drivers
v0x6000016c4630_0 .net *"_ivl_97", 0 0, L_0x6000014d00a0;  1 drivers
v0x6000016c46c0_0 .net *"_ivl_99", 0 0, L_0x6000014d0140;  1 drivers
v0x6000016c4750_0 .net "a", 3 0, L_0x6000014d17c0;  1 drivers
v0x6000016c47e0_0 .net "b", 3 0, L_0x6000014d1860;  1 drivers
v0x6000016c4870_0 .net "c_in", 0 0, L_0x6000014d1900;  1 drivers
v0x6000016c4900_0 .net "carries", 3 0, L_0x6000014d0500;  1 drivers
v0x6000016c4990_0 .net "cout", 0 0, L_0x6000014d1720;  1 drivers
v0x6000016c4a20_0 .net "g", 3 0, L_0x6000014e8000;  1 drivers
v0x6000016c4ab0_0 .net "ovfl", 0 0, L_0x600000eed2d0;  1 drivers
v0x6000016c4b40_0 .net "p", 3 0, L_0x6000014eab20;  1 drivers
v0x6000016c4bd0_0 .net "sum", 3 0, L_0x6000014d1400;  1 drivers
L_0x6000014e9c20 .part L_0x6000014d17c0, 0, 1;
L_0x6000014e9a40 .part L_0x6000014d1860, 0, 1;
L_0x6000014e9860 .part L_0x6000014d17c0, 1, 1;
L_0x6000014e9680 .part L_0x6000014d1860, 1, 1;
L_0x6000014eaee0 .part L_0x6000014d17c0, 2, 1;
L_0x6000014ead00 .part L_0x6000014d1860, 2, 1;
L_0x6000014eab20 .concat8 [ 1 1 1 1], L_0x600000ee80e0, L_0x600000ee8070, L_0x600000ee8000, L_0x600000ee85b0;
L_0x6000014ea940 .part L_0x6000014d17c0, 3, 1;
L_0x6000014ea760 .part L_0x6000014d1860, 3, 1;
L_0x6000014ea580 .part L_0x6000014d17c0, 0, 1;
L_0x6000014e94a0 .part L_0x6000014d1860, 0, 1;
L_0x6000014e92c0 .part L_0x6000014d17c0, 1, 1;
L_0x6000014e85a0 .part L_0x6000014d1860, 1, 1;
L_0x6000014e83c0 .part L_0x6000014d17c0, 2, 1;
L_0x6000014e81e0 .part L_0x6000014d1860, 2, 1;
L_0x6000014e8000 .concat8 [ 1 1 1 1], L_0x600000ee8540, L_0x600000ee8460, L_0x600000ee84d0, L_0x600000ee83f0;
L_0x6000014e90e0 .part L_0x6000014d17c0, 3, 1;
L_0x6000014e8f00 .part L_0x6000014d1860, 3, 1;
L_0x6000014e8d20 .part L_0x6000014e8000, 0, 1;
L_0x6000014e8960 .part L_0x6000014eab20, 0, 1;
L_0x6000014e8780 .part L_0x6000014e8000, 1, 1;
L_0x6000014e8b40 .part L_0x6000014eab20, 1, 1;
L_0x6000014e3840 .part L_0x6000014e8000, 0, 1;
L_0x6000014d0000 .part L_0x6000014eab20, 0, 1;
L_0x6000014d00a0 .part L_0x6000014e8000, 2, 1;
L_0x6000014d0140 .part L_0x6000014eab20, 2, 1;
L_0x6000014d01e0 .part L_0x6000014e8000, 1, 1;
L_0x6000014d0280 .part L_0x6000014eab20, 1, 1;
L_0x6000014d0320 .part L_0x6000014e8000, 0, 1;
L_0x6000014d03c0 .part L_0x6000014eab20, 0, 1;
L_0x6000014d0500 .concat8 [ 1 1 1 1], L_0x600000ee8700, L_0x600000eec1c0, L_0x600000eec3f0, L_0x600000eec770;
L_0x6000014d05a0 .part L_0x6000014e8000, 3, 1;
L_0x6000014d0640 .part L_0x6000014eab20, 3, 1;
L_0x6000014d06e0 .part L_0x6000014e8000, 2, 1;
L_0x6000014d0780 .part L_0x6000014eab20, 2, 1;
L_0x6000014d0820 .part L_0x6000014e8000, 1, 1;
L_0x6000014d0460 .part L_0x6000014eab20, 1, 1;
L_0x6000014d08c0 .part L_0x6000014e8000, 0, 1;
L_0x6000014d0960 .part L_0x6000014eab20, 0, 1;
L_0x6000014d0a00 .part L_0x6000014eab20, 0, 1;
L_0x6000014d0aa0 .part L_0x6000014eab20, 1, 1;
L_0x6000014d0b40 .part L_0x6000014eab20, 2, 1;
L_0x6000014d0be0 .part L_0x6000014eab20, 3, 1;
L_0x6000014d0c80 .part L_0x6000014d0500, 3, 1;
L_0x6000014d0d20 .part L_0x6000014d17c0, 0, 1;
L_0x6000014d0dc0 .part L_0x6000014d1860, 0, 1;
L_0x6000014d0e60 .part L_0x6000014d17c0, 1, 1;
L_0x6000014d0f00 .part L_0x6000014d1860, 1, 1;
L_0x6000014d0fa0 .part L_0x6000014d0500, 0, 1;
L_0x6000014d1040 .part L_0x6000014d17c0, 2, 1;
L_0x6000014d10e0 .part L_0x6000014d1860, 2, 1;
L_0x6000014d1180 .part L_0x6000014d0500, 1, 1;
L_0x6000014d1220 .part L_0x6000014d17c0, 3, 1;
L_0x6000014d12c0 .part L_0x6000014d1860, 3, 1;
L_0x6000014d1360 .part L_0x6000014d0500, 2, 1;
L_0x6000014d1400 .concat8 [ 1 1 1 1], L_0x600000eeca80, L_0x600000eeccb0, L_0x600000eecee0, L_0x600000eed110;
L_0x6000014d14a0 .part L_0x6000014d1860, 3, 1;
L_0x6000014d1540 .part L_0x6000014d17c0, 3, 1;
L_0x6000014d15e0 .part L_0x6000014d1400, 3, 1;
L_0x6000014d1680 .part L_0x6000014d17c0, 3, 1;
L_0x6000014d1720 .part L_0x6000014d0500, 3, 1;
S_0x144e63040 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e63920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eec930 .functor XOR 1, L_0x6000014d0d20, L_0x6000014d0dc0, C4<0>, C4<0>;
L_0x600000eec9a0 .functor AND 1, L_0x6000014d0d20, L_0x6000014d0dc0, C4<1>, C4<1>;
L_0x600000eeca10 .functor AND 1, L_0x600000eec930, L_0x6000014d1900, C4<1>, C4<1>;
L_0x600000eeca80 .functor XOR 1, L_0x600000eec930, L_0x6000014d1900, C4<0>, C4<0>;
L_0x600000eecaf0 .functor OR 1, L_0x600000eec9a0, L_0x600000eeca10, C4<0>, C4<0>;
v0x6000016d8900_0 .net "a", 0 0, L_0x6000014d0d20;  1 drivers
v0x6000016d8990_0 .net "b", 0 0, L_0x6000014d0dc0;  1 drivers
v0x6000016d8a20_0 .net "c_in", 0 0, L_0x6000014d1900;  alias, 1 drivers
v0x6000016d8ab0_0 .net "c_out", 0 0, L_0x600000eecaf0;  1 drivers
v0x6000016d8b40_0 .net "c_out_2part", 0 0, L_0x600000eeca10;  1 drivers
v0x6000016d8bd0_0 .net "g", 0 0, L_0x600000eec9a0;  1 drivers
v0x6000016d8c60_0 .net "p", 0 0, L_0x600000eec930;  1 drivers
v0x6000016d8cf0_0 .net "sum", 0 0, L_0x600000eeca80;  1 drivers
S_0x144e631b0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e63920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eecb60 .functor XOR 1, L_0x6000014d0e60, L_0x6000014d0f00, C4<0>, C4<0>;
L_0x600000eecbd0 .functor AND 1, L_0x6000014d0e60, L_0x6000014d0f00, C4<1>, C4<1>;
L_0x600000eecc40 .functor AND 1, L_0x600000eecb60, L_0x6000014d0fa0, C4<1>, C4<1>;
L_0x600000eeccb0 .functor XOR 1, L_0x600000eecb60, L_0x6000014d0fa0, C4<0>, C4<0>;
L_0x600000eecd20 .functor OR 1, L_0x600000eecbd0, L_0x600000eecc40, C4<0>, C4<0>;
v0x6000016d8d80_0 .net "a", 0 0, L_0x6000014d0e60;  1 drivers
v0x6000016d8e10_0 .net "b", 0 0, L_0x6000014d0f00;  1 drivers
v0x6000016d8ea0_0 .net "c_in", 0 0, L_0x6000014d0fa0;  1 drivers
v0x6000016d8f30_0 .net "c_out", 0 0, L_0x600000eecd20;  1 drivers
v0x6000016d8fc0_0 .net "c_out_2part", 0 0, L_0x600000eecc40;  1 drivers
v0x6000016d9050_0 .net "g", 0 0, L_0x600000eecbd0;  1 drivers
v0x6000016d90e0_0 .net "p", 0 0, L_0x600000eecb60;  1 drivers
v0x6000016d9170_0 .net "sum", 0 0, L_0x600000eeccb0;  1 drivers
S_0x144e5d700 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e63920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eecd90 .functor XOR 1, L_0x6000014d1040, L_0x6000014d10e0, C4<0>, C4<0>;
L_0x600000eece00 .functor AND 1, L_0x6000014d1040, L_0x6000014d10e0, C4<1>, C4<1>;
L_0x600000eece70 .functor AND 1, L_0x600000eecd90, L_0x6000014d1180, C4<1>, C4<1>;
L_0x600000eecee0 .functor XOR 1, L_0x600000eecd90, L_0x6000014d1180, C4<0>, C4<0>;
L_0x600000eecf50 .functor OR 1, L_0x600000eece00, L_0x600000eece70, C4<0>, C4<0>;
v0x6000016d9200_0 .net "a", 0 0, L_0x6000014d1040;  1 drivers
v0x6000016d9290_0 .net "b", 0 0, L_0x6000014d10e0;  1 drivers
v0x6000016d9320_0 .net "c_in", 0 0, L_0x6000014d1180;  1 drivers
v0x6000016d93b0_0 .net "c_out", 0 0, L_0x600000eecf50;  1 drivers
v0x6000016d9440_0 .net "c_out_2part", 0 0, L_0x600000eece70;  1 drivers
v0x6000016d94d0_0 .net "g", 0 0, L_0x600000eece00;  1 drivers
v0x6000016d9560_0 .net "p", 0 0, L_0x600000eecd90;  1 drivers
v0x6000016d95f0_0 .net "sum", 0 0, L_0x600000eecee0;  1 drivers
S_0x144e5d870 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e63920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eecfc0 .functor XOR 1, L_0x6000014d1220, L_0x6000014d12c0, C4<0>, C4<0>;
L_0x600000eed030 .functor AND 1, L_0x6000014d1220, L_0x6000014d12c0, C4<1>, C4<1>;
L_0x600000eed0a0 .functor AND 1, L_0x600000eecfc0, L_0x6000014d1360, C4<1>, C4<1>;
L_0x600000eed110 .functor XOR 1, L_0x600000eecfc0, L_0x6000014d1360, C4<0>, C4<0>;
L_0x600000eed180 .functor OR 1, L_0x600000eed030, L_0x600000eed0a0, C4<0>, C4<0>;
v0x6000016d9680_0 .net "a", 0 0, L_0x6000014d1220;  1 drivers
v0x6000016d9710_0 .net "b", 0 0, L_0x6000014d12c0;  1 drivers
v0x6000016d97a0_0 .net "c_in", 0 0, L_0x6000014d1360;  1 drivers
v0x6000016d9830_0 .net "c_out", 0 0, L_0x600000eed180;  1 drivers
v0x6000016d98c0_0 .net "c_out_2part", 0 0, L_0x600000eed0a0;  1 drivers
v0x6000016d9950_0 .net "g", 0 0, L_0x600000eed030;  1 drivers
v0x6000016d99e0_0 .net "p", 0 0, L_0x600000eecfc0;  1 drivers
v0x6000016d9a70_0 .net "sum", 0 0, L_0x600000eed110;  1 drivers
S_0x144e62ad0 .scope module, "addimmd" "addsub_16bit" 14 32, 5 1 0, S_0x144e68540;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
L_0x600000eed490 .functor NOT 16, L_0x6000014d2260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380b02e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000eed500 .functor AND 1, L_0x6000014d23a0, L_0x1380b02e0, C4<1>, C4<1>;
L_0x600000eed570 .functor OR 1, L_0x6000014d2300, L_0x600000eed500, C4<0>, C4<0>;
L_0x600000eed5e0 .functor AND 1, L_0x6000014d24e0, L_0x6000014d2580, C4<1>, C4<1>;
L_0x600000eed650 .functor OR 1, L_0x6000014d2440, L_0x600000eed5e0, C4<0>, C4<0>;
L_0x600000eed6c0 .functor AND 1, L_0x6000014d26c0, L_0x6000014d2760, C4<1>, C4<1>;
L_0x600000eed730 .functor OR 1, L_0x6000014d2620, L_0x600000eed6c0, C4<0>, C4<0>;
L_0x600000eed7a0 .functor AND 1, L_0x6000014d2940, L_0x6000014d29e0, C4<1>, C4<1>;
L_0x600000eed810 .functor OR 1, L_0x6000014d28a0, L_0x600000eed7a0, C4<0>, C4<0>;
L_0x600000eb3790 .functor XNOR 1, L_0x6000014c4c80, L_0x6000014c4d20, C4<0>, C4<0>;
L_0x600000eb3800 .functor XOR 1, L_0x6000014c4dc0, L_0x6000014c4e60, C4<0>, C4<0>;
L_0x600000eb3870 .functor AND 1, L_0x600000eb3790, L_0x600000eb3800, C4<1>, C4<1>;
L_0x600000e97410 .functor BUFT 16, L_0x6000014d2260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000016b7060_0 .net *"_ivl_0", 15 0, L_0x600000eed490;  1 drivers
v0x6000016b70f0_0 .net *"_ivl_10", 0 0, L_0x600000eed500;  1 drivers
v0x6000016b7180_0 .net *"_ivl_101", 0 0, L_0x6000014c4c80;  1 drivers
v0x6000016b7210_0 .net *"_ivl_103", 0 0, L_0x6000014c4d20;  1 drivers
v0x6000016b72a0_0 .net *"_ivl_104", 0 0, L_0x600000eb3790;  1 drivers
v0x6000016b7330_0 .net *"_ivl_107", 0 0, L_0x6000014c4dc0;  1 drivers
v0x6000016b73c0_0 .net *"_ivl_109", 0 0, L_0x6000014c4e60;  1 drivers
v0x6000016b7450_0 .net *"_ivl_110", 0 0, L_0x600000eb3800;  1 drivers
v0x6000016b74e0_0 .net *"_ivl_115", 0 0, L_0x6000014c4f00;  1 drivers
L_0x1380b0250 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b7570_0 .net/2u *"_ivl_116", 15 0, L_0x1380b0250;  1 drivers
L_0x1380b0298 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000016b7600_0 .net/2u *"_ivl_118", 15 0, L_0x1380b0298;  1 drivers
v0x6000016b7690_0 .net *"_ivl_12", 0 0, L_0x600000eed570;  1 drivers
v0x6000016b7720_0 .net *"_ivl_120", 15 0, L_0x6000014c4fa0;  1 drivers
v0x6000016b77b0_0 .net *"_ivl_17", 0 0, L_0x6000014d2440;  1 drivers
v0x6000016b7840_0 .net *"_ivl_19", 0 0, L_0x6000014d24e0;  1 drivers
v0x6000016b78d0_0 .net *"_ivl_21", 0 0, L_0x6000014d2580;  1 drivers
v0x6000016b7960_0 .net *"_ivl_22", 0 0, L_0x600000eed5e0;  1 drivers
v0x6000016b79f0_0 .net *"_ivl_24", 0 0, L_0x600000eed650;  1 drivers
v0x6000016b7a80_0 .net *"_ivl_29", 0 0, L_0x6000014d2620;  1 drivers
v0x6000016b7b10_0 .net *"_ivl_31", 0 0, L_0x6000014d26c0;  1 drivers
v0x6000016b7ba0_0 .net *"_ivl_33", 0 0, L_0x6000014d2760;  1 drivers
v0x6000016b7c30_0 .net *"_ivl_34", 0 0, L_0x600000eed6c0;  1 drivers
v0x6000016b7cc0_0 .net *"_ivl_36", 0 0, L_0x600000eed730;  1 drivers
v0x6000016b7d50_0 .net *"_ivl_42", 0 0, L_0x6000014d28a0;  1 drivers
v0x6000016b7de0_0 .net *"_ivl_44", 0 0, L_0x6000014d2940;  1 drivers
v0x6000016b7e70_0 .net *"_ivl_46", 0 0, L_0x6000014d29e0;  1 drivers
v0x6000016b7f00_0 .net *"_ivl_47", 0 0, L_0x600000eed7a0;  1 drivers
v0x6000016b0000_0 .net *"_ivl_49", 0 0, L_0x600000eed810;  1 drivers
v0x6000016b0090_0 .net *"_ivl_7", 0 0, L_0x6000014d2300;  1 drivers
v0x6000016b0120_0 .net *"_ivl_9", 0 0, L_0x6000014d23a0;  1 drivers
v0x6000016b01b0_0 .net "a", 15 0, L_0x6000014d1f40;  alias, 1 drivers
v0x6000016b0240_0 .net "b", 15 0, L_0x6000014d2260;  alias, 1 drivers
v0x6000016b02d0_0 .net "b_in", 15 0, L_0x600000e97410;  1 drivers
v0x6000016b0360_0 .net "c", 3 0, L_0x6000014d2800;  1 drivers
v0x6000016b03f0_0 .net "c_in", 0 0, L_0x1380b02e0;  1 drivers
v0x6000016b0480_0 .net "ovfl", 0 0, L_0x600000eb3870;  1 drivers
v0x6000016b0510_0 .net "sum", 15 0, L_0x6000014c5040;  alias, 1 drivers
v0x6000016b05a0_0 .net "sum_temp", 15 0, L_0x6000014c4aa0;  1 drivers
v0x6000016b0630_0 .net "tg", 3 0, L_0x6000014c4b40;  1 drivers
v0x6000016b06c0_0 .net "tp", 3 0, L_0x6000014c4be0;  1 drivers
L_0x6000014d2300 .part L_0x6000014c4b40, 0, 1;
L_0x6000014d23a0 .part L_0x6000014c4be0, 0, 1;
L_0x6000014d2440 .part L_0x6000014c4b40, 1, 1;
L_0x6000014d24e0 .part L_0x6000014c4be0, 1, 1;
L_0x6000014d2580 .part L_0x6000014d2800, 0, 1;
L_0x6000014d2620 .part L_0x6000014c4b40, 2, 1;
L_0x6000014d26c0 .part L_0x6000014c4be0, 2, 1;
L_0x6000014d2760 .part L_0x6000014d2800, 1, 1;
L_0x6000014d2800 .concat8 [ 1 1 1 1], L_0x600000eed570, L_0x600000eed650, L_0x600000eed730, L_0x600000eed810;
L_0x6000014d28a0 .part L_0x6000014c4b40, 3, 1;
L_0x6000014d2940 .part L_0x6000014c4be0, 3, 1;
L_0x6000014d29e0 .part L_0x6000014d2800, 2, 1;
L_0x6000014dd0e0 .part L_0x6000014d1f40, 0, 4;
L_0x6000014dd180 .part L_0x600000e97410, 0, 4;
L_0x6000014df840 .part L_0x6000014d1f40, 4, 4;
L_0x6000014df8e0 .part L_0x600000e97410, 4, 4;
L_0x6000014df980 .part L_0x6000014d2800, 0, 1;
L_0x6000014d9fe0 .part L_0x6000014d1f40, 8, 4;
L_0x6000014da080 .part L_0x600000e97410, 8, 4;
L_0x6000014da1c0 .part L_0x6000014d2800, 1, 1;
L_0x6000014c48c0 .part L_0x6000014d1f40, 12, 4;
L_0x6000014c4960 .part L_0x600000e97410, 12, 4;
L_0x6000014c4a00 .part L_0x6000014d2800, 2, 1;
L_0x6000014c4aa0 .concat8 [ 4 4 4 4], L_0x6000014dcd20, L_0x6000014df480, L_0x6000014d9c20, L_0x6000014c4500;
L_0x6000014c4b40 .concat8 [ 1 1 1 1], L_0x6000014dc5a0, L_0x6000014ded00, L_0x6000014d94a0, L_0x6000014dbd40;
L_0x6000014c4be0 .concat8 [ 1 1 1 1], L_0x600000eee5a0, L_0x600000eefdb0, L_0x600000eb1570, L_0x600000eb2d10;
L_0x6000014c4c80 .part L_0x600000e97410, 15, 1;
L_0x6000014c4d20 .part L_0x6000014d1f40, 15, 1;
L_0x6000014c4dc0 .part L_0x6000014c4aa0, 15, 1;
L_0x6000014c4e60 .part L_0x600000e97410, 15, 1;
L_0x6000014c4f00 .part L_0x6000014d2800, 3, 1;
L_0x6000014c4fa0 .functor MUXZ 16, L_0x1380b0298, L_0x1380b0250, L_0x6000014c4f00, C4<>;
L_0x6000014c5040 .functor MUXZ 16, L_0x6000014c4aa0, L_0x6000014c4fa0, L_0x600000eb3870, C4<>;
S_0x144e62160 .scope module, "idut0" "CLA_adder_4" 5 27, 6 1 0, S_0x144e62ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eed880 .functor OR 1, L_0x6000014d2a80, L_0x6000014d2b20, C4<0>, C4<0>;
L_0x600000eed8f0 .functor OR 1, L_0x6000014d2bc0, L_0x6000014d2c60, C4<0>, C4<0>;
L_0x600000eed960 .functor OR 1, L_0x6000014d2d00, L_0x6000014d2da0, C4<0>, C4<0>;
L_0x600000eed9d0 .functor OR 1, L_0x6000014d2ee0, L_0x6000014d2f80, C4<0>, C4<0>;
L_0x600000eeda40 .functor AND 1, L_0x6000014d3020, L_0x6000014d30c0, C4<1>, C4<1>;
L_0x600000eedb20 .functor AND 1, L_0x6000014d3160, L_0x6000014d3200, C4<1>, C4<1>;
L_0x600000eedab0 .functor AND 1, L_0x6000014d32a0, L_0x6000014d3340, C4<1>, C4<1>;
L_0x600000eedb90 .functor AND 1, L_0x6000014d3480, L_0x6000014d3520, C4<1>, C4<1>;
L_0x600000eedc00 .functor AND 1, L_0x6000014d3700, L_0x1380b02e0, C4<1>, C4<1>;
L_0x600000eedc70 .functor OR 1, L_0x6000014d35c0, L_0x600000eedc00, C4<0>, C4<0>;
L_0x600000eedce0 .functor AND 1, L_0x6000014d38e0, L_0x1380b02e0, C4<1>, C4<1>;
L_0x600000eedd50 .functor OR 1, L_0x6000014d3840, L_0x600000eedce0, C4<0>, C4<0>;
L_0x600000eeddc0 .functor AND 1, L_0x6000014d3660, L_0x600000eedd50, C4<1>, C4<1>;
L_0x600000eedea0 .functor OR 1, L_0x6000014d37a0, L_0x600000eeddc0, C4<0>, C4<0>;
L_0x600000eedf10 .functor AND 1, L_0x6000014d3a20, L_0x6000014d3ac0, C4<1>, C4<1>;
L_0x600000eede30 .functor AND 1, L_0x6000014d3ca0, L_0x1380b02e0, C4<1>, C4<1>;
L_0x600000eedf80 .functor OR 1, L_0x6000014d3c00, L_0x600000eede30, C4<0>, C4<0>;
L_0x600000eedff0 .functor AND 1, L_0x6000014d3b60, L_0x600000eedf80, C4<1>, C4<1>;
L_0x600000eee060 .functor OR 1, L_0x600000eedf10, L_0x600000eedff0, C4<0>, C4<0>;
L_0x600000eee0d0 .functor OR 1, L_0x6000014d3980, L_0x600000eee060, C4<0>, C4<0>;
L_0x600000eee140 .functor AND 1, L_0x6000014dc000, L_0x6000014dc0a0, C4<1>, C4<1>;
L_0x600000eee1b0 .functor AND 1, L_0x6000014dc280, L_0x1380b02e0, C4<1>, C4<1>;
L_0x600000eee220 .functor OR 1, L_0x6000014dc1e0, L_0x600000eee1b0, C4<0>, C4<0>;
L_0x600000eee290 .functor AND 1, L_0x6000014dc140, L_0x600000eee220, C4<1>, C4<1>;
L_0x600000eee300 .functor OR 1, L_0x600000eee140, L_0x600000eee290, C4<0>, C4<0>;
L_0x600000eee370 .functor OR 1, L_0x6000014e9fe0, L_0x600000eee300, C4<0>, C4<0>;
L_0x600000eee3e0 .functor AND 1, L_0x6000014d3f20, L_0x600000eee370, C4<1>, C4<1>;
L_0x600000eee450 .functor OR 1, L_0x6000014d3e80, L_0x600000eee3e0, C4<0>, C4<0>;
L_0x600000eee4c0 .functor AND 1, L_0x6000014dc320, L_0x6000014dc3c0, C4<1>, C4<1>;
L_0x600000eee530 .functor AND 1, L_0x600000eee4c0, L_0x6000014dc460, C4<1>, C4<1>;
L_0x600000eee5a0 .functor AND 1, L_0x600000eee530, L_0x6000014dc500, C4<1>, C4<1>;
L_0x600000eeeed0 .functor XNOR 1, L_0x6000014dcdc0, L_0x6000014dce60, C4<0>, C4<0>;
L_0x600000eeef40 .functor XOR 1, L_0x6000014dcf00, L_0x6000014dcfa0, C4<0>, C4<0>;
L_0x600000eeefb0 .functor AND 1, L_0x600000eeeed0, L_0x600000eeef40, C4<1>, C4<1>;
v0x6000016c74e0_0 .net "TG", 0 0, L_0x6000014dc5a0;  1 drivers
v0x6000016c7570_0 .net "TP", 0 0, L_0x600000eee5a0;  1 drivers
v0x6000016c7600_0 .net *"_ivl_101", 0 0, L_0x6000014d3ac0;  1 drivers
v0x6000016c7690_0 .net *"_ivl_102", 0 0, L_0x600000eedf10;  1 drivers
v0x6000016c7720_0 .net *"_ivl_105", 0 0, L_0x6000014d3b60;  1 drivers
v0x6000016c77b0_0 .net *"_ivl_107", 0 0, L_0x6000014d3c00;  1 drivers
v0x6000016c7840_0 .net *"_ivl_109", 0 0, L_0x6000014d3ca0;  1 drivers
v0x6000016c78d0_0 .net *"_ivl_11", 0 0, L_0x6000014d2bc0;  1 drivers
v0x6000016c7960_0 .net *"_ivl_110", 0 0, L_0x600000eede30;  1 drivers
v0x6000016c79f0_0 .net *"_ivl_112", 0 0, L_0x600000eedf80;  1 drivers
v0x6000016c7a80_0 .net *"_ivl_114", 0 0, L_0x600000eedff0;  1 drivers
v0x6000016c7b10_0 .net *"_ivl_116", 0 0, L_0x600000eee060;  1 drivers
v0x6000016c7ba0_0 .net *"_ivl_118", 0 0, L_0x600000eee0d0;  1 drivers
v0x6000016c7c30_0 .net *"_ivl_124", 0 0, L_0x6000014d3e80;  1 drivers
v0x6000016c7cc0_0 .net *"_ivl_126", 0 0, L_0x6000014d3f20;  1 drivers
v0x6000016c7d50_0 .net *"_ivl_128", 0 0, L_0x6000014e9fe0;  1 drivers
v0x6000016c7de0_0 .net *"_ivl_13", 0 0, L_0x6000014d2c60;  1 drivers
v0x6000016c7e70_0 .net *"_ivl_130", 0 0, L_0x6000014dc000;  1 drivers
v0x6000016c7f00_0 .net *"_ivl_132", 0 0, L_0x6000014dc0a0;  1 drivers
v0x6000016c0000_0 .net *"_ivl_133", 0 0, L_0x600000eee140;  1 drivers
v0x6000016c0090_0 .net *"_ivl_136", 0 0, L_0x6000014dc140;  1 drivers
v0x6000016c0120_0 .net *"_ivl_138", 0 0, L_0x6000014dc1e0;  1 drivers
v0x6000016c01b0_0 .net *"_ivl_14", 0 0, L_0x600000eed8f0;  1 drivers
v0x6000016c0240_0 .net *"_ivl_140", 0 0, L_0x6000014dc280;  1 drivers
v0x6000016c02d0_0 .net *"_ivl_141", 0 0, L_0x600000eee1b0;  1 drivers
v0x6000016c0360_0 .net *"_ivl_143", 0 0, L_0x600000eee220;  1 drivers
v0x6000016c03f0_0 .net *"_ivl_145", 0 0, L_0x600000eee290;  1 drivers
v0x6000016c0480_0 .net *"_ivl_147", 0 0, L_0x600000eee300;  1 drivers
v0x6000016c0510_0 .net *"_ivl_149", 0 0, L_0x600000eee370;  1 drivers
v0x6000016c05a0_0 .net *"_ivl_151", 0 0, L_0x600000eee3e0;  1 drivers
v0x6000016c0630_0 .net *"_ivl_153", 0 0, L_0x600000eee450;  1 drivers
v0x6000016c06c0_0 .net *"_ivl_156", 0 0, L_0x6000014dc320;  1 drivers
v0x6000016c0750_0 .net *"_ivl_158", 0 0, L_0x6000014dc3c0;  1 drivers
v0x6000016c07e0_0 .net *"_ivl_159", 0 0, L_0x600000eee4c0;  1 drivers
v0x6000016c0870_0 .net *"_ivl_162", 0 0, L_0x6000014dc460;  1 drivers
v0x6000016c0900_0 .net *"_ivl_163", 0 0, L_0x600000eee530;  1 drivers
v0x6000016c0990_0 .net *"_ivl_166", 0 0, L_0x6000014dc500;  1 drivers
v0x6000016c0a20_0 .net *"_ivl_19", 0 0, L_0x6000014d2d00;  1 drivers
v0x6000016c0ab0_0 .net *"_ivl_203", 0 0, L_0x6000014dcdc0;  1 drivers
v0x6000016c0b40_0 .net *"_ivl_205", 0 0, L_0x6000014dce60;  1 drivers
v0x6000016c0bd0_0 .net *"_ivl_206", 0 0, L_0x600000eeeed0;  1 drivers
v0x6000016c0c60_0 .net *"_ivl_209", 0 0, L_0x6000014dcf00;  1 drivers
v0x6000016c0cf0_0 .net *"_ivl_21", 0 0, L_0x6000014d2da0;  1 drivers
v0x6000016c0d80_0 .net *"_ivl_211", 0 0, L_0x6000014dcfa0;  1 drivers
v0x6000016c0e10_0 .net *"_ivl_212", 0 0, L_0x600000eeef40;  1 drivers
v0x6000016c0ea0_0 .net *"_ivl_22", 0 0, L_0x600000eed960;  1 drivers
v0x6000016c0f30_0 .net *"_ivl_28", 0 0, L_0x6000014d2ee0;  1 drivers
v0x6000016c0fc0_0 .net *"_ivl_3", 0 0, L_0x6000014d2a80;  1 drivers
v0x6000016c1050_0 .net *"_ivl_30", 0 0, L_0x6000014d2f80;  1 drivers
v0x6000016c10e0_0 .net *"_ivl_31", 0 0, L_0x600000eed9d0;  1 drivers
v0x6000016c1170_0 .net *"_ivl_36", 0 0, L_0x6000014d3020;  1 drivers
v0x6000016c1200_0 .net *"_ivl_38", 0 0, L_0x6000014d30c0;  1 drivers
v0x6000016c1290_0 .net *"_ivl_39", 0 0, L_0x600000eeda40;  1 drivers
v0x6000016c1320_0 .net *"_ivl_44", 0 0, L_0x6000014d3160;  1 drivers
v0x6000016c13b0_0 .net *"_ivl_46", 0 0, L_0x6000014d3200;  1 drivers
v0x6000016c1440_0 .net *"_ivl_47", 0 0, L_0x600000eedb20;  1 drivers
v0x6000016c14d0_0 .net *"_ivl_5", 0 0, L_0x6000014d2b20;  1 drivers
v0x6000016c1560_0 .net *"_ivl_52", 0 0, L_0x6000014d32a0;  1 drivers
v0x6000016c15f0_0 .net *"_ivl_54", 0 0, L_0x6000014d3340;  1 drivers
v0x6000016c1680_0 .net *"_ivl_55", 0 0, L_0x600000eedab0;  1 drivers
v0x6000016c1710_0 .net *"_ivl_6", 0 0, L_0x600000eed880;  1 drivers
v0x6000016c17a0_0 .net *"_ivl_61", 0 0, L_0x6000014d3480;  1 drivers
v0x6000016c1830_0 .net *"_ivl_63", 0 0, L_0x6000014d3520;  1 drivers
v0x6000016c18c0_0 .net *"_ivl_64", 0 0, L_0x600000eedb90;  1 drivers
v0x6000016c1950_0 .net *"_ivl_69", 0 0, L_0x6000014d35c0;  1 drivers
v0x6000016c19e0_0 .net *"_ivl_71", 0 0, L_0x6000014d3700;  1 drivers
v0x6000016c1a70_0 .net *"_ivl_72", 0 0, L_0x600000eedc00;  1 drivers
v0x6000016c1b00_0 .net *"_ivl_74", 0 0, L_0x600000eedc70;  1 drivers
v0x6000016c1b90_0 .net *"_ivl_79", 0 0, L_0x6000014d37a0;  1 drivers
v0x6000016c1c20_0 .net *"_ivl_81", 0 0, L_0x6000014d3660;  1 drivers
v0x6000016c1cb0_0 .net *"_ivl_83", 0 0, L_0x6000014d3840;  1 drivers
v0x6000016c1d40_0 .net *"_ivl_85", 0 0, L_0x6000014d38e0;  1 drivers
v0x6000016c1dd0_0 .net *"_ivl_86", 0 0, L_0x600000eedce0;  1 drivers
v0x6000016c1e60_0 .net *"_ivl_88", 0 0, L_0x600000eedd50;  1 drivers
v0x6000016c1ef0_0 .net *"_ivl_90", 0 0, L_0x600000eeddc0;  1 drivers
v0x6000016c1f80_0 .net *"_ivl_92", 0 0, L_0x600000eedea0;  1 drivers
v0x6000016c2010_0 .net *"_ivl_97", 0 0, L_0x6000014d3980;  1 drivers
v0x6000016c20a0_0 .net *"_ivl_99", 0 0, L_0x6000014d3a20;  1 drivers
v0x6000016c2130_0 .net "a", 3 0, L_0x6000014dd0e0;  1 drivers
v0x6000016c21c0_0 .net "b", 3 0, L_0x6000014dd180;  1 drivers
v0x6000016c2250_0 .net "c_in", 0 0, L_0x1380b02e0;  alias, 1 drivers
v0x6000016c22e0_0 .net "carries", 3 0, L_0x6000014d3de0;  1 drivers
v0x6000016c2370_0 .net "cout", 0 0, L_0x6000014dd040;  1 drivers
v0x6000016c2400_0 .net "g", 3 0, L_0x6000014d33e0;  1 drivers
v0x6000016c2490_0 .net "ovfl", 0 0, L_0x600000eeefb0;  1 drivers
v0x6000016c2520_0 .net "p", 3 0, L_0x6000014d2e40;  1 drivers
v0x6000016c25b0_0 .net "sum", 3 0, L_0x6000014dcd20;  1 drivers
L_0x6000014d2a80 .part L_0x6000014dd0e0, 0, 1;
L_0x6000014d2b20 .part L_0x6000014dd180, 0, 1;
L_0x6000014d2bc0 .part L_0x6000014dd0e0, 1, 1;
L_0x6000014d2c60 .part L_0x6000014dd180, 1, 1;
L_0x6000014d2d00 .part L_0x6000014dd0e0, 2, 1;
L_0x6000014d2da0 .part L_0x6000014dd180, 2, 1;
L_0x6000014d2e40 .concat8 [ 1 1 1 1], L_0x600000eed880, L_0x600000eed8f0, L_0x600000eed960, L_0x600000eed9d0;
L_0x6000014d2ee0 .part L_0x6000014dd0e0, 3, 1;
L_0x6000014d2f80 .part L_0x6000014dd180, 3, 1;
L_0x6000014d3020 .part L_0x6000014dd0e0, 0, 1;
L_0x6000014d30c0 .part L_0x6000014dd180, 0, 1;
L_0x6000014d3160 .part L_0x6000014dd0e0, 1, 1;
L_0x6000014d3200 .part L_0x6000014dd180, 1, 1;
L_0x6000014d32a0 .part L_0x6000014dd0e0, 2, 1;
L_0x6000014d3340 .part L_0x6000014dd180, 2, 1;
L_0x6000014d33e0 .concat8 [ 1 1 1 1], L_0x600000eeda40, L_0x600000eedb20, L_0x600000eedab0, L_0x600000eedb90;
L_0x6000014d3480 .part L_0x6000014dd0e0, 3, 1;
L_0x6000014d3520 .part L_0x6000014dd180, 3, 1;
L_0x6000014d35c0 .part L_0x6000014d33e0, 0, 1;
L_0x6000014d3700 .part L_0x6000014d2e40, 0, 1;
L_0x6000014d37a0 .part L_0x6000014d33e0, 1, 1;
L_0x6000014d3660 .part L_0x6000014d2e40, 1, 1;
L_0x6000014d3840 .part L_0x6000014d33e0, 0, 1;
L_0x6000014d38e0 .part L_0x6000014d2e40, 0, 1;
L_0x6000014d3980 .part L_0x6000014d33e0, 2, 1;
L_0x6000014d3a20 .part L_0x6000014d2e40, 2, 1;
L_0x6000014d3ac0 .part L_0x6000014d33e0, 1, 1;
L_0x6000014d3b60 .part L_0x6000014d2e40, 1, 1;
L_0x6000014d3c00 .part L_0x6000014d33e0, 0, 1;
L_0x6000014d3ca0 .part L_0x6000014d2e40, 0, 1;
L_0x6000014d3de0 .concat8 [ 1 1 1 1], L_0x600000eedc70, L_0x600000eedea0, L_0x600000eee0d0, L_0x600000eee450;
L_0x6000014d3e80 .part L_0x6000014d33e0, 3, 1;
L_0x6000014d3f20 .part L_0x6000014d2e40, 3, 1;
L_0x6000014e9fe0 .part L_0x6000014d33e0, 2, 1;
L_0x6000014dc000 .part L_0x6000014d2e40, 2, 1;
L_0x6000014dc0a0 .part L_0x6000014d33e0, 1, 1;
L_0x6000014dc140 .part L_0x6000014d2e40, 1, 1;
L_0x6000014dc1e0 .part L_0x6000014d33e0, 0, 1;
L_0x6000014dc280 .part L_0x6000014d2e40, 0, 1;
L_0x6000014dc320 .part L_0x6000014d2e40, 0, 1;
L_0x6000014dc3c0 .part L_0x6000014d2e40, 1, 1;
L_0x6000014dc460 .part L_0x6000014d2e40, 2, 1;
L_0x6000014dc500 .part L_0x6000014d2e40, 3, 1;
L_0x6000014dc5a0 .part L_0x6000014d3de0, 3, 1;
L_0x6000014dc640 .part L_0x6000014dd0e0, 0, 1;
L_0x6000014dc6e0 .part L_0x6000014dd180, 0, 1;
L_0x6000014dc780 .part L_0x6000014dd0e0, 1, 1;
L_0x6000014dc820 .part L_0x6000014dd180, 1, 1;
L_0x6000014dc8c0 .part L_0x6000014d3de0, 0, 1;
L_0x6000014dc960 .part L_0x6000014dd0e0, 2, 1;
L_0x6000014dca00 .part L_0x6000014dd180, 2, 1;
L_0x6000014dcaa0 .part L_0x6000014d3de0, 1, 1;
L_0x6000014dcb40 .part L_0x6000014dd0e0, 3, 1;
L_0x6000014dcbe0 .part L_0x6000014dd180, 3, 1;
L_0x6000014dcc80 .part L_0x6000014d3de0, 2, 1;
L_0x6000014dcd20 .concat8 [ 1 1 1 1], L_0x600000eee760, L_0x600000eee990, L_0x600000eeebc0, L_0x600000eeedf0;
L_0x6000014dcdc0 .part L_0x6000014dd180, 3, 1;
L_0x6000014dce60 .part L_0x6000014dd0e0, 3, 1;
L_0x6000014dcf00 .part L_0x6000014dcd20, 3, 1;
L_0x6000014dcfa0 .part L_0x6000014dd0e0, 3, 1;
L_0x6000014dd040 .part L_0x6000014d3de0, 3, 1;
S_0x144e622d0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e62160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eee610 .functor XOR 1, L_0x6000014dc640, L_0x6000014dc6e0, C4<0>, C4<0>;
L_0x600000eee680 .functor AND 1, L_0x6000014dc640, L_0x6000014dc6e0, C4<1>, C4<1>;
L_0x600000eee6f0 .functor AND 1, L_0x600000eee610, L_0x1380b02e0, C4<1>, C4<1>;
L_0x600000eee760 .functor XOR 1, L_0x600000eee610, L_0x1380b02e0, C4<0>, C4<0>;
L_0x600000eee7d0 .functor OR 1, L_0x600000eee680, L_0x600000eee6f0, C4<0>, C4<0>;
v0x6000016c62e0_0 .net "a", 0 0, L_0x6000014dc640;  1 drivers
v0x6000016c6370_0 .net "b", 0 0, L_0x6000014dc6e0;  1 drivers
v0x6000016c6400_0 .net "c_in", 0 0, L_0x1380b02e0;  alias, 1 drivers
v0x6000016c6490_0 .net "c_out", 0 0, L_0x600000eee7d0;  1 drivers
v0x6000016c6520_0 .net "c_out_2part", 0 0, L_0x600000eee6f0;  1 drivers
v0x6000016c65b0_0 .net "g", 0 0, L_0x600000eee680;  1 drivers
v0x6000016c6640_0 .net "p", 0 0, L_0x600000eee610;  1 drivers
v0x6000016c66d0_0 .net "sum", 0 0, L_0x600000eee760;  1 drivers
S_0x144e619f0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e62160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eee840 .functor XOR 1, L_0x6000014dc780, L_0x6000014dc820, C4<0>, C4<0>;
L_0x600000eee8b0 .functor AND 1, L_0x6000014dc780, L_0x6000014dc820, C4<1>, C4<1>;
L_0x600000eee920 .functor AND 1, L_0x600000eee840, L_0x6000014dc8c0, C4<1>, C4<1>;
L_0x600000eee990 .functor XOR 1, L_0x600000eee840, L_0x6000014dc8c0, C4<0>, C4<0>;
L_0x600000eeea00 .functor OR 1, L_0x600000eee8b0, L_0x600000eee920, C4<0>, C4<0>;
v0x6000016c6760_0 .net "a", 0 0, L_0x6000014dc780;  1 drivers
v0x6000016c67f0_0 .net "b", 0 0, L_0x6000014dc820;  1 drivers
v0x6000016c6880_0 .net "c_in", 0 0, L_0x6000014dc8c0;  1 drivers
v0x6000016c6910_0 .net "c_out", 0 0, L_0x600000eeea00;  1 drivers
v0x6000016c69a0_0 .net "c_out_2part", 0 0, L_0x600000eee920;  1 drivers
v0x6000016c6a30_0 .net "g", 0 0, L_0x600000eee8b0;  1 drivers
v0x6000016c6ac0_0 .net "p", 0 0, L_0x600000eee840;  1 drivers
v0x6000016c6b50_0 .net "sum", 0 0, L_0x600000eee990;  1 drivers
S_0x144e61b60 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e62160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eeea70 .functor XOR 1, L_0x6000014dc960, L_0x6000014dca00, C4<0>, C4<0>;
L_0x600000eeeae0 .functor AND 1, L_0x6000014dc960, L_0x6000014dca00, C4<1>, C4<1>;
L_0x600000eeeb50 .functor AND 1, L_0x600000eeea70, L_0x6000014dcaa0, C4<1>, C4<1>;
L_0x600000eeebc0 .functor XOR 1, L_0x600000eeea70, L_0x6000014dcaa0, C4<0>, C4<0>;
L_0x600000eeec30 .functor OR 1, L_0x600000eeeae0, L_0x600000eeeb50, C4<0>, C4<0>;
v0x6000016c6be0_0 .net "a", 0 0, L_0x6000014dc960;  1 drivers
v0x6000016c6c70_0 .net "b", 0 0, L_0x6000014dca00;  1 drivers
v0x6000016c6d00_0 .net "c_in", 0 0, L_0x6000014dcaa0;  1 drivers
v0x6000016c6d90_0 .net "c_out", 0 0, L_0x600000eeec30;  1 drivers
v0x6000016c6e20_0 .net "c_out_2part", 0 0, L_0x600000eeeb50;  1 drivers
v0x6000016c6eb0_0 .net "g", 0 0, L_0x600000eeeae0;  1 drivers
v0x6000016c6f40_0 .net "p", 0 0, L_0x600000eeea70;  1 drivers
v0x6000016c6fd0_0 .net "sum", 0 0, L_0x600000eeebc0;  1 drivers
S_0x144e61280 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e62160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eeeca0 .functor XOR 1, L_0x6000014dcb40, L_0x6000014dcbe0, C4<0>, C4<0>;
L_0x600000eeed10 .functor AND 1, L_0x6000014dcb40, L_0x6000014dcbe0, C4<1>, C4<1>;
L_0x600000eeed80 .functor AND 1, L_0x600000eeeca0, L_0x6000014dcc80, C4<1>, C4<1>;
L_0x600000eeedf0 .functor XOR 1, L_0x600000eeeca0, L_0x6000014dcc80, C4<0>, C4<0>;
L_0x600000eeee60 .functor OR 1, L_0x600000eeed10, L_0x600000eeed80, C4<0>, C4<0>;
v0x6000016c7060_0 .net "a", 0 0, L_0x6000014dcb40;  1 drivers
v0x6000016c70f0_0 .net "b", 0 0, L_0x6000014dcbe0;  1 drivers
v0x6000016c7180_0 .net "c_in", 0 0, L_0x6000014dcc80;  1 drivers
v0x6000016c7210_0 .net "c_out", 0 0, L_0x600000eeee60;  1 drivers
v0x6000016c72a0_0 .net "c_out_2part", 0 0, L_0x600000eeed80;  1 drivers
v0x6000016c7330_0 .net "g", 0 0, L_0x600000eeed10;  1 drivers
v0x6000016c73c0_0 .net "p", 0 0, L_0x600000eeeca0;  1 drivers
v0x6000016c7450_0 .net "sum", 0 0, L_0x600000eeedf0;  1 drivers
S_0x144e613f0 .scope module, "idut1" "CLA_adder_4" 5 38, 6 1 0, S_0x144e62ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eef090 .functor OR 1, L_0x6000014dd220, L_0x6000014dd2c0, C4<0>, C4<0>;
L_0x600000eef100 .functor OR 1, L_0x6000014dd360, L_0x6000014dd400, C4<0>, C4<0>;
L_0x600000eef170 .functor OR 1, L_0x6000014dd4a0, L_0x6000014dd540, C4<0>, C4<0>;
L_0x600000eef1e0 .functor OR 1, L_0x6000014dd680, L_0x6000014dd720, C4<0>, C4<0>;
L_0x600000eef250 .functor AND 1, L_0x6000014dd7c0, L_0x6000014dd860, C4<1>, C4<1>;
L_0x600000eef330 .functor AND 1, L_0x6000014dd900, L_0x6000014dd9a0, C4<1>, C4<1>;
L_0x600000eef2c0 .functor AND 1, L_0x6000014dda40, L_0x6000014ddae0, C4<1>, C4<1>;
L_0x600000eef3a0 .functor AND 1, L_0x6000014ddc20, L_0x6000014ddcc0, C4<1>, C4<1>;
L_0x600000eef410 .functor AND 1, L_0x6000014ddea0, L_0x6000014df980, C4<1>, C4<1>;
L_0x600000eef480 .functor OR 1, L_0x6000014ddd60, L_0x600000eef410, C4<0>, C4<0>;
L_0x600000eef4f0 .functor AND 1, L_0x6000014de080, L_0x6000014df980, C4<1>, C4<1>;
L_0x600000eef560 .functor OR 1, L_0x6000014ddfe0, L_0x600000eef4f0, C4<0>, C4<0>;
L_0x600000eef5d0 .functor AND 1, L_0x6000014dde00, L_0x600000eef560, C4<1>, C4<1>;
L_0x600000eef6b0 .functor OR 1, L_0x6000014ddf40, L_0x600000eef5d0, C4<0>, C4<0>;
L_0x600000eef720 .functor AND 1, L_0x6000014de1c0, L_0x6000014de260, C4<1>, C4<1>;
L_0x600000eef640 .functor AND 1, L_0x6000014de440, L_0x6000014df980, C4<1>, C4<1>;
L_0x600000eef790 .functor OR 1, L_0x6000014de3a0, L_0x600000eef640, C4<0>, C4<0>;
L_0x600000eef800 .functor AND 1, L_0x6000014de300, L_0x600000eef790, C4<1>, C4<1>;
L_0x600000eef870 .functor OR 1, L_0x600000eef720, L_0x600000eef800, C4<0>, C4<0>;
L_0x600000eef8e0 .functor OR 1, L_0x6000014de120, L_0x600000eef870, C4<0>, C4<0>;
L_0x600000eef950 .functor AND 1, L_0x6000014de800, L_0x6000014de8a0, C4<1>, C4<1>;
L_0x600000eef9c0 .functor AND 1, L_0x6000014de9e0, L_0x6000014df980, C4<1>, C4<1>;
L_0x600000eefa30 .functor OR 1, L_0x6000014de940, L_0x600000eef9c0, C4<0>, C4<0>;
L_0x600000eefaa0 .functor AND 1, L_0x6000014de4e0, L_0x600000eefa30, C4<1>, C4<1>;
L_0x600000eefb10 .functor OR 1, L_0x600000eef950, L_0x600000eefaa0, C4<0>, C4<0>;
L_0x600000eefb80 .functor OR 1, L_0x6000014de760, L_0x600000eefb10, C4<0>, C4<0>;
L_0x600000eefbf0 .functor AND 1, L_0x6000014de6c0, L_0x600000eefb80, C4<1>, C4<1>;
L_0x600000eefc60 .functor OR 1, L_0x6000014de620, L_0x600000eefbf0, C4<0>, C4<0>;
L_0x600000eefcd0 .functor AND 1, L_0x6000014dea80, L_0x6000014deb20, C4<1>, C4<1>;
L_0x600000eefd40 .functor AND 1, L_0x600000eefcd0, L_0x6000014debc0, C4<1>, C4<1>;
L_0x600000eefdb0 .functor AND 1, L_0x600000eefd40, L_0x6000014dec60, C4<1>, C4<1>;
L_0x600000eb0700 .functor XNOR 1, L_0x6000014df520, L_0x6000014df5c0, C4<0>, C4<0>;
L_0x600000eb0770 .functor XOR 1, L_0x6000014df660, L_0x6000014df700, C4<0>, C4<0>;
L_0x600000eb07e0 .functor AND 1, L_0x600000eb0700, L_0x600000eb0770, C4<1>, C4<1>;
v0x6000016c3840_0 .net "TG", 0 0, L_0x6000014ded00;  1 drivers
v0x6000016c38d0_0 .net "TP", 0 0, L_0x600000eefdb0;  1 drivers
v0x6000016c3960_0 .net *"_ivl_101", 0 0, L_0x6000014de260;  1 drivers
v0x6000016c39f0_0 .net *"_ivl_102", 0 0, L_0x600000eef720;  1 drivers
v0x6000016c3a80_0 .net *"_ivl_105", 0 0, L_0x6000014de300;  1 drivers
v0x6000016c3b10_0 .net *"_ivl_107", 0 0, L_0x6000014de3a0;  1 drivers
v0x6000016c3ba0_0 .net *"_ivl_109", 0 0, L_0x6000014de440;  1 drivers
v0x6000016c3c30_0 .net *"_ivl_11", 0 0, L_0x6000014dd360;  1 drivers
v0x6000016c3cc0_0 .net *"_ivl_110", 0 0, L_0x600000eef640;  1 drivers
v0x6000016c3d50_0 .net *"_ivl_112", 0 0, L_0x600000eef790;  1 drivers
v0x6000016c3de0_0 .net *"_ivl_114", 0 0, L_0x600000eef800;  1 drivers
v0x6000016c3e70_0 .net *"_ivl_116", 0 0, L_0x600000eef870;  1 drivers
v0x6000016c3f00_0 .net *"_ivl_118", 0 0, L_0x600000eef8e0;  1 drivers
v0x6000016cc000_0 .net *"_ivl_124", 0 0, L_0x6000014de620;  1 drivers
v0x6000016cc090_0 .net *"_ivl_126", 0 0, L_0x6000014de6c0;  1 drivers
v0x6000016cc120_0 .net *"_ivl_128", 0 0, L_0x6000014de760;  1 drivers
v0x6000016cc1b0_0 .net *"_ivl_13", 0 0, L_0x6000014dd400;  1 drivers
v0x6000016cc240_0 .net *"_ivl_130", 0 0, L_0x6000014de800;  1 drivers
v0x6000016cc2d0_0 .net *"_ivl_132", 0 0, L_0x6000014de8a0;  1 drivers
v0x6000016cc360_0 .net *"_ivl_133", 0 0, L_0x600000eef950;  1 drivers
v0x6000016cc3f0_0 .net *"_ivl_136", 0 0, L_0x6000014de4e0;  1 drivers
v0x6000016cc480_0 .net *"_ivl_138", 0 0, L_0x6000014de940;  1 drivers
v0x6000016cc510_0 .net *"_ivl_14", 0 0, L_0x600000eef100;  1 drivers
v0x6000016cc5a0_0 .net *"_ivl_140", 0 0, L_0x6000014de9e0;  1 drivers
v0x6000016cc630_0 .net *"_ivl_141", 0 0, L_0x600000eef9c0;  1 drivers
v0x6000016cc6c0_0 .net *"_ivl_143", 0 0, L_0x600000eefa30;  1 drivers
v0x6000016cc750_0 .net *"_ivl_145", 0 0, L_0x600000eefaa0;  1 drivers
v0x6000016cc7e0_0 .net *"_ivl_147", 0 0, L_0x600000eefb10;  1 drivers
v0x6000016cc870_0 .net *"_ivl_149", 0 0, L_0x600000eefb80;  1 drivers
v0x6000016cc900_0 .net *"_ivl_151", 0 0, L_0x600000eefbf0;  1 drivers
v0x6000016cc990_0 .net *"_ivl_153", 0 0, L_0x600000eefc60;  1 drivers
v0x6000016cca20_0 .net *"_ivl_156", 0 0, L_0x6000014dea80;  1 drivers
v0x6000016ccab0_0 .net *"_ivl_158", 0 0, L_0x6000014deb20;  1 drivers
v0x6000016ccb40_0 .net *"_ivl_159", 0 0, L_0x600000eefcd0;  1 drivers
v0x6000016ccbd0_0 .net *"_ivl_162", 0 0, L_0x6000014debc0;  1 drivers
v0x6000016ccc60_0 .net *"_ivl_163", 0 0, L_0x600000eefd40;  1 drivers
v0x6000016cccf0_0 .net *"_ivl_166", 0 0, L_0x6000014dec60;  1 drivers
v0x6000016ccd80_0 .net *"_ivl_19", 0 0, L_0x6000014dd4a0;  1 drivers
v0x6000016cce10_0 .net *"_ivl_203", 0 0, L_0x6000014df520;  1 drivers
v0x6000016ccea0_0 .net *"_ivl_205", 0 0, L_0x6000014df5c0;  1 drivers
v0x6000016ccf30_0 .net *"_ivl_206", 0 0, L_0x600000eb0700;  1 drivers
v0x6000016ccfc0_0 .net *"_ivl_209", 0 0, L_0x6000014df660;  1 drivers
v0x6000016cd050_0 .net *"_ivl_21", 0 0, L_0x6000014dd540;  1 drivers
v0x6000016cd0e0_0 .net *"_ivl_211", 0 0, L_0x6000014df700;  1 drivers
v0x6000016cd170_0 .net *"_ivl_212", 0 0, L_0x600000eb0770;  1 drivers
v0x6000016cd200_0 .net *"_ivl_22", 0 0, L_0x600000eef170;  1 drivers
v0x6000016cd290_0 .net *"_ivl_28", 0 0, L_0x6000014dd680;  1 drivers
v0x6000016cd320_0 .net *"_ivl_3", 0 0, L_0x6000014dd220;  1 drivers
v0x6000016cd3b0_0 .net *"_ivl_30", 0 0, L_0x6000014dd720;  1 drivers
v0x6000016cd440_0 .net *"_ivl_31", 0 0, L_0x600000eef1e0;  1 drivers
v0x6000016cd4d0_0 .net *"_ivl_36", 0 0, L_0x6000014dd7c0;  1 drivers
v0x6000016cd560_0 .net *"_ivl_38", 0 0, L_0x6000014dd860;  1 drivers
v0x6000016cd5f0_0 .net *"_ivl_39", 0 0, L_0x600000eef250;  1 drivers
v0x6000016cd680_0 .net *"_ivl_44", 0 0, L_0x6000014dd900;  1 drivers
v0x6000016cd710_0 .net *"_ivl_46", 0 0, L_0x6000014dd9a0;  1 drivers
v0x6000016cd7a0_0 .net *"_ivl_47", 0 0, L_0x600000eef330;  1 drivers
v0x6000016cd830_0 .net *"_ivl_5", 0 0, L_0x6000014dd2c0;  1 drivers
v0x6000016cd8c0_0 .net *"_ivl_52", 0 0, L_0x6000014dda40;  1 drivers
v0x6000016cd950_0 .net *"_ivl_54", 0 0, L_0x6000014ddae0;  1 drivers
v0x6000016cd9e0_0 .net *"_ivl_55", 0 0, L_0x600000eef2c0;  1 drivers
v0x6000016cda70_0 .net *"_ivl_6", 0 0, L_0x600000eef090;  1 drivers
v0x6000016cdb00_0 .net *"_ivl_61", 0 0, L_0x6000014ddc20;  1 drivers
v0x6000016cdb90_0 .net *"_ivl_63", 0 0, L_0x6000014ddcc0;  1 drivers
v0x6000016cdc20_0 .net *"_ivl_64", 0 0, L_0x600000eef3a0;  1 drivers
v0x6000016cdcb0_0 .net *"_ivl_69", 0 0, L_0x6000014ddd60;  1 drivers
v0x6000016cdd40_0 .net *"_ivl_71", 0 0, L_0x6000014ddea0;  1 drivers
v0x6000016cddd0_0 .net *"_ivl_72", 0 0, L_0x600000eef410;  1 drivers
v0x6000016cde60_0 .net *"_ivl_74", 0 0, L_0x600000eef480;  1 drivers
v0x6000016cdef0_0 .net *"_ivl_79", 0 0, L_0x6000014ddf40;  1 drivers
v0x6000016cdf80_0 .net *"_ivl_81", 0 0, L_0x6000014dde00;  1 drivers
v0x6000016ce010_0 .net *"_ivl_83", 0 0, L_0x6000014ddfe0;  1 drivers
v0x6000016ce0a0_0 .net *"_ivl_85", 0 0, L_0x6000014de080;  1 drivers
v0x6000016ce130_0 .net *"_ivl_86", 0 0, L_0x600000eef4f0;  1 drivers
v0x6000016ce1c0_0 .net *"_ivl_88", 0 0, L_0x600000eef560;  1 drivers
v0x6000016ce250_0 .net *"_ivl_90", 0 0, L_0x600000eef5d0;  1 drivers
v0x6000016ce2e0_0 .net *"_ivl_92", 0 0, L_0x600000eef6b0;  1 drivers
v0x6000016ce370_0 .net *"_ivl_97", 0 0, L_0x6000014de120;  1 drivers
v0x6000016ce400_0 .net *"_ivl_99", 0 0, L_0x6000014de1c0;  1 drivers
v0x6000016ce490_0 .net "a", 3 0, L_0x6000014df840;  1 drivers
v0x6000016ce520_0 .net "b", 3 0, L_0x6000014df8e0;  1 drivers
v0x6000016ce5b0_0 .net "c_in", 0 0, L_0x6000014df980;  1 drivers
v0x6000016ce640_0 .net "carries", 3 0, L_0x6000014de580;  1 drivers
v0x6000016ce6d0_0 .net "cout", 0 0, L_0x6000014df7a0;  1 drivers
v0x6000016ce760_0 .net "g", 3 0, L_0x6000014ddb80;  1 drivers
v0x6000016ce7f0_0 .net "ovfl", 0 0, L_0x600000eb07e0;  1 drivers
v0x6000016ce880_0 .net "p", 3 0, L_0x6000014dd5e0;  1 drivers
v0x6000016ce910_0 .net "sum", 3 0, L_0x6000014df480;  1 drivers
L_0x6000014dd220 .part L_0x6000014df840, 0, 1;
L_0x6000014dd2c0 .part L_0x6000014df8e0, 0, 1;
L_0x6000014dd360 .part L_0x6000014df840, 1, 1;
L_0x6000014dd400 .part L_0x6000014df8e0, 1, 1;
L_0x6000014dd4a0 .part L_0x6000014df840, 2, 1;
L_0x6000014dd540 .part L_0x6000014df8e0, 2, 1;
L_0x6000014dd5e0 .concat8 [ 1 1 1 1], L_0x600000eef090, L_0x600000eef100, L_0x600000eef170, L_0x600000eef1e0;
L_0x6000014dd680 .part L_0x6000014df840, 3, 1;
L_0x6000014dd720 .part L_0x6000014df8e0, 3, 1;
L_0x6000014dd7c0 .part L_0x6000014df840, 0, 1;
L_0x6000014dd860 .part L_0x6000014df8e0, 0, 1;
L_0x6000014dd900 .part L_0x6000014df840, 1, 1;
L_0x6000014dd9a0 .part L_0x6000014df8e0, 1, 1;
L_0x6000014dda40 .part L_0x6000014df840, 2, 1;
L_0x6000014ddae0 .part L_0x6000014df8e0, 2, 1;
L_0x6000014ddb80 .concat8 [ 1 1 1 1], L_0x600000eef250, L_0x600000eef330, L_0x600000eef2c0, L_0x600000eef3a0;
L_0x6000014ddc20 .part L_0x6000014df840, 3, 1;
L_0x6000014ddcc0 .part L_0x6000014df8e0, 3, 1;
L_0x6000014ddd60 .part L_0x6000014ddb80, 0, 1;
L_0x6000014ddea0 .part L_0x6000014dd5e0, 0, 1;
L_0x6000014ddf40 .part L_0x6000014ddb80, 1, 1;
L_0x6000014dde00 .part L_0x6000014dd5e0, 1, 1;
L_0x6000014ddfe0 .part L_0x6000014ddb80, 0, 1;
L_0x6000014de080 .part L_0x6000014dd5e0, 0, 1;
L_0x6000014de120 .part L_0x6000014ddb80, 2, 1;
L_0x6000014de1c0 .part L_0x6000014dd5e0, 2, 1;
L_0x6000014de260 .part L_0x6000014ddb80, 1, 1;
L_0x6000014de300 .part L_0x6000014dd5e0, 1, 1;
L_0x6000014de3a0 .part L_0x6000014ddb80, 0, 1;
L_0x6000014de440 .part L_0x6000014dd5e0, 0, 1;
L_0x6000014de580 .concat8 [ 1 1 1 1], L_0x600000eef480, L_0x600000eef6b0, L_0x600000eef8e0, L_0x600000eefc60;
L_0x6000014de620 .part L_0x6000014ddb80, 3, 1;
L_0x6000014de6c0 .part L_0x6000014dd5e0, 3, 1;
L_0x6000014de760 .part L_0x6000014ddb80, 2, 1;
L_0x6000014de800 .part L_0x6000014dd5e0, 2, 1;
L_0x6000014de8a0 .part L_0x6000014ddb80, 1, 1;
L_0x6000014de4e0 .part L_0x6000014dd5e0, 1, 1;
L_0x6000014de940 .part L_0x6000014ddb80, 0, 1;
L_0x6000014de9e0 .part L_0x6000014dd5e0, 0, 1;
L_0x6000014dea80 .part L_0x6000014dd5e0, 0, 1;
L_0x6000014deb20 .part L_0x6000014dd5e0, 1, 1;
L_0x6000014debc0 .part L_0x6000014dd5e0, 2, 1;
L_0x6000014dec60 .part L_0x6000014dd5e0, 3, 1;
L_0x6000014ded00 .part L_0x6000014de580, 3, 1;
L_0x6000014deda0 .part L_0x6000014df840, 0, 1;
L_0x6000014dee40 .part L_0x6000014df8e0, 0, 1;
L_0x6000014deee0 .part L_0x6000014df840, 1, 1;
L_0x6000014def80 .part L_0x6000014df8e0, 1, 1;
L_0x6000014df020 .part L_0x6000014de580, 0, 1;
L_0x6000014df0c0 .part L_0x6000014df840, 2, 1;
L_0x6000014df160 .part L_0x6000014df8e0, 2, 1;
L_0x6000014df200 .part L_0x6000014de580, 1, 1;
L_0x6000014df2a0 .part L_0x6000014df840, 3, 1;
L_0x6000014df340 .part L_0x6000014df8e0, 3, 1;
L_0x6000014df3e0 .part L_0x6000014de580, 2, 1;
L_0x6000014df480 .concat8 [ 1 1 1 1], L_0x600000eeff70, L_0x600000eb01c0, L_0x600000eb03f0, L_0x600000eb0620;
L_0x6000014df520 .part L_0x6000014df8e0, 3, 1;
L_0x6000014df5c0 .part L_0x6000014df840, 3, 1;
L_0x6000014df660 .part L_0x6000014df480, 3, 1;
L_0x6000014df700 .part L_0x6000014df840, 3, 1;
L_0x6000014df7a0 .part L_0x6000014de580, 3, 1;
S_0x144e60b10 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e613f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eefe20 .functor XOR 1, L_0x6000014deda0, L_0x6000014dee40, C4<0>, C4<0>;
L_0x600000eefe90 .functor AND 1, L_0x6000014deda0, L_0x6000014dee40, C4<1>, C4<1>;
L_0x600000eeff00 .functor AND 1, L_0x600000eefe20, L_0x6000014df980, C4<1>, C4<1>;
L_0x600000eeff70 .functor XOR 1, L_0x600000eefe20, L_0x6000014df980, C4<0>, C4<0>;
L_0x600000eb0000 .functor OR 1, L_0x600000eefe90, L_0x600000eeff00, C4<0>, C4<0>;
v0x6000016c2640_0 .net "a", 0 0, L_0x6000014deda0;  1 drivers
v0x6000016c26d0_0 .net "b", 0 0, L_0x6000014dee40;  1 drivers
v0x6000016c2760_0 .net "c_in", 0 0, L_0x6000014df980;  alias, 1 drivers
v0x6000016c27f0_0 .net "c_out", 0 0, L_0x600000eb0000;  1 drivers
v0x6000016c2880_0 .net "c_out_2part", 0 0, L_0x600000eeff00;  1 drivers
v0x6000016c2910_0 .net "g", 0 0, L_0x600000eefe90;  1 drivers
v0x6000016c29a0_0 .net "p", 0 0, L_0x600000eefe20;  1 drivers
v0x6000016c2a30_0 .net "sum", 0 0, L_0x600000eeff70;  1 drivers
S_0x144e60c80 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e613f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb0070 .functor XOR 1, L_0x6000014deee0, L_0x6000014def80, C4<0>, C4<0>;
L_0x600000eb00e0 .functor AND 1, L_0x6000014deee0, L_0x6000014def80, C4<1>, C4<1>;
L_0x600000eb0150 .functor AND 1, L_0x600000eb0070, L_0x6000014df020, C4<1>, C4<1>;
L_0x600000eb01c0 .functor XOR 1, L_0x600000eb0070, L_0x6000014df020, C4<0>, C4<0>;
L_0x600000eb0230 .functor OR 1, L_0x600000eb00e0, L_0x600000eb0150, C4<0>, C4<0>;
v0x6000016c2ac0_0 .net "a", 0 0, L_0x6000014deee0;  1 drivers
v0x6000016c2b50_0 .net "b", 0 0, L_0x6000014def80;  1 drivers
v0x6000016c2be0_0 .net "c_in", 0 0, L_0x6000014df020;  1 drivers
v0x6000016c2c70_0 .net "c_out", 0 0, L_0x600000eb0230;  1 drivers
v0x6000016c2d00_0 .net "c_out_2part", 0 0, L_0x600000eb0150;  1 drivers
v0x6000016c2d90_0 .net "g", 0 0, L_0x600000eb00e0;  1 drivers
v0x6000016c2e20_0 .net "p", 0 0, L_0x600000eb0070;  1 drivers
v0x6000016c2eb0_0 .net "sum", 0 0, L_0x600000eb01c0;  1 drivers
S_0x144e603a0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e613f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb02a0 .functor XOR 1, L_0x6000014df0c0, L_0x6000014df160, C4<0>, C4<0>;
L_0x600000eb0310 .functor AND 1, L_0x6000014df0c0, L_0x6000014df160, C4<1>, C4<1>;
L_0x600000eb0380 .functor AND 1, L_0x600000eb02a0, L_0x6000014df200, C4<1>, C4<1>;
L_0x600000eb03f0 .functor XOR 1, L_0x600000eb02a0, L_0x6000014df200, C4<0>, C4<0>;
L_0x600000eb0460 .functor OR 1, L_0x600000eb0310, L_0x600000eb0380, C4<0>, C4<0>;
v0x6000016c2f40_0 .net "a", 0 0, L_0x6000014df0c0;  1 drivers
v0x6000016c2fd0_0 .net "b", 0 0, L_0x6000014df160;  1 drivers
v0x6000016c3060_0 .net "c_in", 0 0, L_0x6000014df200;  1 drivers
v0x6000016c30f0_0 .net "c_out", 0 0, L_0x600000eb0460;  1 drivers
v0x6000016c3180_0 .net "c_out_2part", 0 0, L_0x600000eb0380;  1 drivers
v0x6000016c3210_0 .net "g", 0 0, L_0x600000eb0310;  1 drivers
v0x6000016c32a0_0 .net "p", 0 0, L_0x600000eb02a0;  1 drivers
v0x6000016c3330_0 .net "sum", 0 0, L_0x600000eb03f0;  1 drivers
S_0x144e60510 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e613f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb04d0 .functor XOR 1, L_0x6000014df2a0, L_0x6000014df340, C4<0>, C4<0>;
L_0x600000eb0540 .functor AND 1, L_0x6000014df2a0, L_0x6000014df340, C4<1>, C4<1>;
L_0x600000eb05b0 .functor AND 1, L_0x600000eb04d0, L_0x6000014df3e0, C4<1>, C4<1>;
L_0x600000eb0620 .functor XOR 1, L_0x600000eb04d0, L_0x6000014df3e0, C4<0>, C4<0>;
L_0x600000eb0690 .functor OR 1, L_0x600000eb0540, L_0x600000eb05b0, C4<0>, C4<0>;
v0x6000016c33c0_0 .net "a", 0 0, L_0x6000014df2a0;  1 drivers
v0x6000016c3450_0 .net "b", 0 0, L_0x6000014df340;  1 drivers
v0x6000016c34e0_0 .net "c_in", 0 0, L_0x6000014df3e0;  1 drivers
v0x6000016c3570_0 .net "c_out", 0 0, L_0x600000eb0690;  1 drivers
v0x6000016c3600_0 .net "c_out_2part", 0 0, L_0x600000eb05b0;  1 drivers
v0x6000016c3690_0 .net "g", 0 0, L_0x600000eb0540;  1 drivers
v0x6000016c3720_0 .net "p", 0 0, L_0x600000eb04d0;  1 drivers
v0x6000016c37b0_0 .net "sum", 0 0, L_0x600000eb0620;  1 drivers
S_0x144e5fc30 .scope module, "idut2" "CLA_adder_4" 5 48, 6 1 0, S_0x144e62ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb0850 .functor OR 1, L_0x6000014dfa20, L_0x6000014dfac0, C4<0>, C4<0>;
L_0x600000eb08c0 .functor OR 1, L_0x6000014dfb60, L_0x6000014dfc00, C4<0>, C4<0>;
L_0x600000eb0930 .functor OR 1, L_0x6000014dfca0, L_0x6000014dfd40, C4<0>, C4<0>;
L_0x600000eb09a0 .functor OR 1, L_0x6000014dfe80, L_0x6000014dff20, C4<0>, C4<0>;
L_0x600000eb0a10 .functor AND 1, L_0x6000014d3d40, L_0x6000014d8000, C4<1>, C4<1>;
L_0x600000eb0af0 .functor AND 1, L_0x6000014d80a0, L_0x6000014d8140, C4<1>, C4<1>;
L_0x600000eb0a80 .functor AND 1, L_0x6000014d81e0, L_0x6000014d8280, C4<1>, C4<1>;
L_0x600000eb0b60 .functor AND 1, L_0x6000014d83c0, L_0x6000014d8460, C4<1>, C4<1>;
L_0x600000eb0bd0 .functor AND 1, L_0x6000014d8640, L_0x6000014da1c0, C4<1>, C4<1>;
L_0x600000eb0c40 .functor OR 1, L_0x6000014d8500, L_0x600000eb0bd0, C4<0>, C4<0>;
L_0x600000eb0cb0 .functor AND 1, L_0x6000014d8820, L_0x6000014da1c0, C4<1>, C4<1>;
L_0x600000eb0d20 .functor OR 1, L_0x6000014d8780, L_0x600000eb0cb0, C4<0>, C4<0>;
L_0x600000eb0d90 .functor AND 1, L_0x6000014d85a0, L_0x600000eb0d20, C4<1>, C4<1>;
L_0x600000eb0e70 .functor OR 1, L_0x6000014d86e0, L_0x600000eb0d90, C4<0>, C4<0>;
L_0x600000eb0ee0 .functor AND 1, L_0x6000014d8960, L_0x6000014d8a00, C4<1>, C4<1>;
L_0x600000eb0e00 .functor AND 1, L_0x6000014d8be0, L_0x6000014da1c0, C4<1>, C4<1>;
L_0x600000eb0f50 .functor OR 1, L_0x6000014d8b40, L_0x600000eb0e00, C4<0>, C4<0>;
L_0x600000eb0fc0 .functor AND 1, L_0x6000014d8aa0, L_0x600000eb0f50, C4<1>, C4<1>;
L_0x600000eb1030 .functor OR 1, L_0x600000eb0ee0, L_0x600000eb0fc0, C4<0>, C4<0>;
L_0x600000eb10a0 .functor OR 1, L_0x6000014d88c0, L_0x600000eb1030, C4<0>, C4<0>;
L_0x600000eb1110 .functor AND 1, L_0x6000014d8fa0, L_0x6000014d9040, C4<1>, C4<1>;
L_0x600000eb1180 .functor AND 1, L_0x6000014d9180, L_0x6000014da1c0, C4<1>, C4<1>;
L_0x600000eb11f0 .functor OR 1, L_0x6000014d90e0, L_0x600000eb1180, C4<0>, C4<0>;
L_0x600000eb1260 .functor AND 1, L_0x6000014d8c80, L_0x600000eb11f0, C4<1>, C4<1>;
L_0x600000eb12d0 .functor OR 1, L_0x600000eb1110, L_0x600000eb1260, C4<0>, C4<0>;
L_0x600000eb1340 .functor OR 1, L_0x6000014d8f00, L_0x600000eb12d0, C4<0>, C4<0>;
L_0x600000eb13b0 .functor AND 1, L_0x6000014d8e60, L_0x600000eb1340, C4<1>, C4<1>;
L_0x600000eb1420 .functor OR 1, L_0x6000014d8dc0, L_0x600000eb13b0, C4<0>, C4<0>;
L_0x600000eb1490 .functor AND 1, L_0x6000014d9220, L_0x6000014d92c0, C4<1>, C4<1>;
L_0x600000eb1500 .functor AND 1, L_0x600000eb1490, L_0x6000014d9360, C4<1>, C4<1>;
L_0x600000eb1570 .functor AND 1, L_0x600000eb1500, L_0x6000014d9400, C4<1>, C4<1>;
L_0x600000eb1ea0 .functor XNOR 1, L_0x6000014d9cc0, L_0x6000014d9d60, C4<0>, C4<0>;
L_0x600000eb1f10 .functor XOR 1, L_0x6000014d9e00, L_0x6000014d9ea0, C4<0>, C4<0>;
L_0x600000eb1f80 .functor AND 1, L_0x600000eb1ea0, L_0x600000eb1f10, C4<1>, C4<1>;
v0x6000016cfba0_0 .net "TG", 0 0, L_0x6000014d94a0;  1 drivers
v0x6000016cfc30_0 .net "TP", 0 0, L_0x600000eb1570;  1 drivers
v0x6000016cfcc0_0 .net *"_ivl_101", 0 0, L_0x6000014d8a00;  1 drivers
v0x6000016cfd50_0 .net *"_ivl_102", 0 0, L_0x600000eb0ee0;  1 drivers
v0x6000016cfde0_0 .net *"_ivl_105", 0 0, L_0x6000014d8aa0;  1 drivers
v0x6000016cfe70_0 .net *"_ivl_107", 0 0, L_0x6000014d8b40;  1 drivers
v0x6000016cff00_0 .net *"_ivl_109", 0 0, L_0x6000014d8be0;  1 drivers
v0x6000016c8000_0 .net *"_ivl_11", 0 0, L_0x6000014dfb60;  1 drivers
v0x6000016c8090_0 .net *"_ivl_110", 0 0, L_0x600000eb0e00;  1 drivers
v0x6000016c8120_0 .net *"_ivl_112", 0 0, L_0x600000eb0f50;  1 drivers
v0x6000016c81b0_0 .net *"_ivl_114", 0 0, L_0x600000eb0fc0;  1 drivers
v0x6000016c8240_0 .net *"_ivl_116", 0 0, L_0x600000eb1030;  1 drivers
v0x6000016c82d0_0 .net *"_ivl_118", 0 0, L_0x600000eb10a0;  1 drivers
v0x6000016c8360_0 .net *"_ivl_124", 0 0, L_0x6000014d8dc0;  1 drivers
v0x6000016c83f0_0 .net *"_ivl_126", 0 0, L_0x6000014d8e60;  1 drivers
v0x6000016c8480_0 .net *"_ivl_128", 0 0, L_0x6000014d8f00;  1 drivers
v0x6000016c8510_0 .net *"_ivl_13", 0 0, L_0x6000014dfc00;  1 drivers
v0x6000016c85a0_0 .net *"_ivl_130", 0 0, L_0x6000014d8fa0;  1 drivers
v0x6000016c8630_0 .net *"_ivl_132", 0 0, L_0x6000014d9040;  1 drivers
v0x6000016c86c0_0 .net *"_ivl_133", 0 0, L_0x600000eb1110;  1 drivers
v0x6000016c8750_0 .net *"_ivl_136", 0 0, L_0x6000014d8c80;  1 drivers
v0x6000016c87e0_0 .net *"_ivl_138", 0 0, L_0x6000014d90e0;  1 drivers
v0x6000016c8870_0 .net *"_ivl_14", 0 0, L_0x600000eb08c0;  1 drivers
v0x6000016c8900_0 .net *"_ivl_140", 0 0, L_0x6000014d9180;  1 drivers
v0x6000016c8990_0 .net *"_ivl_141", 0 0, L_0x600000eb1180;  1 drivers
v0x6000016c8a20_0 .net *"_ivl_143", 0 0, L_0x600000eb11f0;  1 drivers
v0x6000016c8ab0_0 .net *"_ivl_145", 0 0, L_0x600000eb1260;  1 drivers
v0x6000016c8b40_0 .net *"_ivl_147", 0 0, L_0x600000eb12d0;  1 drivers
v0x6000016c8bd0_0 .net *"_ivl_149", 0 0, L_0x600000eb1340;  1 drivers
v0x6000016c8c60_0 .net *"_ivl_151", 0 0, L_0x600000eb13b0;  1 drivers
v0x6000016c8cf0_0 .net *"_ivl_153", 0 0, L_0x600000eb1420;  1 drivers
v0x6000016c8d80_0 .net *"_ivl_156", 0 0, L_0x6000014d9220;  1 drivers
v0x6000016c8e10_0 .net *"_ivl_158", 0 0, L_0x6000014d92c0;  1 drivers
v0x6000016c8ea0_0 .net *"_ivl_159", 0 0, L_0x600000eb1490;  1 drivers
v0x6000016c8f30_0 .net *"_ivl_162", 0 0, L_0x6000014d9360;  1 drivers
v0x6000016c8fc0_0 .net *"_ivl_163", 0 0, L_0x600000eb1500;  1 drivers
v0x6000016c9050_0 .net *"_ivl_166", 0 0, L_0x6000014d9400;  1 drivers
v0x6000016c90e0_0 .net *"_ivl_19", 0 0, L_0x6000014dfca0;  1 drivers
v0x6000016c9170_0 .net *"_ivl_203", 0 0, L_0x6000014d9cc0;  1 drivers
v0x6000016c9200_0 .net *"_ivl_205", 0 0, L_0x6000014d9d60;  1 drivers
v0x6000016c9290_0 .net *"_ivl_206", 0 0, L_0x600000eb1ea0;  1 drivers
v0x6000016c9320_0 .net *"_ivl_209", 0 0, L_0x6000014d9e00;  1 drivers
v0x6000016c93b0_0 .net *"_ivl_21", 0 0, L_0x6000014dfd40;  1 drivers
v0x6000016c9440_0 .net *"_ivl_211", 0 0, L_0x6000014d9ea0;  1 drivers
v0x6000016c94d0_0 .net *"_ivl_212", 0 0, L_0x600000eb1f10;  1 drivers
v0x6000016c9560_0 .net *"_ivl_22", 0 0, L_0x600000eb0930;  1 drivers
v0x6000016c95f0_0 .net *"_ivl_28", 0 0, L_0x6000014dfe80;  1 drivers
v0x6000016c9680_0 .net *"_ivl_3", 0 0, L_0x6000014dfa20;  1 drivers
v0x6000016c9710_0 .net *"_ivl_30", 0 0, L_0x6000014dff20;  1 drivers
v0x6000016c97a0_0 .net *"_ivl_31", 0 0, L_0x600000eb09a0;  1 drivers
v0x6000016c9830_0 .net *"_ivl_36", 0 0, L_0x6000014d3d40;  1 drivers
v0x6000016c98c0_0 .net *"_ivl_38", 0 0, L_0x6000014d8000;  1 drivers
v0x6000016c9950_0 .net *"_ivl_39", 0 0, L_0x600000eb0a10;  1 drivers
v0x6000016c99e0_0 .net *"_ivl_44", 0 0, L_0x6000014d80a0;  1 drivers
v0x6000016c9a70_0 .net *"_ivl_46", 0 0, L_0x6000014d8140;  1 drivers
v0x6000016c9b00_0 .net *"_ivl_47", 0 0, L_0x600000eb0af0;  1 drivers
v0x6000016c9b90_0 .net *"_ivl_5", 0 0, L_0x6000014dfac0;  1 drivers
v0x6000016c9c20_0 .net *"_ivl_52", 0 0, L_0x6000014d81e0;  1 drivers
v0x6000016c9cb0_0 .net *"_ivl_54", 0 0, L_0x6000014d8280;  1 drivers
v0x6000016c9d40_0 .net *"_ivl_55", 0 0, L_0x600000eb0a80;  1 drivers
v0x6000016c9dd0_0 .net *"_ivl_6", 0 0, L_0x600000eb0850;  1 drivers
v0x6000016c9e60_0 .net *"_ivl_61", 0 0, L_0x6000014d83c0;  1 drivers
v0x6000016c9ef0_0 .net *"_ivl_63", 0 0, L_0x6000014d8460;  1 drivers
v0x6000016c9f80_0 .net *"_ivl_64", 0 0, L_0x600000eb0b60;  1 drivers
v0x6000016ca010_0 .net *"_ivl_69", 0 0, L_0x6000014d8500;  1 drivers
v0x6000016ca0a0_0 .net *"_ivl_71", 0 0, L_0x6000014d8640;  1 drivers
v0x6000016ca130_0 .net *"_ivl_72", 0 0, L_0x600000eb0bd0;  1 drivers
v0x6000016ca1c0_0 .net *"_ivl_74", 0 0, L_0x600000eb0c40;  1 drivers
v0x6000016ca250_0 .net *"_ivl_79", 0 0, L_0x6000014d86e0;  1 drivers
v0x6000016ca2e0_0 .net *"_ivl_81", 0 0, L_0x6000014d85a0;  1 drivers
v0x6000016ca370_0 .net *"_ivl_83", 0 0, L_0x6000014d8780;  1 drivers
v0x6000016ca400_0 .net *"_ivl_85", 0 0, L_0x6000014d8820;  1 drivers
v0x6000016ca490_0 .net *"_ivl_86", 0 0, L_0x600000eb0cb0;  1 drivers
v0x6000016ca520_0 .net *"_ivl_88", 0 0, L_0x600000eb0d20;  1 drivers
v0x6000016ca5b0_0 .net *"_ivl_90", 0 0, L_0x600000eb0d90;  1 drivers
v0x6000016ca640_0 .net *"_ivl_92", 0 0, L_0x600000eb0e70;  1 drivers
v0x6000016ca6d0_0 .net *"_ivl_97", 0 0, L_0x6000014d88c0;  1 drivers
v0x6000016ca760_0 .net *"_ivl_99", 0 0, L_0x6000014d8960;  1 drivers
v0x6000016ca7f0_0 .net "a", 3 0, L_0x6000014d9fe0;  1 drivers
v0x6000016ca880_0 .net "b", 3 0, L_0x6000014da080;  1 drivers
v0x6000016ca910_0 .net "c_in", 0 0, L_0x6000014da1c0;  1 drivers
v0x6000016ca9a0_0 .net "carries", 3 0, L_0x6000014d8d20;  1 drivers
v0x6000016caa30_0 .net "cout", 0 0, L_0x6000014d9f40;  1 drivers
v0x6000016caac0_0 .net "g", 3 0, L_0x6000014d8320;  1 drivers
v0x6000016cab50_0 .net "ovfl", 0 0, L_0x600000eb1f80;  1 drivers
v0x6000016cabe0_0 .net "p", 3 0, L_0x6000014dfde0;  1 drivers
v0x6000016cac70_0 .net "sum", 3 0, L_0x6000014d9c20;  1 drivers
L_0x6000014dfa20 .part L_0x6000014d9fe0, 0, 1;
L_0x6000014dfac0 .part L_0x6000014da080, 0, 1;
L_0x6000014dfb60 .part L_0x6000014d9fe0, 1, 1;
L_0x6000014dfc00 .part L_0x6000014da080, 1, 1;
L_0x6000014dfca0 .part L_0x6000014d9fe0, 2, 1;
L_0x6000014dfd40 .part L_0x6000014da080, 2, 1;
L_0x6000014dfde0 .concat8 [ 1 1 1 1], L_0x600000eb0850, L_0x600000eb08c0, L_0x600000eb0930, L_0x600000eb09a0;
L_0x6000014dfe80 .part L_0x6000014d9fe0, 3, 1;
L_0x6000014dff20 .part L_0x6000014da080, 3, 1;
L_0x6000014d3d40 .part L_0x6000014d9fe0, 0, 1;
L_0x6000014d8000 .part L_0x6000014da080, 0, 1;
L_0x6000014d80a0 .part L_0x6000014d9fe0, 1, 1;
L_0x6000014d8140 .part L_0x6000014da080, 1, 1;
L_0x6000014d81e0 .part L_0x6000014d9fe0, 2, 1;
L_0x6000014d8280 .part L_0x6000014da080, 2, 1;
L_0x6000014d8320 .concat8 [ 1 1 1 1], L_0x600000eb0a10, L_0x600000eb0af0, L_0x600000eb0a80, L_0x600000eb0b60;
L_0x6000014d83c0 .part L_0x6000014d9fe0, 3, 1;
L_0x6000014d8460 .part L_0x6000014da080, 3, 1;
L_0x6000014d8500 .part L_0x6000014d8320, 0, 1;
L_0x6000014d8640 .part L_0x6000014dfde0, 0, 1;
L_0x6000014d86e0 .part L_0x6000014d8320, 1, 1;
L_0x6000014d85a0 .part L_0x6000014dfde0, 1, 1;
L_0x6000014d8780 .part L_0x6000014d8320, 0, 1;
L_0x6000014d8820 .part L_0x6000014dfde0, 0, 1;
L_0x6000014d88c0 .part L_0x6000014d8320, 2, 1;
L_0x6000014d8960 .part L_0x6000014dfde0, 2, 1;
L_0x6000014d8a00 .part L_0x6000014d8320, 1, 1;
L_0x6000014d8aa0 .part L_0x6000014dfde0, 1, 1;
L_0x6000014d8b40 .part L_0x6000014d8320, 0, 1;
L_0x6000014d8be0 .part L_0x6000014dfde0, 0, 1;
L_0x6000014d8d20 .concat8 [ 1 1 1 1], L_0x600000eb0c40, L_0x600000eb0e70, L_0x600000eb10a0, L_0x600000eb1420;
L_0x6000014d8dc0 .part L_0x6000014d8320, 3, 1;
L_0x6000014d8e60 .part L_0x6000014dfde0, 3, 1;
L_0x6000014d8f00 .part L_0x6000014d8320, 2, 1;
L_0x6000014d8fa0 .part L_0x6000014dfde0, 2, 1;
L_0x6000014d9040 .part L_0x6000014d8320, 1, 1;
L_0x6000014d8c80 .part L_0x6000014dfde0, 1, 1;
L_0x6000014d90e0 .part L_0x6000014d8320, 0, 1;
L_0x6000014d9180 .part L_0x6000014dfde0, 0, 1;
L_0x6000014d9220 .part L_0x6000014dfde0, 0, 1;
L_0x6000014d92c0 .part L_0x6000014dfde0, 1, 1;
L_0x6000014d9360 .part L_0x6000014dfde0, 2, 1;
L_0x6000014d9400 .part L_0x6000014dfde0, 3, 1;
L_0x6000014d94a0 .part L_0x6000014d8d20, 3, 1;
L_0x6000014d9540 .part L_0x6000014d9fe0, 0, 1;
L_0x6000014d95e0 .part L_0x6000014da080, 0, 1;
L_0x6000014d9680 .part L_0x6000014d9fe0, 1, 1;
L_0x6000014d9720 .part L_0x6000014da080, 1, 1;
L_0x6000014d97c0 .part L_0x6000014d8d20, 0, 1;
L_0x6000014d9860 .part L_0x6000014d9fe0, 2, 1;
L_0x6000014d9900 .part L_0x6000014da080, 2, 1;
L_0x6000014d99a0 .part L_0x6000014d8d20, 1, 1;
L_0x6000014d9a40 .part L_0x6000014d9fe0, 3, 1;
L_0x6000014d9ae0 .part L_0x6000014da080, 3, 1;
L_0x6000014d9b80 .part L_0x6000014d8d20, 2, 1;
L_0x6000014d9c20 .concat8 [ 1 1 1 1], L_0x600000eb1730, L_0x600000eb1960, L_0x600000eb1b90, L_0x600000eb1dc0;
L_0x6000014d9cc0 .part L_0x6000014da080, 3, 1;
L_0x6000014d9d60 .part L_0x6000014d9fe0, 3, 1;
L_0x6000014d9e00 .part L_0x6000014d9c20, 3, 1;
L_0x6000014d9ea0 .part L_0x6000014d9fe0, 3, 1;
L_0x6000014d9f40 .part L_0x6000014d8d20, 3, 1;
S_0x144e5fda0 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e5fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb15e0 .functor XOR 1, L_0x6000014d9540, L_0x6000014d95e0, C4<0>, C4<0>;
L_0x600000eb1650 .functor AND 1, L_0x6000014d9540, L_0x6000014d95e0, C4<1>, C4<1>;
L_0x600000eb16c0 .functor AND 1, L_0x600000eb15e0, L_0x6000014da1c0, C4<1>, C4<1>;
L_0x600000eb1730 .functor XOR 1, L_0x600000eb15e0, L_0x6000014da1c0, C4<0>, C4<0>;
L_0x600000eb17a0 .functor OR 1, L_0x600000eb1650, L_0x600000eb16c0, C4<0>, C4<0>;
v0x6000016ce9a0_0 .net "a", 0 0, L_0x6000014d9540;  1 drivers
v0x6000016cea30_0 .net "b", 0 0, L_0x6000014d95e0;  1 drivers
v0x6000016ceac0_0 .net "c_in", 0 0, L_0x6000014da1c0;  alias, 1 drivers
v0x6000016ceb50_0 .net "c_out", 0 0, L_0x600000eb17a0;  1 drivers
v0x6000016cebe0_0 .net "c_out_2part", 0 0, L_0x600000eb16c0;  1 drivers
v0x6000016cec70_0 .net "g", 0 0, L_0x600000eb1650;  1 drivers
v0x6000016ced00_0 .net "p", 0 0, L_0x600000eb15e0;  1 drivers
v0x6000016ced90_0 .net "sum", 0 0, L_0x600000eb1730;  1 drivers
S_0x144e5cf90 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e5fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb1810 .functor XOR 1, L_0x6000014d9680, L_0x6000014d9720, C4<0>, C4<0>;
L_0x600000eb1880 .functor AND 1, L_0x6000014d9680, L_0x6000014d9720, C4<1>, C4<1>;
L_0x600000eb18f0 .functor AND 1, L_0x600000eb1810, L_0x6000014d97c0, C4<1>, C4<1>;
L_0x600000eb1960 .functor XOR 1, L_0x600000eb1810, L_0x6000014d97c0, C4<0>, C4<0>;
L_0x600000eb19d0 .functor OR 1, L_0x600000eb1880, L_0x600000eb18f0, C4<0>, C4<0>;
v0x6000016cee20_0 .net "a", 0 0, L_0x6000014d9680;  1 drivers
v0x6000016ceeb0_0 .net "b", 0 0, L_0x6000014d9720;  1 drivers
v0x6000016cef40_0 .net "c_in", 0 0, L_0x6000014d97c0;  1 drivers
v0x6000016cefd0_0 .net "c_out", 0 0, L_0x600000eb19d0;  1 drivers
v0x6000016cf060_0 .net "c_out_2part", 0 0, L_0x600000eb18f0;  1 drivers
v0x6000016cf0f0_0 .net "g", 0 0, L_0x600000eb1880;  1 drivers
v0x6000016cf180_0 .net "p", 0 0, L_0x600000eb1810;  1 drivers
v0x6000016cf210_0 .net "sum", 0 0, L_0x600000eb1960;  1 drivers
S_0x144e5d100 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e5fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb1a40 .functor XOR 1, L_0x6000014d9860, L_0x6000014d9900, C4<0>, C4<0>;
L_0x600000eb1ab0 .functor AND 1, L_0x6000014d9860, L_0x6000014d9900, C4<1>, C4<1>;
L_0x600000eb1b20 .functor AND 1, L_0x600000eb1a40, L_0x6000014d99a0, C4<1>, C4<1>;
L_0x600000eb1b90 .functor XOR 1, L_0x600000eb1a40, L_0x6000014d99a0, C4<0>, C4<0>;
L_0x600000eb1c00 .functor OR 1, L_0x600000eb1ab0, L_0x600000eb1b20, C4<0>, C4<0>;
v0x6000016cf2a0_0 .net "a", 0 0, L_0x6000014d9860;  1 drivers
v0x6000016cf330_0 .net "b", 0 0, L_0x6000014d9900;  1 drivers
v0x6000016cf3c0_0 .net "c_in", 0 0, L_0x6000014d99a0;  1 drivers
v0x6000016cf450_0 .net "c_out", 0 0, L_0x600000eb1c00;  1 drivers
v0x6000016cf4e0_0 .net "c_out_2part", 0 0, L_0x600000eb1b20;  1 drivers
v0x6000016cf570_0 .net "g", 0 0, L_0x600000eb1ab0;  1 drivers
v0x6000016cf600_0 .net "p", 0 0, L_0x600000eb1a40;  1 drivers
v0x6000016cf690_0 .net "sum", 0 0, L_0x600000eb1b90;  1 drivers
S_0x144e5f4c0 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e5fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb1c70 .functor XOR 1, L_0x6000014d9a40, L_0x6000014d9ae0, C4<0>, C4<0>;
L_0x600000eb1ce0 .functor AND 1, L_0x6000014d9a40, L_0x6000014d9ae0, C4<1>, C4<1>;
L_0x600000eb1d50 .functor AND 1, L_0x600000eb1c70, L_0x6000014d9b80, C4<1>, C4<1>;
L_0x600000eb1dc0 .functor XOR 1, L_0x600000eb1c70, L_0x6000014d9b80, C4<0>, C4<0>;
L_0x600000eb1e30 .functor OR 1, L_0x600000eb1ce0, L_0x600000eb1d50, C4<0>, C4<0>;
v0x6000016cf720_0 .net "a", 0 0, L_0x6000014d9a40;  1 drivers
v0x6000016cf7b0_0 .net "b", 0 0, L_0x6000014d9ae0;  1 drivers
v0x6000016cf840_0 .net "c_in", 0 0, L_0x6000014d9b80;  1 drivers
v0x6000016cf8d0_0 .net "c_out", 0 0, L_0x600000eb1e30;  1 drivers
v0x6000016cf960_0 .net "c_out_2part", 0 0, L_0x600000eb1d50;  1 drivers
v0x6000016cf9f0_0 .net "g", 0 0, L_0x600000eb1ce0;  1 drivers
v0x6000016cfa80_0 .net "p", 0 0, L_0x600000eb1c70;  1 drivers
v0x6000016cfb10_0 .net "sum", 0 0, L_0x600000eb1dc0;  1 drivers
S_0x144e5f630 .scope module, "idut3" "CLA_adder_4" 5 58, 6 1 0, S_0x144e62ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "ovfl";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "TG";
    .port_info 7 /OUTPUT 1 "TP";
L_0x600000eb1ff0 .functor OR 1, L_0x6000014da260, L_0x6000014da300, C4<0>, C4<0>;
L_0x600000eb2060 .functor OR 1, L_0x6000014da3a0, L_0x6000014da440, C4<0>, C4<0>;
L_0x600000eb20d0 .functor OR 1, L_0x6000014da4e0, L_0x6000014da580, C4<0>, C4<0>;
L_0x600000eb2140 .functor OR 1, L_0x6000014da6c0, L_0x6000014da760, C4<0>, C4<0>;
L_0x600000eb21b0 .functor AND 1, L_0x6000014da800, L_0x6000014da8a0, C4<1>, C4<1>;
L_0x600000eb2290 .functor AND 1, L_0x6000014da940, L_0x6000014da9e0, C4<1>, C4<1>;
L_0x600000eb2220 .functor AND 1, L_0x6000014daa80, L_0x6000014dab20, C4<1>, C4<1>;
L_0x600000eb2300 .functor AND 1, L_0x6000014dac60, L_0x6000014dad00, C4<1>, C4<1>;
L_0x600000eb2370 .functor AND 1, L_0x6000014daee0, L_0x6000014c4a00, C4<1>, C4<1>;
L_0x600000eb23e0 .functor OR 1, L_0x6000014dada0, L_0x600000eb2370, C4<0>, C4<0>;
L_0x600000eb2450 .functor AND 1, L_0x6000014db0c0, L_0x6000014c4a00, C4<1>, C4<1>;
L_0x600000eb24c0 .functor OR 1, L_0x6000014db020, L_0x600000eb2450, C4<0>, C4<0>;
L_0x600000eb2530 .functor AND 1, L_0x6000014dae40, L_0x600000eb24c0, C4<1>, C4<1>;
L_0x600000eb2610 .functor OR 1, L_0x6000014daf80, L_0x600000eb2530, C4<0>, C4<0>;
L_0x600000eb2680 .functor AND 1, L_0x6000014db200, L_0x6000014db2a0, C4<1>, C4<1>;
L_0x600000eb25a0 .functor AND 1, L_0x6000014db480, L_0x6000014c4a00, C4<1>, C4<1>;
L_0x600000eb26f0 .functor OR 1, L_0x6000014db3e0, L_0x600000eb25a0, C4<0>, C4<0>;
L_0x600000eb2760 .functor AND 1, L_0x6000014db340, L_0x600000eb26f0, C4<1>, C4<1>;
L_0x600000eb27d0 .functor OR 1, L_0x600000eb2680, L_0x600000eb2760, C4<0>, C4<0>;
L_0x600000eb2840 .functor OR 1, L_0x6000014db160, L_0x600000eb27d0, C4<0>, C4<0>;
L_0x600000eb28b0 .functor AND 1, L_0x6000014db840, L_0x6000014db8e0, C4<1>, C4<1>;
L_0x600000eb2920 .functor AND 1, L_0x6000014dba20, L_0x6000014c4a00, C4<1>, C4<1>;
L_0x600000eb2990 .functor OR 1, L_0x6000014db980, L_0x600000eb2920, C4<0>, C4<0>;
L_0x600000eb2a00 .functor AND 1, L_0x6000014db520, L_0x600000eb2990, C4<1>, C4<1>;
L_0x600000eb2a70 .functor OR 1, L_0x600000eb28b0, L_0x600000eb2a00, C4<0>, C4<0>;
L_0x600000eb2ae0 .functor OR 1, L_0x6000014db7a0, L_0x600000eb2a70, C4<0>, C4<0>;
L_0x600000eb2b50 .functor AND 1, L_0x6000014db700, L_0x600000eb2ae0, C4<1>, C4<1>;
L_0x600000eb2bc0 .functor OR 1, L_0x6000014db660, L_0x600000eb2b50, C4<0>, C4<0>;
L_0x600000eb2c30 .functor AND 1, L_0x6000014dbac0, L_0x6000014dbb60, C4<1>, C4<1>;
L_0x600000eb2ca0 .functor AND 1, L_0x600000eb2c30, L_0x6000014dbc00, C4<1>, C4<1>;
L_0x600000eb2d10 .functor AND 1, L_0x600000eb2ca0, L_0x6000014dbca0, C4<1>, C4<1>;
L_0x600000eb3640 .functor XNOR 1, L_0x6000014c45a0, L_0x6000014c4640, C4<0>, C4<0>;
L_0x600000eb36b0 .functor XOR 1, L_0x6000014c46e0, L_0x6000014c4780, C4<0>, C4<0>;
L_0x600000eb3720 .functor AND 1, L_0x600000eb3640, L_0x600000eb36b0, C4<1>, C4<1>;
v0x6000016cbf00_0 .net "TG", 0 0, L_0x6000014dbd40;  1 drivers
v0x6000016b4000_0 .net "TP", 0 0, L_0x600000eb2d10;  1 drivers
v0x6000016b4090_0 .net *"_ivl_101", 0 0, L_0x6000014db2a0;  1 drivers
v0x6000016b4120_0 .net *"_ivl_102", 0 0, L_0x600000eb2680;  1 drivers
v0x6000016b41b0_0 .net *"_ivl_105", 0 0, L_0x6000014db340;  1 drivers
v0x6000016b4240_0 .net *"_ivl_107", 0 0, L_0x6000014db3e0;  1 drivers
v0x6000016b42d0_0 .net *"_ivl_109", 0 0, L_0x6000014db480;  1 drivers
v0x6000016b4360_0 .net *"_ivl_11", 0 0, L_0x6000014da3a0;  1 drivers
v0x6000016b43f0_0 .net *"_ivl_110", 0 0, L_0x600000eb25a0;  1 drivers
v0x6000016b4480_0 .net *"_ivl_112", 0 0, L_0x600000eb26f0;  1 drivers
v0x6000016b4510_0 .net *"_ivl_114", 0 0, L_0x600000eb2760;  1 drivers
v0x6000016b45a0_0 .net *"_ivl_116", 0 0, L_0x600000eb27d0;  1 drivers
v0x6000016b4630_0 .net *"_ivl_118", 0 0, L_0x600000eb2840;  1 drivers
v0x6000016b46c0_0 .net *"_ivl_124", 0 0, L_0x6000014db660;  1 drivers
v0x6000016b4750_0 .net *"_ivl_126", 0 0, L_0x6000014db700;  1 drivers
v0x6000016b47e0_0 .net *"_ivl_128", 0 0, L_0x6000014db7a0;  1 drivers
v0x6000016b4870_0 .net *"_ivl_13", 0 0, L_0x6000014da440;  1 drivers
v0x6000016b4900_0 .net *"_ivl_130", 0 0, L_0x6000014db840;  1 drivers
v0x6000016b4990_0 .net *"_ivl_132", 0 0, L_0x6000014db8e0;  1 drivers
v0x6000016b4a20_0 .net *"_ivl_133", 0 0, L_0x600000eb28b0;  1 drivers
v0x6000016b4ab0_0 .net *"_ivl_136", 0 0, L_0x6000014db520;  1 drivers
v0x6000016b4b40_0 .net *"_ivl_138", 0 0, L_0x6000014db980;  1 drivers
v0x6000016b4bd0_0 .net *"_ivl_14", 0 0, L_0x600000eb2060;  1 drivers
v0x6000016b4c60_0 .net *"_ivl_140", 0 0, L_0x6000014dba20;  1 drivers
v0x6000016b4cf0_0 .net *"_ivl_141", 0 0, L_0x600000eb2920;  1 drivers
v0x6000016b4d80_0 .net *"_ivl_143", 0 0, L_0x600000eb2990;  1 drivers
v0x6000016b4e10_0 .net *"_ivl_145", 0 0, L_0x600000eb2a00;  1 drivers
v0x6000016b4ea0_0 .net *"_ivl_147", 0 0, L_0x600000eb2a70;  1 drivers
v0x6000016b4f30_0 .net *"_ivl_149", 0 0, L_0x600000eb2ae0;  1 drivers
v0x6000016b4fc0_0 .net *"_ivl_151", 0 0, L_0x600000eb2b50;  1 drivers
v0x6000016b5050_0 .net *"_ivl_153", 0 0, L_0x600000eb2bc0;  1 drivers
v0x6000016b50e0_0 .net *"_ivl_156", 0 0, L_0x6000014dbac0;  1 drivers
v0x6000016b5170_0 .net *"_ivl_158", 0 0, L_0x6000014dbb60;  1 drivers
v0x6000016b5200_0 .net *"_ivl_159", 0 0, L_0x600000eb2c30;  1 drivers
v0x6000016b5290_0 .net *"_ivl_162", 0 0, L_0x6000014dbc00;  1 drivers
v0x6000016b5320_0 .net *"_ivl_163", 0 0, L_0x600000eb2ca0;  1 drivers
v0x6000016b53b0_0 .net *"_ivl_166", 0 0, L_0x6000014dbca0;  1 drivers
v0x6000016b5440_0 .net *"_ivl_19", 0 0, L_0x6000014da4e0;  1 drivers
v0x6000016b54d0_0 .net *"_ivl_203", 0 0, L_0x6000014c45a0;  1 drivers
v0x6000016b5560_0 .net *"_ivl_205", 0 0, L_0x6000014c4640;  1 drivers
v0x6000016b55f0_0 .net *"_ivl_206", 0 0, L_0x600000eb3640;  1 drivers
v0x6000016b5680_0 .net *"_ivl_209", 0 0, L_0x6000014c46e0;  1 drivers
v0x6000016b5710_0 .net *"_ivl_21", 0 0, L_0x6000014da580;  1 drivers
v0x6000016b57a0_0 .net *"_ivl_211", 0 0, L_0x6000014c4780;  1 drivers
v0x6000016b5830_0 .net *"_ivl_212", 0 0, L_0x600000eb36b0;  1 drivers
v0x6000016b58c0_0 .net *"_ivl_22", 0 0, L_0x600000eb20d0;  1 drivers
v0x6000016b5950_0 .net *"_ivl_28", 0 0, L_0x6000014da6c0;  1 drivers
v0x6000016b59e0_0 .net *"_ivl_3", 0 0, L_0x6000014da260;  1 drivers
v0x6000016b5a70_0 .net *"_ivl_30", 0 0, L_0x6000014da760;  1 drivers
v0x6000016b5b00_0 .net *"_ivl_31", 0 0, L_0x600000eb2140;  1 drivers
v0x6000016b5b90_0 .net *"_ivl_36", 0 0, L_0x6000014da800;  1 drivers
v0x6000016b5c20_0 .net *"_ivl_38", 0 0, L_0x6000014da8a0;  1 drivers
v0x6000016b5cb0_0 .net *"_ivl_39", 0 0, L_0x600000eb21b0;  1 drivers
v0x6000016b5d40_0 .net *"_ivl_44", 0 0, L_0x6000014da940;  1 drivers
v0x6000016b5dd0_0 .net *"_ivl_46", 0 0, L_0x6000014da9e0;  1 drivers
v0x6000016b5e60_0 .net *"_ivl_47", 0 0, L_0x600000eb2290;  1 drivers
v0x6000016b5ef0_0 .net *"_ivl_5", 0 0, L_0x6000014da300;  1 drivers
v0x6000016b5f80_0 .net *"_ivl_52", 0 0, L_0x6000014daa80;  1 drivers
v0x6000016b6010_0 .net *"_ivl_54", 0 0, L_0x6000014dab20;  1 drivers
v0x6000016b60a0_0 .net *"_ivl_55", 0 0, L_0x600000eb2220;  1 drivers
v0x6000016b6130_0 .net *"_ivl_6", 0 0, L_0x600000eb1ff0;  1 drivers
v0x6000016b61c0_0 .net *"_ivl_61", 0 0, L_0x6000014dac60;  1 drivers
v0x6000016b6250_0 .net *"_ivl_63", 0 0, L_0x6000014dad00;  1 drivers
v0x6000016b62e0_0 .net *"_ivl_64", 0 0, L_0x600000eb2300;  1 drivers
v0x6000016b6370_0 .net *"_ivl_69", 0 0, L_0x6000014dada0;  1 drivers
v0x6000016b6400_0 .net *"_ivl_71", 0 0, L_0x6000014daee0;  1 drivers
v0x6000016b6490_0 .net *"_ivl_72", 0 0, L_0x600000eb2370;  1 drivers
v0x6000016b6520_0 .net *"_ivl_74", 0 0, L_0x600000eb23e0;  1 drivers
v0x6000016b65b0_0 .net *"_ivl_79", 0 0, L_0x6000014daf80;  1 drivers
v0x6000016b6640_0 .net *"_ivl_81", 0 0, L_0x6000014dae40;  1 drivers
v0x6000016b66d0_0 .net *"_ivl_83", 0 0, L_0x6000014db020;  1 drivers
v0x6000016b6760_0 .net *"_ivl_85", 0 0, L_0x6000014db0c0;  1 drivers
v0x6000016b67f0_0 .net *"_ivl_86", 0 0, L_0x600000eb2450;  1 drivers
v0x6000016b6880_0 .net *"_ivl_88", 0 0, L_0x600000eb24c0;  1 drivers
v0x6000016b6910_0 .net *"_ivl_90", 0 0, L_0x600000eb2530;  1 drivers
v0x6000016b69a0_0 .net *"_ivl_92", 0 0, L_0x600000eb2610;  1 drivers
v0x6000016b6a30_0 .net *"_ivl_97", 0 0, L_0x6000014db160;  1 drivers
v0x6000016b6ac0_0 .net *"_ivl_99", 0 0, L_0x6000014db200;  1 drivers
v0x6000016b6b50_0 .net "a", 3 0, L_0x6000014c48c0;  1 drivers
v0x6000016b6be0_0 .net "b", 3 0, L_0x6000014c4960;  1 drivers
v0x6000016b6c70_0 .net "c_in", 0 0, L_0x6000014c4a00;  1 drivers
v0x6000016b6d00_0 .net "carries", 3 0, L_0x6000014db5c0;  1 drivers
v0x6000016b6d90_0 .net "cout", 0 0, L_0x6000014c4820;  1 drivers
v0x6000016b6e20_0 .net "g", 3 0, L_0x6000014dabc0;  1 drivers
v0x6000016b6eb0_0 .net "ovfl", 0 0, L_0x600000eb3720;  1 drivers
v0x6000016b6f40_0 .net "p", 3 0, L_0x6000014da620;  1 drivers
v0x6000016b6fd0_0 .net "sum", 3 0, L_0x6000014c4500;  1 drivers
L_0x6000014da260 .part L_0x6000014c48c0, 0, 1;
L_0x6000014da300 .part L_0x6000014c4960, 0, 1;
L_0x6000014da3a0 .part L_0x6000014c48c0, 1, 1;
L_0x6000014da440 .part L_0x6000014c4960, 1, 1;
L_0x6000014da4e0 .part L_0x6000014c48c0, 2, 1;
L_0x6000014da580 .part L_0x6000014c4960, 2, 1;
L_0x6000014da620 .concat8 [ 1 1 1 1], L_0x600000eb1ff0, L_0x600000eb2060, L_0x600000eb20d0, L_0x600000eb2140;
L_0x6000014da6c0 .part L_0x6000014c48c0, 3, 1;
L_0x6000014da760 .part L_0x6000014c4960, 3, 1;
L_0x6000014da800 .part L_0x6000014c48c0, 0, 1;
L_0x6000014da8a0 .part L_0x6000014c4960, 0, 1;
L_0x6000014da940 .part L_0x6000014c48c0, 1, 1;
L_0x6000014da9e0 .part L_0x6000014c4960, 1, 1;
L_0x6000014daa80 .part L_0x6000014c48c0, 2, 1;
L_0x6000014dab20 .part L_0x6000014c4960, 2, 1;
L_0x6000014dabc0 .concat8 [ 1 1 1 1], L_0x600000eb21b0, L_0x600000eb2290, L_0x600000eb2220, L_0x600000eb2300;
L_0x6000014dac60 .part L_0x6000014c48c0, 3, 1;
L_0x6000014dad00 .part L_0x6000014c4960, 3, 1;
L_0x6000014dada0 .part L_0x6000014dabc0, 0, 1;
L_0x6000014daee0 .part L_0x6000014da620, 0, 1;
L_0x6000014daf80 .part L_0x6000014dabc0, 1, 1;
L_0x6000014dae40 .part L_0x6000014da620, 1, 1;
L_0x6000014db020 .part L_0x6000014dabc0, 0, 1;
L_0x6000014db0c0 .part L_0x6000014da620, 0, 1;
L_0x6000014db160 .part L_0x6000014dabc0, 2, 1;
L_0x6000014db200 .part L_0x6000014da620, 2, 1;
L_0x6000014db2a0 .part L_0x6000014dabc0, 1, 1;
L_0x6000014db340 .part L_0x6000014da620, 1, 1;
L_0x6000014db3e0 .part L_0x6000014dabc0, 0, 1;
L_0x6000014db480 .part L_0x6000014da620, 0, 1;
L_0x6000014db5c0 .concat8 [ 1 1 1 1], L_0x600000eb23e0, L_0x600000eb2610, L_0x600000eb2840, L_0x600000eb2bc0;
L_0x6000014db660 .part L_0x6000014dabc0, 3, 1;
L_0x6000014db700 .part L_0x6000014da620, 3, 1;
L_0x6000014db7a0 .part L_0x6000014dabc0, 2, 1;
L_0x6000014db840 .part L_0x6000014da620, 2, 1;
L_0x6000014db8e0 .part L_0x6000014dabc0, 1, 1;
L_0x6000014db520 .part L_0x6000014da620, 1, 1;
L_0x6000014db980 .part L_0x6000014dabc0, 0, 1;
L_0x6000014dba20 .part L_0x6000014da620, 0, 1;
L_0x6000014dbac0 .part L_0x6000014da620, 0, 1;
L_0x6000014dbb60 .part L_0x6000014da620, 1, 1;
L_0x6000014dbc00 .part L_0x6000014da620, 2, 1;
L_0x6000014dbca0 .part L_0x6000014da620, 3, 1;
L_0x6000014dbd40 .part L_0x6000014db5c0, 3, 1;
L_0x6000014dbde0 .part L_0x6000014c48c0, 0, 1;
L_0x6000014dbe80 .part L_0x6000014c4960, 0, 1;
L_0x6000014dbf20 .part L_0x6000014c48c0, 1, 1;
L_0x6000014c4000 .part L_0x6000014c4960, 1, 1;
L_0x6000014c40a0 .part L_0x6000014db5c0, 0, 1;
L_0x6000014c4140 .part L_0x6000014c48c0, 2, 1;
L_0x6000014c41e0 .part L_0x6000014c4960, 2, 1;
L_0x6000014c4280 .part L_0x6000014db5c0, 1, 1;
L_0x6000014c4320 .part L_0x6000014c48c0, 3, 1;
L_0x6000014c43c0 .part L_0x6000014c4960, 3, 1;
L_0x6000014c4460 .part L_0x6000014db5c0, 2, 1;
L_0x6000014c4500 .concat8 [ 1 1 1 1], L_0x600000eb2ed0, L_0x600000eb3100, L_0x600000eb3330, L_0x600000eb3560;
L_0x6000014c45a0 .part L_0x6000014c4960, 3, 1;
L_0x6000014c4640 .part L_0x6000014c48c0, 3, 1;
L_0x6000014c46e0 .part L_0x6000014c4500, 3, 1;
L_0x6000014c4780 .part L_0x6000014c48c0, 3, 1;
L_0x6000014c4820 .part L_0x6000014db5c0, 3, 1;
S_0x144e5ed50 .scope module, "add_1" "fa" 6 39, 7 1 0, S_0x144e5f630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb2d80 .functor XOR 1, L_0x6000014dbde0, L_0x6000014dbe80, C4<0>, C4<0>;
L_0x600000eb2df0 .functor AND 1, L_0x6000014dbde0, L_0x6000014dbe80, C4<1>, C4<1>;
L_0x600000eb2e60 .functor AND 1, L_0x600000eb2d80, L_0x6000014c4a00, C4<1>, C4<1>;
L_0x600000eb2ed0 .functor XOR 1, L_0x600000eb2d80, L_0x6000014c4a00, C4<0>, C4<0>;
L_0x600000eb2f40 .functor OR 1, L_0x600000eb2df0, L_0x600000eb2e60, C4<0>, C4<0>;
v0x6000016cad00_0 .net "a", 0 0, L_0x6000014dbde0;  1 drivers
v0x6000016cad90_0 .net "b", 0 0, L_0x6000014dbe80;  1 drivers
v0x6000016cae20_0 .net "c_in", 0 0, L_0x6000014c4a00;  alias, 1 drivers
v0x6000016caeb0_0 .net "c_out", 0 0, L_0x600000eb2f40;  1 drivers
v0x6000016caf40_0 .net "c_out_2part", 0 0, L_0x600000eb2e60;  1 drivers
v0x6000016cafd0_0 .net "g", 0 0, L_0x600000eb2df0;  1 drivers
v0x6000016cb060_0 .net "p", 0 0, L_0x600000eb2d80;  1 drivers
v0x6000016cb0f0_0 .net "sum", 0 0, L_0x600000eb2ed0;  1 drivers
S_0x144e5eec0 .scope module, "add_2" "fa" 6 40, 7 1 0, S_0x144e5f630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb2fb0 .functor XOR 1, L_0x6000014dbf20, L_0x6000014c4000, C4<0>, C4<0>;
L_0x600000eb3020 .functor AND 1, L_0x6000014dbf20, L_0x6000014c4000, C4<1>, C4<1>;
L_0x600000eb3090 .functor AND 1, L_0x600000eb2fb0, L_0x6000014c40a0, C4<1>, C4<1>;
L_0x600000eb3100 .functor XOR 1, L_0x600000eb2fb0, L_0x6000014c40a0, C4<0>, C4<0>;
L_0x600000eb3170 .functor OR 1, L_0x600000eb3020, L_0x600000eb3090, C4<0>, C4<0>;
v0x6000016cb180_0 .net "a", 0 0, L_0x6000014dbf20;  1 drivers
v0x6000016cb210_0 .net "b", 0 0, L_0x6000014c4000;  1 drivers
v0x6000016cb2a0_0 .net "c_in", 0 0, L_0x6000014c40a0;  1 drivers
v0x6000016cb330_0 .net "c_out", 0 0, L_0x600000eb3170;  1 drivers
v0x6000016cb3c0_0 .net "c_out_2part", 0 0, L_0x600000eb3090;  1 drivers
v0x6000016cb450_0 .net "g", 0 0, L_0x600000eb3020;  1 drivers
v0x6000016cb4e0_0 .net "p", 0 0, L_0x600000eb2fb0;  1 drivers
v0x6000016cb570_0 .net "sum", 0 0, L_0x600000eb3100;  1 drivers
S_0x144e5e5e0 .scope module, "add_3" "fa" 6 41, 7 1 0, S_0x144e5f630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb31e0 .functor XOR 1, L_0x6000014c4140, L_0x6000014c41e0, C4<0>, C4<0>;
L_0x600000eb3250 .functor AND 1, L_0x6000014c4140, L_0x6000014c41e0, C4<1>, C4<1>;
L_0x600000eb32c0 .functor AND 1, L_0x600000eb31e0, L_0x6000014c4280, C4<1>, C4<1>;
L_0x600000eb3330 .functor XOR 1, L_0x600000eb31e0, L_0x6000014c4280, C4<0>, C4<0>;
L_0x600000eb33a0 .functor OR 1, L_0x600000eb3250, L_0x600000eb32c0, C4<0>, C4<0>;
v0x6000016cb600_0 .net "a", 0 0, L_0x6000014c4140;  1 drivers
v0x6000016cb690_0 .net "b", 0 0, L_0x6000014c41e0;  1 drivers
v0x6000016cb720_0 .net "c_in", 0 0, L_0x6000014c4280;  1 drivers
v0x6000016cb7b0_0 .net "c_out", 0 0, L_0x600000eb33a0;  1 drivers
v0x6000016cb840_0 .net "c_out_2part", 0 0, L_0x600000eb32c0;  1 drivers
v0x6000016cb8d0_0 .net "g", 0 0, L_0x600000eb3250;  1 drivers
v0x6000016cb960_0 .net "p", 0 0, L_0x600000eb31e0;  1 drivers
v0x6000016cb9f0_0 .net "sum", 0 0, L_0x600000eb3330;  1 drivers
S_0x144e5e750 .scope module, "add_4" "fa" 6 42, 7 1 0, S_0x144e5f630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x600000eb3410 .functor XOR 1, L_0x6000014c4320, L_0x6000014c43c0, C4<0>, C4<0>;
L_0x600000eb3480 .functor AND 1, L_0x6000014c4320, L_0x6000014c43c0, C4<1>, C4<1>;
L_0x600000eb34f0 .functor AND 1, L_0x600000eb3410, L_0x6000014c4460, C4<1>, C4<1>;
L_0x600000eb3560 .functor XOR 1, L_0x600000eb3410, L_0x6000014c4460, C4<0>, C4<0>;
L_0x600000eb35d0 .functor OR 1, L_0x600000eb3480, L_0x600000eb34f0, C4<0>, C4<0>;
v0x6000016cba80_0 .net "a", 0 0, L_0x6000014c4320;  1 drivers
v0x6000016cbb10_0 .net "b", 0 0, L_0x6000014c43c0;  1 drivers
v0x6000016cbba0_0 .net "c_in", 0 0, L_0x6000014c4460;  1 drivers
v0x6000016cbc30_0 .net "c_out", 0 0, L_0x600000eb35d0;  1 drivers
v0x6000016cbcc0_0 .net "c_out_2part", 0 0, L_0x600000eb34f0;  1 drivers
v0x6000016cbd50_0 .net "g", 0 0, L_0x600000eb3480;  1 drivers
v0x6000016cbde0_0 .net "p", 0 0, L_0x600000eb3410;  1 drivers
v0x6000016cbe70_0 .net "sum", 0 0, L_0x600000eb3560;  1 drivers
S_0x144e5e070 .scope module, "pcreg_dut" "pc_register" 3 62, 15 1 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "e";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v0x6000016be0a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016be130_0 .net "d", 15 0, L_0x6000014c5860;  alias, 1 drivers
v0x6000016be1c0_0 .net "e", 0 0, L_0x6000014f8960;  1 drivers
v0x6000016be250_0 .net "q", 15 0, L_0x6000014f9860;  alias, 1 drivers
v0x6000016be2e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014fa940 .part L_0x6000014c5860, 0, 1;
L_0x6000014fa760 .part L_0x6000014c5860, 1, 1;
L_0x6000014fa580 .part L_0x6000014c5860, 2, 1;
L_0x6000014fa3a0 .part L_0x6000014c5860, 3, 1;
L_0x6000014fa1c0 .part L_0x6000014c5860, 4, 1;
L_0x6000014f9fe0 .part L_0x6000014c5860, 5, 1;
L_0x6000014f9e00 .part L_0x6000014c5860, 6, 1;
L_0x6000014f9c20 .part L_0x6000014c5860, 7, 1;
L_0x6000014fb480 .part L_0x6000014c5860, 8, 1;
L_0x6000014fb2a0 .part L_0x6000014c5860, 9, 1;
L_0x6000014fb0c0 .part L_0x6000014c5860, 10, 1;
L_0x6000014faee0 .part L_0x6000014c5860, 11, 1;
L_0x6000014fad00 .part L_0x6000014c5860, 12, 1;
L_0x6000014fab20 .part L_0x6000014c5860, 13, 1;
L_0x6000014f9a40 .part L_0x6000014c5860, 14, 1;
LS_0x6000014f9860_0_0 .concat8 [ 1 1 1 1], v0x6000016b3450_0, v0x6000016b3720_0, v0x6000016bcb40_0, v0x6000016bce10_0;
LS_0x6000014f9860_0_4 .concat8 [ 1 1 1 1], v0x6000016bd0e0_0, v0x6000016bd3b0_0, v0x6000016bd680_0, v0x6000016bd950_0;
LS_0x6000014f9860_0_8 .concat8 [ 1 1 1 1], v0x6000016bdc20_0, v0x6000016bdef0_0, v0x6000016b39f0_0, v0x6000016b3cc0_0;
LS_0x6000014f9860_0_12 .concat8 [ 1 1 1 1], v0x6000016bc000_0, v0x6000016bc2d0_0, v0x6000016bc5a0_0, v0x6000016bc870_0;
L_0x6000014f9860 .concat8 [ 4 4 4 4], LS_0x6000014f9860_0_0, LS_0x6000014f9860_0_4, LS_0x6000014f9860_0_8, LS_0x6000014f9860_0_12;
L_0x6000014f8b40 .part L_0x6000014c5860, 15, 1;
S_0x144e54350 .scope module, "d0" "dff" 15 13, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016b3330_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016b33c0_0 .net "d", 0 0, L_0x6000014fa940;  1 drivers
v0x6000016b3450_0 .var "q", 0 0;
v0x6000016b34e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016b3570_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e544c0 .scope module, "d1" "dff" 15 14, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016b3600_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016b3690_0 .net "d", 0 0, L_0x6000014fa760;  1 drivers
v0x6000016b3720_0 .var "q", 0 0;
v0x6000016b37b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016b3840_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e53be0 .scope module, "d10" "dff" 15 23, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016b38d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016b3960_0 .net "d", 0 0, L_0x6000014fb0c0;  1 drivers
v0x6000016b39f0_0 .var "q", 0 0;
v0x6000016b3a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016b3b10_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e53d50 .scope module, "d11" "dff" 15 24, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016b3ba0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016b3c30_0 .net "d", 0 0, L_0x6000014faee0;  1 drivers
v0x6000016b3cc0_0 .var "q", 0 0;
v0x6000016b3d50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016b3de0_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e4e2a0 .scope module, "d12" "dff" 15 25, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016b3e70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016b3f00_0 .net "d", 0 0, L_0x6000014fad00;  1 drivers
v0x6000016bc000_0 .var "q", 0 0;
v0x6000016bc090_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bc120_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e4e410 .scope module, "d13" "dff" 15 26, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bc1b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bc240_0 .net "d", 0 0, L_0x6000014fab20;  1 drivers
v0x6000016bc2d0_0 .var "q", 0 0;
v0x6000016bc360_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bc3f0_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e53470 .scope module, "d14" "dff" 15 27, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bc480_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bc510_0 .net "d", 0 0, L_0x6000014f9a40;  1 drivers
v0x6000016bc5a0_0 .var "q", 0 0;
v0x6000016bc630_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bc6c0_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e535e0 .scope module, "d15" "dff" 15 28, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bc750_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bc7e0_0 .net "d", 0 0, L_0x6000014f8b40;  1 drivers
v0x6000016bc870_0 .var "q", 0 0;
v0x6000016bc900_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bc990_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e52d00 .scope module, "d2" "dff" 15 15, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bca20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bcab0_0 .net "d", 0 0, L_0x6000014fa580;  1 drivers
v0x6000016bcb40_0 .var "q", 0 0;
v0x6000016bcbd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bcc60_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e52e70 .scope module, "d3" "dff" 15 16, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bccf0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bcd80_0 .net "d", 0 0, L_0x6000014fa3a0;  1 drivers
v0x6000016bce10_0 .var "q", 0 0;
v0x6000016bcea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bcf30_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e52590 .scope module, "d4" "dff" 15 17, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bcfc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bd050_0 .net "d", 0 0, L_0x6000014fa1c0;  1 drivers
v0x6000016bd0e0_0 .var "q", 0 0;
v0x6000016bd170_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bd200_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e52700 .scope module, "d5" "dff" 15 18, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bd290_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bd320_0 .net "d", 0 0, L_0x6000014f9fe0;  1 drivers
v0x6000016bd3b0_0 .var "q", 0 0;
v0x6000016bd440_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bd4d0_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e51e20 .scope module, "d6" "dff" 15 19, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bd560_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bd5f0_0 .net "d", 0 0, L_0x6000014f9e00;  1 drivers
v0x6000016bd680_0 .var "q", 0 0;
v0x6000016bd710_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bd7a0_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e51f90 .scope module, "d7" "dff" 15 20, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bd830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bd8c0_0 .net "d", 0 0, L_0x6000014f9c20;  1 drivers
v0x6000016bd950_0 .var "q", 0 0;
v0x6000016bd9e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bda70_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e518b0 .scope module, "d8" "dff" 15 21, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bdb00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bdb90_0 .net "d", 0 0, L_0x6000014fb480;  1 drivers
v0x6000016bdc20_0 .var "q", 0 0;
v0x6000016bdcb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016bdd40_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e51140 .scope module, "d9" "dff" 15 22, 16 2 0, S_0x144e5e070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016bddd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bde60_0 .net "d", 0 0, L_0x6000014fb2a0;  1 drivers
v0x6000016bdef0_0 .var "q", 0 0;
v0x6000016bdf80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016be010_0 .net "wen", 0 0, L_0x6000014f8960;  alias, 1 drivers
S_0x144e509d0 .scope module, "reg_flag" "flagregister" 3 100, 17 1 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /INPUT 3 "e";
    .port_info 4 /OUTPUT 3 "q";
v0x6000016bebe0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016bec70_0 .net "d", 2 0, L_0x60000147ce60;  alias, 1 drivers
v0x6000016bed00_0 .net "e", 2 0, v0x6000016e9c20_0;  alias, 1 drivers
v0x6000016bed90_0 .net "q", 2 0, L_0x6000014c5cc0;  alias, 1 drivers
v0x6000016bee20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c5a40 .part L_0x60000147ce60, 0, 1;
L_0x6000014c5ae0 .part v0x6000016e9c20_0, 0, 1;
L_0x6000014c5b80 .part L_0x60000147ce60, 1, 1;
L_0x6000014c5c20 .part v0x6000016e9c20_0, 1, 1;
L_0x6000014c5cc0 .concat8 [ 1 1 1 0], v0x6000016be490_0, v0x6000016be760_0, v0x6000016bea30_0;
L_0x6000014c5d60 .part L_0x60000147ce60, 2, 1;
L_0x6000014c5e00 .part v0x6000016e9c20_0, 2, 1;
S_0x144e4db30 .scope module, "f_0" "dff" 17 13, 16 2 0, S_0x144e509d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016be370_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016be400_0 .net "d", 0 0, L_0x6000014c5a40;  1 drivers
v0x6000016be490_0 .var "q", 0 0;
v0x6000016be520_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016be5b0_0 .net "wen", 0 0, L_0x6000014c5ae0;  1 drivers
S_0x144e4dca0 .scope module, "f_1" "dff" 17 21, 16 2 0, S_0x144e509d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016be640_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016be6d0_0 .net "d", 0 0, L_0x6000014c5b80;  1 drivers
v0x6000016be760_0 .var "q", 0 0;
v0x6000016be7f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016be880_0 .net "wen", 0 0, L_0x6000014c5c20;  1 drivers
S_0x144e50060 .scope module, "f_2" "dff" 17 29, 16 2 0, S_0x144e509d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016be910_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016be9a0_0 .net "d", 0 0, L_0x6000014c5d60;  1 drivers
v0x6000016bea30_0 .var "q", 0 0;
v0x6000016beac0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016beb50_0 .net "wen", 0 0, L_0x6000014c5e00;  1 drivers
S_0x144e501d0 .scope module, "rf" "RegisterFile" 3 150, 18 1 0, S_0x144e37740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
o0x13804c610 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000025b1fe0 .island tran;
p0x13804c610 .port I0x6000025b1fe0, o0x13804c610;
L_0x600000ebca10 .functor BUFZ 16, p0x13804c610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x13804c640 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000024c9fe0 .island tran;
p0x13804c640 .port I0x6000024c9fe0, o0x13804c640;
L_0x600000ebca80 .functor BUFZ 16, p0x13804c640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60000161e640_0 .net "DstData", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000161e6d0_0 .net "DstReg", 3 0, L_0x6000014c6c60;  alias, 1 drivers
v0x60000161e760_0 .net "SrcData1", 15 0, L_0x600000ebca10;  alias, 1 drivers
v0x60000161e7f0_0 .net "SrcData2", 15 0, L_0x600000ebca80;  alias, 1 drivers
v0x60000161e880_0 .net "SrcReg1", 3 0, L_0x6000014c68a0;  alias, 1 drivers
v0x60000161e910_0 .net "SrcReg2", 3 0, L_0x6000014c6bc0;  alias, 1 drivers
v0x60000161e9a0_0 .net "WriteReg", 0 0, v0x6000016eaa30_0;  alias, 1 drivers
v0x60000161ea30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161eac0_0 .net "dcd_out1", 15 0, L_0x6000014c0820;  1 drivers
v0x60000161eb50_0 .net "dcd_out2", 15 0, L_0x6000014c2440;  1 drivers
v0x60000161ebe0_0 .net "dcd_out3", 15 0, L_0x6000014cc140;  1 drivers
v0x60000161ec70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000161ed00_0 .net8 "src1_data", 15 0, p0x13804c610;  0 drivers, strength-aware
v0x60000161ed90_0 .net8 "src2_data", 15 0, p0x13804c640;  0 drivers, strength-aware
L_0x6000014cdfe0 .part L_0x6000014cc140, 0, 1;
L_0x6000014ce080 .part L_0x6000014c0820, 0, 1;
L_0x6000014ce120 .part L_0x6000014c2440, 0, 1;
L_0x6000014c8000 .part L_0x6000014cc140, 1, 1;
L_0x6000014c80a0 .part L_0x6000014c0820, 1, 1;
L_0x6000014c8140 .part L_0x6000014c2440, 1, 1;
L_0x6000014c9fe0 .part L_0x6000014cc140, 2, 1;
L_0x6000014ca080 .part L_0x6000014c0820, 2, 1;
L_0x6000014ca120 .part L_0x6000014c2440, 2, 1;
L_0x6000014b4000 .part L_0x6000014cc140, 3, 1;
L_0x6000014b40a0 .part L_0x6000014c0820, 3, 1;
L_0x6000014b4140 .part L_0x6000014c2440, 3, 1;
L_0x6000014b5fe0 .part L_0x6000014cc140, 4, 1;
L_0x6000014b6080 .part L_0x6000014c0820, 4, 1;
L_0x6000014b6120 .part L_0x6000014c2440, 4, 1;
L_0x6000014b0000 .part L_0x6000014cc140, 5, 1;
L_0x6000014b00a0 .part L_0x6000014c0820, 5, 1;
L_0x6000014b0140 .part L_0x6000014c2440, 5, 1;
L_0x6000014b1fe0 .part L_0x6000014cc140, 6, 1;
L_0x6000014b2120 .part L_0x6000014c0820, 6, 1;
L_0x6000014b21c0 .part L_0x6000014c2440, 6, 1;
L_0x6000014bc000 .part L_0x6000014cc140, 7, 1;
L_0x6000014bc0a0 .part L_0x6000014c0820, 7, 1;
L_0x6000014bc140 .part L_0x6000014c2440, 7, 1;
L_0x6000014bdfe0 .part L_0x6000014cc140, 8, 1;
L_0x6000014be080 .part L_0x6000014c0820, 8, 1;
L_0x6000014be120 .part L_0x6000014c2440, 8, 1;
L_0x6000014b8000 .part L_0x6000014cc140, 9, 1;
L_0x6000014b80a0 .part L_0x6000014c0820, 9, 1;
L_0x6000014b8140 .part L_0x6000014c2440, 9, 1;
L_0x6000014b9fe0 .part L_0x6000014cc140, 10, 1;
L_0x6000014ba080 .part L_0x6000014c0820, 10, 1;
L_0x6000014ba120 .part L_0x6000014c2440, 10, 1;
L_0x6000014a4000 .part L_0x6000014cc140, 11, 1;
L_0x6000014a40a0 .part L_0x6000014c0820, 11, 1;
L_0x6000014a4140 .part L_0x6000014c2440, 11, 1;
L_0x6000014a5fe0 .part L_0x6000014cc140, 12, 1;
L_0x6000014a6080 .part L_0x6000014c0820, 12, 1;
L_0x6000014a6120 .part L_0x6000014c2440, 12, 1;
L_0x6000014a0000 .part L_0x6000014cc140, 13, 1;
L_0x6000014a00a0 .part L_0x6000014c0820, 13, 1;
L_0x6000014a0140 .part L_0x6000014c2440, 13, 1;
L_0x6000014a1fe0 .part L_0x6000014cc140, 14, 1;
L_0x6000014a2080 .part L_0x6000014c0820, 14, 1;
L_0x6000014a2120 .part L_0x6000014c2440, 14, 1;
L_0x6000014ac000 .part L_0x6000014cc140, 15, 1;
L_0x6000014ac0a0 .part L_0x6000014c0820, 15, 1;
L_0x6000014ac140 .part L_0x6000014c2440, 15, 1;
S_0x144e4f8f0 .scope module, "rd1" "ReadDecoder_4_16" 18 12, 19 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
v0x6000016beeb0_0 .net "RegId", 3 0, L_0x6000014c68a0;  alias, 1 drivers
v0x6000016bef40_0 .net "Wordline", 15 0, L_0x6000014c0820;  alias, 1 drivers
v0x6000016befd0_0 .net *"_ivl_0", 31 0, L_0x6000014c6d00;  1 drivers
v0x6000016bf060_0 .net *"_ivl_10", 31 0, L_0x6000014c6e40;  1 drivers
v0x6000016bf0f0_0 .net *"_ivl_100", 31 0, L_0x6000014c7a20;  1 drivers
L_0x1380b12e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf180_0 .net *"_ivl_103", 27 0, L_0x1380b12e8;  1 drivers
L_0x1380b1330 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x6000016bf210_0 .net/2u *"_ivl_104", 31 0, L_0x1380b1330;  1 drivers
v0x6000016bf2a0_0 .net *"_ivl_106", 0 0, L_0x6000014c78e0;  1 drivers
L_0x1380b1378 .functor BUFT 1, C4<0000010000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf330_0 .net/2u *"_ivl_108", 15 0, L_0x1380b1378;  1 drivers
v0x6000016bf3c0_0 .net *"_ivl_110", 31 0, L_0x6000014c7ac0;  1 drivers
L_0x1380b13c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf450_0 .net *"_ivl_113", 27 0, L_0x1380b13c0;  1 drivers
L_0x1380b1408 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x6000016bf4e0_0 .net/2u *"_ivl_114", 31 0, L_0x1380b1408;  1 drivers
v0x6000016bf570_0 .net *"_ivl_116", 0 0, L_0x6000014c7b60;  1 drivers
L_0x1380b1450 .functor BUFT 1, C4<0000100000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf600_0 .net/2u *"_ivl_118", 15 0, L_0x1380b1450;  1 drivers
v0x6000016bf690_0 .net *"_ivl_120", 31 0, L_0x6000014c7c00;  1 drivers
L_0x1380b1498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf720_0 .net *"_ivl_123", 27 0, L_0x1380b1498;  1 drivers
L_0x1380b14e0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x6000016bf7b0_0 .net/2u *"_ivl_124", 31 0, L_0x1380b14e0;  1 drivers
v0x6000016bf840_0 .net *"_ivl_126", 0 0, L_0x6000014c7ca0;  1 drivers
L_0x1380b1528 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf8d0_0 .net/2u *"_ivl_128", 15 0, L_0x1380b1528;  1 drivers
L_0x1380b0b50 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bf960_0 .net *"_ivl_13", 27 0, L_0x1380b0b50;  1 drivers
v0x6000016bf9f0_0 .net *"_ivl_130", 31 0, L_0x6000014c7d40;  1 drivers
L_0x1380b1570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bfa80_0 .net *"_ivl_133", 27 0, L_0x1380b1570;  1 drivers
L_0x1380b15b8 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x6000016bfb10_0 .net/2u *"_ivl_134", 31 0, L_0x1380b15b8;  1 drivers
v0x6000016bfba0_0 .net *"_ivl_136", 0 0, L_0x6000014c7de0;  1 drivers
L_0x1380b1600 .functor BUFT 1, C4<0010000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bfc30_0 .net/2u *"_ivl_138", 15 0, L_0x1380b1600;  1 drivers
L_0x1380b0b98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000016bfcc0_0 .net/2u *"_ivl_14", 31 0, L_0x1380b0b98;  1 drivers
v0x6000016bfd50_0 .net *"_ivl_140", 31 0, L_0x6000014c7e80;  1 drivers
L_0x1380b1648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bfde0_0 .net *"_ivl_143", 27 0, L_0x1380b1648;  1 drivers
L_0x1380b1690 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x6000016bfe70_0 .net/2u *"_ivl_144", 31 0, L_0x1380b1690;  1 drivers
v0x6000016bff00_0 .net *"_ivl_146", 0 0, L_0x6000014c7f20;  1 drivers
L_0x1380b16d8 .functor BUFT 1, C4<0100000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b8000_0 .net/2u *"_ivl_148", 15 0, L_0x1380b16d8;  1 drivers
L_0x1380b1720 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b8090_0 .net/2u *"_ivl_150", 15 0, L_0x1380b1720;  1 drivers
v0x6000016b8120_0 .net *"_ivl_152", 15 0, L_0x6000014da120;  1 drivers
v0x6000016b81b0_0 .net *"_ivl_154", 15 0, L_0x6000014c0000;  1 drivers
v0x6000016b8240_0 .net *"_ivl_156", 15 0, L_0x6000014c00a0;  1 drivers
v0x6000016b82d0_0 .net *"_ivl_158", 15 0, L_0x6000014c0140;  1 drivers
v0x6000016b8360_0 .net *"_ivl_16", 0 0, L_0x6000014c6ee0;  1 drivers
v0x6000016b83f0_0 .net *"_ivl_160", 15 0, L_0x6000014c01e0;  1 drivers
v0x6000016b8480_0 .net *"_ivl_162", 15 0, L_0x6000014c0280;  1 drivers
v0x6000016b8510_0 .net *"_ivl_164", 15 0, L_0x6000014c0320;  1 drivers
v0x6000016b85a0_0 .net *"_ivl_166", 15 0, L_0x6000014c03c0;  1 drivers
v0x6000016b8630_0 .net *"_ivl_168", 15 0, L_0x6000014c0460;  1 drivers
v0x6000016b86c0_0 .net *"_ivl_170", 15 0, L_0x6000014c0500;  1 drivers
v0x6000016b8750_0 .net *"_ivl_172", 15 0, L_0x6000014c05a0;  1 drivers
v0x6000016b87e0_0 .net *"_ivl_174", 15 0, L_0x6000014c0640;  1 drivers
v0x6000016b8870_0 .net *"_ivl_176", 15 0, L_0x6000014c06e0;  1 drivers
v0x6000016b8900_0 .net *"_ivl_178", 15 0, L_0x6000014c0780;  1 drivers
L_0x1380b0be0 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000016b8990_0 .net/2u *"_ivl_18", 15 0, L_0x1380b0be0;  1 drivers
v0x6000016b8a20_0 .net *"_ivl_20", 31 0, L_0x6000014c6f80;  1 drivers
L_0x1380b0c28 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b8ab0_0 .net *"_ivl_23", 27 0, L_0x1380b0c28;  1 drivers
L_0x1380b0c70 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000016b8b40_0 .net/2u *"_ivl_24", 31 0, L_0x1380b0c70;  1 drivers
v0x6000016b8bd0_0 .net *"_ivl_26", 0 0, L_0x6000014c7020;  1 drivers
L_0x1380b0cb8 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000016b8c60_0 .net/2u *"_ivl_28", 15 0, L_0x1380b0cb8;  1 drivers
L_0x1380b0a78 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b8cf0_0 .net *"_ivl_3", 27 0, L_0x1380b0a78;  1 drivers
v0x6000016b8d80_0 .net *"_ivl_30", 31 0, L_0x6000014c70c0;  1 drivers
L_0x1380b0d00 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b8e10_0 .net *"_ivl_33", 27 0, L_0x1380b0d00;  1 drivers
L_0x1380b0d48 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000016b8ea0_0 .net/2u *"_ivl_34", 31 0, L_0x1380b0d48;  1 drivers
v0x6000016b8f30_0 .net *"_ivl_36", 0 0, L_0x6000014c7160;  1 drivers
L_0x1380b0d90 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000016b8fc0_0 .net/2u *"_ivl_38", 15 0, L_0x1380b0d90;  1 drivers
L_0x1380b0ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9050_0 .net/2u *"_ivl_4", 31 0, L_0x1380b0ac0;  1 drivers
v0x6000016b90e0_0 .net *"_ivl_40", 31 0, L_0x6000014c7200;  1 drivers
L_0x1380b0dd8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9170_0 .net *"_ivl_43", 27 0, L_0x1380b0dd8;  1 drivers
L_0x1380b0e20 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000016b9200_0 .net/2u *"_ivl_44", 31 0, L_0x1380b0e20;  1 drivers
v0x6000016b9290_0 .net *"_ivl_46", 0 0, L_0x6000014c72a0;  1 drivers
L_0x1380b0e68 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9320_0 .net/2u *"_ivl_48", 15 0, L_0x1380b0e68;  1 drivers
v0x6000016b93b0_0 .net *"_ivl_50", 31 0, L_0x6000014c7340;  1 drivers
L_0x1380b0eb0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9440_0 .net *"_ivl_53", 27 0, L_0x1380b0eb0;  1 drivers
L_0x1380b0ef8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x6000016b94d0_0 .net/2u *"_ivl_54", 31 0, L_0x1380b0ef8;  1 drivers
v0x6000016b9560_0 .net *"_ivl_56", 0 0, L_0x6000014c73e0;  1 drivers
L_0x1380b0f40 .functor BUFT 1, C4<0000000000100000>, C4<0>, C4<0>, C4<0>;
v0x6000016b95f0_0 .net/2u *"_ivl_58", 15 0, L_0x1380b0f40;  1 drivers
v0x6000016b9680_0 .net *"_ivl_6", 0 0, L_0x6000014c6da0;  1 drivers
v0x6000016b9710_0 .net *"_ivl_60", 31 0, L_0x6000014c7480;  1 drivers
L_0x1380b0f88 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b97a0_0 .net *"_ivl_63", 27 0, L_0x1380b0f88;  1 drivers
L_0x1380b0fd0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x6000016b9830_0 .net/2u *"_ivl_64", 31 0, L_0x1380b0fd0;  1 drivers
v0x6000016b98c0_0 .net *"_ivl_66", 0 0, L_0x6000014c7520;  1 drivers
L_0x1380b1018 .functor BUFT 1, C4<0000000001000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9950_0 .net/2u *"_ivl_68", 15 0, L_0x1380b1018;  1 drivers
v0x6000016b99e0_0 .net *"_ivl_70", 31 0, L_0x6000014c75c0;  1 drivers
L_0x1380b1060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9a70_0 .net *"_ivl_73", 27 0, L_0x1380b1060;  1 drivers
L_0x1380b10a8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x6000016b9b00_0 .net/2u *"_ivl_74", 31 0, L_0x1380b10a8;  1 drivers
v0x6000016b9b90_0 .net *"_ivl_76", 0 0, L_0x6000014c7660;  1 drivers
L_0x1380b10f0 .functor BUFT 1, C4<0000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9c20_0 .net/2u *"_ivl_78", 15 0, L_0x1380b10f0;  1 drivers
L_0x1380b0b08 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000016b9cb0_0 .net/2u *"_ivl_8", 15 0, L_0x1380b0b08;  1 drivers
v0x6000016b9d40_0 .net *"_ivl_80", 31 0, L_0x6000014c7700;  1 drivers
L_0x1380b1138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9dd0_0 .net *"_ivl_83", 27 0, L_0x1380b1138;  1 drivers
L_0x1380b1180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9e60_0 .net/2u *"_ivl_84", 31 0, L_0x1380b1180;  1 drivers
v0x6000016b9ef0_0 .net *"_ivl_86", 0 0, L_0x6000014c77a0;  1 drivers
L_0x1380b11c8 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0x6000016b9f80_0 .net/2u *"_ivl_88", 15 0, L_0x1380b11c8;  1 drivers
v0x6000016ba010_0 .net *"_ivl_90", 31 0, L_0x6000014c7840;  1 drivers
L_0x1380b1210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ba0a0_0 .net *"_ivl_93", 27 0, L_0x1380b1210;  1 drivers
L_0x1380b1258 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x6000016ba130_0 .net/2u *"_ivl_94", 31 0, L_0x1380b1258;  1 drivers
v0x6000016ba1c0_0 .net *"_ivl_96", 0 0, L_0x6000014c7980;  1 drivers
L_0x1380b12a0 .functor BUFT 1, C4<0000001000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ba250_0 .net/2u *"_ivl_98", 15 0, L_0x1380b12a0;  1 drivers
L_0x6000014c6d00 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0a78;
L_0x6000014c6da0 .cmp/eq 32, L_0x6000014c6d00, L_0x1380b0ac0;
L_0x6000014c6e40 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0b50;
L_0x6000014c6ee0 .cmp/eq 32, L_0x6000014c6e40, L_0x1380b0b98;
L_0x6000014c6f80 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0c28;
L_0x6000014c7020 .cmp/eq 32, L_0x6000014c6f80, L_0x1380b0c70;
L_0x6000014c70c0 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0d00;
L_0x6000014c7160 .cmp/eq 32, L_0x6000014c70c0, L_0x1380b0d48;
L_0x6000014c7200 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0dd8;
L_0x6000014c72a0 .cmp/eq 32, L_0x6000014c7200, L_0x1380b0e20;
L_0x6000014c7340 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0eb0;
L_0x6000014c73e0 .cmp/eq 32, L_0x6000014c7340, L_0x1380b0ef8;
L_0x6000014c7480 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b0f88;
L_0x6000014c7520 .cmp/eq 32, L_0x6000014c7480, L_0x1380b0fd0;
L_0x6000014c75c0 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b1060;
L_0x6000014c7660 .cmp/eq 32, L_0x6000014c75c0, L_0x1380b10a8;
L_0x6000014c7700 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b1138;
L_0x6000014c77a0 .cmp/eq 32, L_0x6000014c7700, L_0x1380b1180;
L_0x6000014c7840 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b1210;
L_0x6000014c7980 .cmp/eq 32, L_0x6000014c7840, L_0x1380b1258;
L_0x6000014c7a20 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b12e8;
L_0x6000014c78e0 .cmp/eq 32, L_0x6000014c7a20, L_0x1380b1330;
L_0x6000014c7ac0 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b13c0;
L_0x6000014c7b60 .cmp/eq 32, L_0x6000014c7ac0, L_0x1380b1408;
L_0x6000014c7c00 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b1498;
L_0x6000014c7ca0 .cmp/eq 32, L_0x6000014c7c00, L_0x1380b14e0;
L_0x6000014c7d40 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b1570;
L_0x6000014c7de0 .cmp/eq 32, L_0x6000014c7d40, L_0x1380b15b8;
L_0x6000014c7e80 .concat [ 4 28 0 0], L_0x6000014c68a0, L_0x1380b1648;
L_0x6000014c7f20 .cmp/eq 32, L_0x6000014c7e80, L_0x1380b1690;
L_0x6000014da120 .functor MUXZ 16, L_0x1380b1720, L_0x1380b16d8, L_0x6000014c7f20, C4<>;
L_0x6000014c0000 .functor MUXZ 16, L_0x6000014da120, L_0x1380b1600, L_0x6000014c7de0, C4<>;
L_0x6000014c00a0 .functor MUXZ 16, L_0x6000014c0000, L_0x1380b1528, L_0x6000014c7ca0, C4<>;
L_0x6000014c0140 .functor MUXZ 16, L_0x6000014c00a0, L_0x1380b1450, L_0x6000014c7b60, C4<>;
L_0x6000014c01e0 .functor MUXZ 16, L_0x6000014c0140, L_0x1380b1378, L_0x6000014c78e0, C4<>;
L_0x6000014c0280 .functor MUXZ 16, L_0x6000014c01e0, L_0x1380b12a0, L_0x6000014c7980, C4<>;
L_0x6000014c0320 .functor MUXZ 16, L_0x6000014c0280, L_0x1380b11c8, L_0x6000014c77a0, C4<>;
L_0x6000014c03c0 .functor MUXZ 16, L_0x6000014c0320, L_0x1380b10f0, L_0x6000014c7660, C4<>;
L_0x6000014c0460 .functor MUXZ 16, L_0x6000014c03c0, L_0x1380b1018, L_0x6000014c7520, C4<>;
L_0x6000014c0500 .functor MUXZ 16, L_0x6000014c0460, L_0x1380b0f40, L_0x6000014c73e0, C4<>;
L_0x6000014c05a0 .functor MUXZ 16, L_0x6000014c0500, L_0x1380b0e68, L_0x6000014c72a0, C4<>;
L_0x6000014c0640 .functor MUXZ 16, L_0x6000014c05a0, L_0x1380b0d90, L_0x6000014c7160, C4<>;
L_0x6000014c06e0 .functor MUXZ 16, L_0x6000014c0640, L_0x1380b0cb8, L_0x6000014c7020, C4<>;
L_0x6000014c0780 .functor MUXZ 16, L_0x6000014c06e0, L_0x1380b0be0, L_0x6000014c6ee0, C4<>;
L_0x6000014c0820 .functor MUXZ 16, L_0x6000014c0780, L_0x1380b0b08, L_0x6000014c6da0, C4<>;
S_0x144e4fa60 .scope module, "rd2" "ReadDecoder_4_16" 18 13, 19 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
v0x6000016ba2e0_0 .net "RegId", 3 0, L_0x6000014c6bc0;  alias, 1 drivers
v0x6000016ba370_0 .net "Wordline", 15 0, L_0x6000014c2440;  alias, 1 drivers
v0x6000016ba400_0 .net *"_ivl_0", 31 0, L_0x6000014c08c0;  1 drivers
v0x6000016ba490_0 .net *"_ivl_10", 31 0, L_0x6000014c0a00;  1 drivers
v0x6000016ba520_0 .net *"_ivl_100", 31 0, L_0x6000014c15e0;  1 drivers
L_0x1380b1fd8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ba5b0_0 .net *"_ivl_103", 27 0, L_0x1380b1fd8;  1 drivers
L_0x1380b2020 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x6000016ba640_0 .net/2u *"_ivl_104", 31 0, L_0x1380b2020;  1 drivers
v0x6000016ba6d0_0 .net *"_ivl_106", 0 0, L_0x6000014c14a0;  1 drivers
L_0x1380b2068 .functor BUFT 1, C4<0000010000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ba760_0 .net/2u *"_ivl_108", 15 0, L_0x1380b2068;  1 drivers
v0x6000016ba7f0_0 .net *"_ivl_110", 31 0, L_0x6000014c1680;  1 drivers
L_0x1380b20b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016ba880_0 .net *"_ivl_113", 27 0, L_0x1380b20b0;  1 drivers
L_0x1380b20f8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x6000016ba910_0 .net/2u *"_ivl_114", 31 0, L_0x1380b20f8;  1 drivers
v0x6000016ba9a0_0 .net *"_ivl_116", 0 0, L_0x6000014c1720;  1 drivers
L_0x1380b2140 .functor BUFT 1, C4<0000100000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016baa30_0 .net/2u *"_ivl_118", 15 0, L_0x1380b2140;  1 drivers
v0x6000016baac0_0 .net *"_ivl_120", 31 0, L_0x6000014c17c0;  1 drivers
L_0x1380b2188 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bab50_0 .net *"_ivl_123", 27 0, L_0x1380b2188;  1 drivers
L_0x1380b21d0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x6000016babe0_0 .net/2u *"_ivl_124", 31 0, L_0x1380b21d0;  1 drivers
v0x6000016bac70_0 .net *"_ivl_126", 0 0, L_0x6000014c1860;  1 drivers
L_0x1380b2218 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bad00_0 .net/2u *"_ivl_128", 15 0, L_0x1380b2218;  1 drivers
L_0x1380b1840 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bad90_0 .net *"_ivl_13", 27 0, L_0x1380b1840;  1 drivers
v0x6000016bae20_0 .net *"_ivl_130", 31 0, L_0x6000014c1900;  1 drivers
L_0x1380b2260 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016baeb0_0 .net *"_ivl_133", 27 0, L_0x1380b2260;  1 drivers
L_0x1380b22a8 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x6000016baf40_0 .net/2u *"_ivl_134", 31 0, L_0x1380b22a8;  1 drivers
v0x6000016bafd0_0 .net *"_ivl_136", 0 0, L_0x6000014c19a0;  1 drivers
L_0x1380b22f0 .functor BUFT 1, C4<0010000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bb060_0 .net/2u *"_ivl_138", 15 0, L_0x1380b22f0;  1 drivers
L_0x1380b1888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000016bb0f0_0 .net/2u *"_ivl_14", 31 0, L_0x1380b1888;  1 drivers
v0x6000016bb180_0 .net *"_ivl_140", 31 0, L_0x6000014c1a40;  1 drivers
L_0x1380b2338 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bb210_0 .net *"_ivl_143", 27 0, L_0x1380b2338;  1 drivers
L_0x1380b2380 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x6000016bb2a0_0 .net/2u *"_ivl_144", 31 0, L_0x1380b2380;  1 drivers
v0x6000016bb330_0 .net *"_ivl_146", 0 0, L_0x6000014c1ae0;  1 drivers
L_0x1380b23c8 .functor BUFT 1, C4<0100000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bb3c0_0 .net/2u *"_ivl_148", 15 0, L_0x1380b23c8;  1 drivers
L_0x1380b2410 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bb450_0 .net/2u *"_ivl_150", 15 0, L_0x1380b2410;  1 drivers
v0x6000016bb4e0_0 .net *"_ivl_152", 15 0, L_0x6000014c1b80;  1 drivers
v0x6000016bb570_0 .net *"_ivl_154", 15 0, L_0x6000014c1c20;  1 drivers
v0x6000016bb600_0 .net *"_ivl_156", 15 0, L_0x6000014c1cc0;  1 drivers
v0x6000016bb690_0 .net *"_ivl_158", 15 0, L_0x6000014c1d60;  1 drivers
v0x6000016bb720_0 .net *"_ivl_16", 0 0, L_0x6000014c0aa0;  1 drivers
v0x6000016bb7b0_0 .net *"_ivl_160", 15 0, L_0x6000014c1e00;  1 drivers
v0x6000016bb840_0 .net *"_ivl_162", 15 0, L_0x6000014c1ea0;  1 drivers
v0x6000016bb8d0_0 .net *"_ivl_164", 15 0, L_0x6000014c1f40;  1 drivers
v0x6000016bb960_0 .net *"_ivl_166", 15 0, L_0x6000014c1fe0;  1 drivers
v0x6000016bb9f0_0 .net *"_ivl_168", 15 0, L_0x6000014c2080;  1 drivers
v0x6000016bba80_0 .net *"_ivl_170", 15 0, L_0x6000014c2120;  1 drivers
v0x6000016bbb10_0 .net *"_ivl_172", 15 0, L_0x6000014c21c0;  1 drivers
v0x6000016bbba0_0 .net *"_ivl_174", 15 0, L_0x6000014c2260;  1 drivers
v0x6000016bbc30_0 .net *"_ivl_176", 15 0, L_0x6000014c2300;  1 drivers
v0x6000016bbcc0_0 .net *"_ivl_178", 15 0, L_0x6000014c23a0;  1 drivers
L_0x1380b18d0 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000016bbd50_0 .net/2u *"_ivl_18", 15 0, L_0x1380b18d0;  1 drivers
v0x6000016bbde0_0 .net *"_ivl_20", 31 0, L_0x6000014c0b40;  1 drivers
L_0x1380b1918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016bbe70_0 .net *"_ivl_23", 27 0, L_0x1380b1918;  1 drivers
L_0x1380b1960 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000016bbf00_0 .net/2u *"_ivl_24", 31 0, L_0x1380b1960;  1 drivers
v0x6000016a4000_0 .net *"_ivl_26", 0 0, L_0x6000014c0be0;  1 drivers
L_0x1380b19a8 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000016a4090_0 .net/2u *"_ivl_28", 15 0, L_0x1380b19a8;  1 drivers
L_0x1380b1768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4120_0 .net *"_ivl_3", 27 0, L_0x1380b1768;  1 drivers
v0x6000016a41b0_0 .net *"_ivl_30", 31 0, L_0x6000014c0c80;  1 drivers
L_0x1380b19f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4240_0 .net *"_ivl_33", 27 0, L_0x1380b19f0;  1 drivers
L_0x1380b1a38 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000016a42d0_0 .net/2u *"_ivl_34", 31 0, L_0x1380b1a38;  1 drivers
v0x6000016a4360_0 .net *"_ivl_36", 0 0, L_0x6000014c0d20;  1 drivers
L_0x1380b1a80 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000016a43f0_0 .net/2u *"_ivl_38", 15 0, L_0x1380b1a80;  1 drivers
L_0x1380b17b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4480_0 .net/2u *"_ivl_4", 31 0, L_0x1380b17b0;  1 drivers
v0x6000016a4510_0 .net *"_ivl_40", 31 0, L_0x6000014c0dc0;  1 drivers
L_0x1380b1ac8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a45a0_0 .net *"_ivl_43", 27 0, L_0x1380b1ac8;  1 drivers
L_0x1380b1b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000016a4630_0 .net/2u *"_ivl_44", 31 0, L_0x1380b1b10;  1 drivers
v0x6000016a46c0_0 .net *"_ivl_46", 0 0, L_0x6000014c0e60;  1 drivers
L_0x1380b1b58 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4750_0 .net/2u *"_ivl_48", 15 0, L_0x1380b1b58;  1 drivers
v0x6000016a47e0_0 .net *"_ivl_50", 31 0, L_0x6000014c0f00;  1 drivers
L_0x1380b1ba0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4870_0 .net *"_ivl_53", 27 0, L_0x1380b1ba0;  1 drivers
L_0x1380b1be8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x6000016a4900_0 .net/2u *"_ivl_54", 31 0, L_0x1380b1be8;  1 drivers
v0x6000016a4990_0 .net *"_ivl_56", 0 0, L_0x6000014c0fa0;  1 drivers
L_0x1380b1c30 .functor BUFT 1, C4<0000000000100000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4a20_0 .net/2u *"_ivl_58", 15 0, L_0x1380b1c30;  1 drivers
v0x6000016a4ab0_0 .net *"_ivl_6", 0 0, L_0x6000014c0960;  1 drivers
v0x6000016a4b40_0 .net *"_ivl_60", 31 0, L_0x6000014c1040;  1 drivers
L_0x1380b1c78 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4bd0_0 .net *"_ivl_63", 27 0, L_0x1380b1c78;  1 drivers
L_0x1380b1cc0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x6000016a4c60_0 .net/2u *"_ivl_64", 31 0, L_0x1380b1cc0;  1 drivers
v0x6000016a4cf0_0 .net *"_ivl_66", 0 0, L_0x6000014c10e0;  1 drivers
L_0x1380b1d08 .functor BUFT 1, C4<0000000001000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4d80_0 .net/2u *"_ivl_68", 15 0, L_0x1380b1d08;  1 drivers
v0x6000016a4e10_0 .net *"_ivl_70", 31 0, L_0x6000014c1180;  1 drivers
L_0x1380b1d50 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a4ea0_0 .net *"_ivl_73", 27 0, L_0x1380b1d50;  1 drivers
L_0x1380b1d98 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x6000016a4f30_0 .net/2u *"_ivl_74", 31 0, L_0x1380b1d98;  1 drivers
v0x6000016a4fc0_0 .net *"_ivl_76", 0 0, L_0x6000014c1220;  1 drivers
L_0x1380b1de0 .functor BUFT 1, C4<0000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5050_0 .net/2u *"_ivl_78", 15 0, L_0x1380b1de0;  1 drivers
L_0x1380b17f8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000016a50e0_0 .net/2u *"_ivl_8", 15 0, L_0x1380b17f8;  1 drivers
v0x6000016a5170_0 .net *"_ivl_80", 31 0, L_0x6000014c12c0;  1 drivers
L_0x1380b1e28 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5200_0 .net *"_ivl_83", 27 0, L_0x1380b1e28;  1 drivers
L_0x1380b1e70 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5290_0 .net/2u *"_ivl_84", 31 0, L_0x1380b1e70;  1 drivers
v0x6000016a5320_0 .net *"_ivl_86", 0 0, L_0x6000014c1360;  1 drivers
L_0x1380b1eb8 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a53b0_0 .net/2u *"_ivl_88", 15 0, L_0x1380b1eb8;  1 drivers
v0x6000016a5440_0 .net *"_ivl_90", 31 0, L_0x6000014c1400;  1 drivers
L_0x1380b1f00 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a54d0_0 .net *"_ivl_93", 27 0, L_0x1380b1f00;  1 drivers
L_0x1380b1f48 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x6000016a5560_0 .net/2u *"_ivl_94", 31 0, L_0x1380b1f48;  1 drivers
v0x6000016a55f0_0 .net *"_ivl_96", 0 0, L_0x6000014c1540;  1 drivers
L_0x1380b1f90 .functor BUFT 1, C4<0000001000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5680_0 .net/2u *"_ivl_98", 15 0, L_0x1380b1f90;  1 drivers
L_0x6000014c08c0 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1768;
L_0x6000014c0960 .cmp/eq 32, L_0x6000014c08c0, L_0x1380b17b0;
L_0x6000014c0a00 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1840;
L_0x6000014c0aa0 .cmp/eq 32, L_0x6000014c0a00, L_0x1380b1888;
L_0x6000014c0b40 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1918;
L_0x6000014c0be0 .cmp/eq 32, L_0x6000014c0b40, L_0x1380b1960;
L_0x6000014c0c80 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b19f0;
L_0x6000014c0d20 .cmp/eq 32, L_0x6000014c0c80, L_0x1380b1a38;
L_0x6000014c0dc0 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1ac8;
L_0x6000014c0e60 .cmp/eq 32, L_0x6000014c0dc0, L_0x1380b1b10;
L_0x6000014c0f00 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1ba0;
L_0x6000014c0fa0 .cmp/eq 32, L_0x6000014c0f00, L_0x1380b1be8;
L_0x6000014c1040 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1c78;
L_0x6000014c10e0 .cmp/eq 32, L_0x6000014c1040, L_0x1380b1cc0;
L_0x6000014c1180 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1d50;
L_0x6000014c1220 .cmp/eq 32, L_0x6000014c1180, L_0x1380b1d98;
L_0x6000014c12c0 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1e28;
L_0x6000014c1360 .cmp/eq 32, L_0x6000014c12c0, L_0x1380b1e70;
L_0x6000014c1400 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1f00;
L_0x6000014c1540 .cmp/eq 32, L_0x6000014c1400, L_0x1380b1f48;
L_0x6000014c15e0 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b1fd8;
L_0x6000014c14a0 .cmp/eq 32, L_0x6000014c15e0, L_0x1380b2020;
L_0x6000014c1680 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b20b0;
L_0x6000014c1720 .cmp/eq 32, L_0x6000014c1680, L_0x1380b20f8;
L_0x6000014c17c0 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b2188;
L_0x6000014c1860 .cmp/eq 32, L_0x6000014c17c0, L_0x1380b21d0;
L_0x6000014c1900 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b2260;
L_0x6000014c19a0 .cmp/eq 32, L_0x6000014c1900, L_0x1380b22a8;
L_0x6000014c1a40 .concat [ 4 28 0 0], L_0x6000014c6bc0, L_0x1380b2338;
L_0x6000014c1ae0 .cmp/eq 32, L_0x6000014c1a40, L_0x1380b2380;
L_0x6000014c1b80 .functor MUXZ 16, L_0x1380b2410, L_0x1380b23c8, L_0x6000014c1ae0, C4<>;
L_0x6000014c1c20 .functor MUXZ 16, L_0x6000014c1b80, L_0x1380b22f0, L_0x6000014c19a0, C4<>;
L_0x6000014c1cc0 .functor MUXZ 16, L_0x6000014c1c20, L_0x1380b2218, L_0x6000014c1860, C4<>;
L_0x6000014c1d60 .functor MUXZ 16, L_0x6000014c1cc0, L_0x1380b2140, L_0x6000014c1720, C4<>;
L_0x6000014c1e00 .functor MUXZ 16, L_0x6000014c1d60, L_0x1380b2068, L_0x6000014c14a0, C4<>;
L_0x6000014c1ea0 .functor MUXZ 16, L_0x6000014c1e00, L_0x1380b1f90, L_0x6000014c1540, C4<>;
L_0x6000014c1f40 .functor MUXZ 16, L_0x6000014c1ea0, L_0x1380b1eb8, L_0x6000014c1360, C4<>;
L_0x6000014c1fe0 .functor MUXZ 16, L_0x6000014c1f40, L_0x1380b1de0, L_0x6000014c1220, C4<>;
L_0x6000014c2080 .functor MUXZ 16, L_0x6000014c1fe0, L_0x1380b1d08, L_0x6000014c10e0, C4<>;
L_0x6000014c2120 .functor MUXZ 16, L_0x6000014c2080, L_0x1380b1c30, L_0x6000014c0fa0, C4<>;
L_0x6000014c21c0 .functor MUXZ 16, L_0x6000014c2120, L_0x1380b1b58, L_0x6000014c0e60, C4<>;
L_0x6000014c2260 .functor MUXZ 16, L_0x6000014c21c0, L_0x1380b1a80, L_0x6000014c0d20, C4<>;
L_0x6000014c2300 .functor MUXZ 16, L_0x6000014c2260, L_0x1380b19a8, L_0x6000014c0be0, C4<>;
L_0x6000014c23a0 .functor MUXZ 16, L_0x6000014c2300, L_0x1380b18d0, L_0x6000014c0aa0, C4<>;
L_0x6000014c2440 .functor MUXZ 16, L_0x6000014c23a0, L_0x1380b17f8, L_0x6000014c0960, C4<>;
S_0x144e4f180 .scope module, "rd3" "WriteDecoder_4_16" 18 14, 20 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x1380b2458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600000ebc9a0 .functor XNOR 1, v0x6000016eaa30_0, L_0x1380b2458, C4<0>, C4<0>;
v0x6000016a5710_0 .net "RegId", 3 0, L_0x6000014c6c60;  alias, 1 drivers
v0x6000016a57a0_0 .net "Wordline", 15 0, L_0x6000014cc140;  alias, 1 drivers
v0x6000016a5830_0 .net "WriteReg", 0 0, v0x6000016eaa30_0;  alias, 1 drivers
v0x6000016a58c0_0 .net/2u *"_ivl_0", 0 0, L_0x1380b2458;  1 drivers
L_0x1380b2530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5950_0 .net/2u *"_ivl_10", 31 0, L_0x1380b2530;  1 drivers
L_0x1380b2cc8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x6000016a59e0_0 .net/2u *"_ivl_100", 31 0, L_0x1380b2cc8;  1 drivers
v0x6000016a5a70_0 .net *"_ivl_102", 0 0, L_0x6000014c3160;  1 drivers
L_0x1380b2d10 .functor BUFT 1, C4<0000001000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5b00_0 .net/2u *"_ivl_104", 15 0, L_0x1380b2d10;  1 drivers
v0x6000016a5b90_0 .net *"_ivl_106", 31 0, L_0x6000014c3200;  1 drivers
L_0x1380b2d58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5c20_0 .net *"_ivl_109", 27 0, L_0x1380b2d58;  1 drivers
L_0x1380b2da0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x6000016a5cb0_0 .net/2u *"_ivl_110", 31 0, L_0x1380b2da0;  1 drivers
v0x6000016a5d40_0 .net *"_ivl_112", 0 0, L_0x6000014c30c0;  1 drivers
L_0x1380b2de8 .functor BUFT 1, C4<0000010000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5dd0_0 .net/2u *"_ivl_114", 15 0, L_0x1380b2de8;  1 drivers
v0x6000016a5e60_0 .net *"_ivl_116", 31 0, L_0x6000014c32a0;  1 drivers
L_0x1380b2e30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a5ef0_0 .net *"_ivl_119", 27 0, L_0x1380b2e30;  1 drivers
v0x6000016a5f80_0 .net *"_ivl_12", 0 0, L_0x6000014c2580;  1 drivers
L_0x1380b2e78 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x6000016a6010_0 .net/2u *"_ivl_120", 31 0, L_0x1380b2e78;  1 drivers
v0x6000016a60a0_0 .net *"_ivl_122", 0 0, L_0x6000014c3340;  1 drivers
L_0x1380b2ec0 .functor BUFT 1, C4<0000100000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6130_0 .net/2u *"_ivl_124", 15 0, L_0x1380b2ec0;  1 drivers
v0x6000016a61c0_0 .net *"_ivl_126", 31 0, L_0x6000014c33e0;  1 drivers
L_0x1380b2f08 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6250_0 .net *"_ivl_129", 27 0, L_0x1380b2f08;  1 drivers
L_0x1380b2f50 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x6000016a62e0_0 .net/2u *"_ivl_130", 31 0, L_0x1380b2f50;  1 drivers
v0x6000016a6370_0 .net *"_ivl_132", 0 0, L_0x6000014c3480;  1 drivers
L_0x1380b2f98 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6400_0 .net/2u *"_ivl_134", 15 0, L_0x1380b2f98;  1 drivers
v0x6000016a6490_0 .net *"_ivl_136", 31 0, L_0x6000014c3520;  1 drivers
L_0x1380b2fe0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6520_0 .net *"_ivl_139", 27 0, L_0x1380b2fe0;  1 drivers
L_0x1380b2578 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000016a65b0_0 .net/2u *"_ivl_14", 15 0, L_0x1380b2578;  1 drivers
L_0x1380b3028 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x6000016a6640_0 .net/2u *"_ivl_140", 31 0, L_0x1380b3028;  1 drivers
v0x6000016a66d0_0 .net *"_ivl_142", 0 0, L_0x6000014c35c0;  1 drivers
L_0x1380b3070 .functor BUFT 1, C4<0010000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6760_0 .net/2u *"_ivl_144", 15 0, L_0x1380b3070;  1 drivers
v0x6000016a67f0_0 .net *"_ivl_146", 31 0, L_0x6000014c3660;  1 drivers
L_0x1380b30b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6880_0 .net *"_ivl_149", 27 0, L_0x1380b30b8;  1 drivers
L_0x1380b3100 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x6000016a6910_0 .net/2u *"_ivl_150", 31 0, L_0x1380b3100;  1 drivers
v0x6000016a69a0_0 .net *"_ivl_152", 0 0, L_0x6000014c3700;  1 drivers
L_0x1380b3148 .functor BUFT 1, C4<0100000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6a30_0 .net/2u *"_ivl_154", 15 0, L_0x1380b3148;  1 drivers
L_0x1380b3190 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a6ac0_0 .net/2u *"_ivl_156", 15 0, L_0x1380b3190;  1 drivers
v0x6000016a6b50_0 .net *"_ivl_158", 15 0, L_0x6000014c37a0;  1 drivers
v0x6000016a6be0_0 .net *"_ivl_16", 31 0, L_0x6000014c2620;  1 drivers
v0x6000016a6c70_0 .net *"_ivl_160", 15 0, L_0x6000014c3840;  1 drivers
v0x6000016a6d00_0 .net *"_ivl_162", 15 0, L_0x6000014c38e0;  1 drivers
v0x6000016a6d90_0 .net *"_ivl_164", 15 0, L_0x6000014c3980;  1 drivers
v0x6000016a6e20_0 .net *"_ivl_166", 15 0, L_0x6000014c3a20;  1 drivers
v0x6000016a6eb0_0 .net *"_ivl_168", 15 0, L_0x6000014c3ac0;  1 drivers
v0x6000016a6f40_0 .net *"_ivl_170", 15 0, L_0x6000014c3b60;  1 drivers
v0x6000016a6fd0_0 .net *"_ivl_172", 15 0, L_0x6000014c3c00;  1 drivers
v0x6000016a7060_0 .net *"_ivl_174", 15 0, L_0x6000014c3ca0;  1 drivers
v0x6000016a70f0_0 .net *"_ivl_176", 15 0, L_0x6000014c3d40;  1 drivers
v0x6000016a7180_0 .net *"_ivl_178", 15 0, L_0x6000014c3de0;  1 drivers
v0x6000016a7210_0 .net *"_ivl_180", 15 0, L_0x6000014c3e80;  1 drivers
v0x6000016a72a0_0 .net *"_ivl_182", 15 0, L_0x6000014c3f20;  1 drivers
v0x6000016a7330_0 .net *"_ivl_184", 15 0, L_0x6000014cc000;  1 drivers
v0x6000016a73c0_0 .net *"_ivl_186", 15 0, L_0x6000014cc0a0;  1 drivers
L_0x1380b25c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a7450_0 .net *"_ivl_19", 27 0, L_0x1380b25c0;  1 drivers
v0x6000016a74e0_0 .net *"_ivl_2", 0 0, L_0x600000ebc9a0;  1 drivers
L_0x1380b2608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000016a7570_0 .net/2u *"_ivl_20", 31 0, L_0x1380b2608;  1 drivers
v0x6000016a7600_0 .net *"_ivl_22", 0 0, L_0x6000014c26c0;  1 drivers
L_0x1380b2650 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000016a7690_0 .net/2u *"_ivl_24", 15 0, L_0x1380b2650;  1 drivers
v0x6000016a7720_0 .net *"_ivl_26", 31 0, L_0x6000014c2760;  1 drivers
L_0x1380b2698 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a77b0_0 .net *"_ivl_29", 27 0, L_0x1380b2698;  1 drivers
L_0x1380b26e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000016a7840_0 .net/2u *"_ivl_30", 31 0, L_0x1380b26e0;  1 drivers
v0x6000016a78d0_0 .net *"_ivl_32", 0 0, L_0x6000014c2800;  1 drivers
L_0x1380b2728 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000016a7960_0 .net/2u *"_ivl_34", 15 0, L_0x1380b2728;  1 drivers
v0x6000016a79f0_0 .net *"_ivl_36", 31 0, L_0x6000014c28a0;  1 drivers
L_0x1380b2770 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a7a80_0 .net *"_ivl_39", 27 0, L_0x1380b2770;  1 drivers
L_0x1380b24a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a7b10_0 .net/2u *"_ivl_4", 15 0, L_0x1380b24a0;  1 drivers
L_0x1380b27b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000016a7ba0_0 .net/2u *"_ivl_40", 31 0, L_0x1380b27b8;  1 drivers
v0x6000016a7c30_0 .net *"_ivl_42", 0 0, L_0x6000014c2940;  1 drivers
L_0x1380b2800 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000016a7cc0_0 .net/2u *"_ivl_44", 15 0, L_0x1380b2800;  1 drivers
v0x6000016a7d50_0 .net *"_ivl_46", 31 0, L_0x6000014c29e0;  1 drivers
L_0x1380b2848 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a7de0_0 .net *"_ivl_49", 27 0, L_0x1380b2848;  1 drivers
L_0x1380b2890 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000016a7e70_0 .net/2u *"_ivl_50", 31 0, L_0x1380b2890;  1 drivers
v0x6000016a7f00_0 .net *"_ivl_52", 0 0, L_0x6000014c2a80;  1 drivers
L_0x1380b28d8 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0000_0 .net/2u *"_ivl_54", 15 0, L_0x1380b28d8;  1 drivers
v0x6000016a0090_0 .net *"_ivl_56", 31 0, L_0x6000014c2b20;  1 drivers
L_0x1380b2920 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0120_0 .net *"_ivl_59", 27 0, L_0x1380b2920;  1 drivers
v0x6000016a01b0_0 .net *"_ivl_6", 31 0, L_0x6000014c24e0;  1 drivers
L_0x1380b2968 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x6000016a0240_0 .net/2u *"_ivl_60", 31 0, L_0x1380b2968;  1 drivers
v0x6000016a02d0_0 .net *"_ivl_62", 0 0, L_0x6000014c2bc0;  1 drivers
L_0x1380b29b0 .functor BUFT 1, C4<0000000000100000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0360_0 .net/2u *"_ivl_64", 15 0, L_0x1380b29b0;  1 drivers
v0x6000016a03f0_0 .net *"_ivl_66", 31 0, L_0x6000014c2c60;  1 drivers
L_0x1380b29f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0480_0 .net *"_ivl_69", 27 0, L_0x1380b29f8;  1 drivers
L_0x1380b2a40 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x6000016a0510_0 .net/2u *"_ivl_70", 31 0, L_0x1380b2a40;  1 drivers
v0x6000016a05a0_0 .net *"_ivl_72", 0 0, L_0x6000014c2d00;  1 drivers
L_0x1380b2a88 .functor BUFT 1, C4<0000000001000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0630_0 .net/2u *"_ivl_74", 15 0, L_0x1380b2a88;  1 drivers
v0x6000016a06c0_0 .net *"_ivl_76", 31 0, L_0x6000014c2da0;  1 drivers
L_0x1380b2ad0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0750_0 .net *"_ivl_79", 27 0, L_0x1380b2ad0;  1 drivers
L_0x1380b2b18 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x6000016a07e0_0 .net/2u *"_ivl_80", 31 0, L_0x1380b2b18;  1 drivers
v0x6000016a0870_0 .net *"_ivl_82", 0 0, L_0x6000014c2e40;  1 drivers
L_0x1380b2b60 .functor BUFT 1, C4<0000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0900_0 .net/2u *"_ivl_84", 15 0, L_0x1380b2b60;  1 drivers
v0x6000016a0990_0 .net *"_ivl_86", 31 0, L_0x6000014c2ee0;  1 drivers
L_0x1380b2ba8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0a20_0 .net *"_ivl_89", 27 0, L_0x1380b2ba8;  1 drivers
L_0x1380b24e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0ab0_0 .net *"_ivl_9", 27 0, L_0x1380b24e8;  1 drivers
L_0x1380b2bf0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0b40_0 .net/2u *"_ivl_90", 31 0, L_0x1380b2bf0;  1 drivers
v0x6000016a0bd0_0 .net *"_ivl_92", 0 0, L_0x6000014c2f80;  1 drivers
L_0x1380b2c38 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0c60_0 .net/2u *"_ivl_94", 15 0, L_0x1380b2c38;  1 drivers
v0x6000016a0cf0_0 .net *"_ivl_96", 31 0, L_0x6000014c3020;  1 drivers
L_0x1380b2c80 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016a0d80_0 .net *"_ivl_99", 27 0, L_0x1380b2c80;  1 drivers
L_0x6000014c24e0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b24e8;
L_0x6000014c2580 .cmp/eq 32, L_0x6000014c24e0, L_0x1380b2530;
L_0x6000014c2620 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b25c0;
L_0x6000014c26c0 .cmp/eq 32, L_0x6000014c2620, L_0x1380b2608;
L_0x6000014c2760 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2698;
L_0x6000014c2800 .cmp/eq 32, L_0x6000014c2760, L_0x1380b26e0;
L_0x6000014c28a0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2770;
L_0x6000014c2940 .cmp/eq 32, L_0x6000014c28a0, L_0x1380b27b8;
L_0x6000014c29e0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2848;
L_0x6000014c2a80 .cmp/eq 32, L_0x6000014c29e0, L_0x1380b2890;
L_0x6000014c2b20 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2920;
L_0x6000014c2bc0 .cmp/eq 32, L_0x6000014c2b20, L_0x1380b2968;
L_0x6000014c2c60 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b29f8;
L_0x6000014c2d00 .cmp/eq 32, L_0x6000014c2c60, L_0x1380b2a40;
L_0x6000014c2da0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2ad0;
L_0x6000014c2e40 .cmp/eq 32, L_0x6000014c2da0, L_0x1380b2b18;
L_0x6000014c2ee0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2ba8;
L_0x6000014c2f80 .cmp/eq 32, L_0x6000014c2ee0, L_0x1380b2bf0;
L_0x6000014c3020 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2c80;
L_0x6000014c3160 .cmp/eq 32, L_0x6000014c3020, L_0x1380b2cc8;
L_0x6000014c3200 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2d58;
L_0x6000014c30c0 .cmp/eq 32, L_0x6000014c3200, L_0x1380b2da0;
L_0x6000014c32a0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2e30;
L_0x6000014c3340 .cmp/eq 32, L_0x6000014c32a0, L_0x1380b2e78;
L_0x6000014c33e0 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2f08;
L_0x6000014c3480 .cmp/eq 32, L_0x6000014c33e0, L_0x1380b2f50;
L_0x6000014c3520 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b2fe0;
L_0x6000014c35c0 .cmp/eq 32, L_0x6000014c3520, L_0x1380b3028;
L_0x6000014c3660 .concat [ 4 28 0 0], L_0x6000014c6c60, L_0x1380b30b8;
L_0x6000014c3700 .cmp/eq 32, L_0x6000014c3660, L_0x1380b3100;
L_0x6000014c37a0 .functor MUXZ 16, L_0x1380b3190, L_0x1380b3148, L_0x6000014c3700, C4<>;
L_0x6000014c3840 .functor MUXZ 16, L_0x6000014c37a0, L_0x1380b3070, L_0x6000014c35c0, C4<>;
L_0x6000014c38e0 .functor MUXZ 16, L_0x6000014c3840, L_0x1380b2f98, L_0x6000014c3480, C4<>;
L_0x6000014c3980 .functor MUXZ 16, L_0x6000014c38e0, L_0x1380b2ec0, L_0x6000014c3340, C4<>;
L_0x6000014c3a20 .functor MUXZ 16, L_0x6000014c3980, L_0x1380b2de8, L_0x6000014c30c0, C4<>;
L_0x6000014c3ac0 .functor MUXZ 16, L_0x6000014c3a20, L_0x1380b2d10, L_0x6000014c3160, C4<>;
L_0x6000014c3b60 .functor MUXZ 16, L_0x6000014c3ac0, L_0x1380b2c38, L_0x6000014c2f80, C4<>;
L_0x6000014c3c00 .functor MUXZ 16, L_0x6000014c3b60, L_0x1380b2b60, L_0x6000014c2e40, C4<>;
L_0x6000014c3ca0 .functor MUXZ 16, L_0x6000014c3c00, L_0x1380b2a88, L_0x6000014c2d00, C4<>;
L_0x6000014c3d40 .functor MUXZ 16, L_0x6000014c3ca0, L_0x1380b29b0, L_0x6000014c2bc0, C4<>;
L_0x6000014c3de0 .functor MUXZ 16, L_0x6000014c3d40, L_0x1380b28d8, L_0x6000014c2a80, C4<>;
L_0x6000014c3e80 .functor MUXZ 16, L_0x6000014c3de0, L_0x1380b2800, L_0x6000014c2940, C4<>;
L_0x6000014c3f20 .functor MUXZ 16, L_0x6000014c3e80, L_0x1380b2728, L_0x6000014c2800, C4<>;
L_0x6000014cc000 .functor MUXZ 16, L_0x6000014c3f20, L_0x1380b2650, L_0x6000014c26c0, C4<>;
L_0x6000014cc0a0 .functor MUXZ 16, L_0x6000014cc000, L_0x1380b2578, L_0x6000014c2580, C4<>;
L_0x6000014cc140 .functor MUXZ 16, L_0x6000014cc0a0, L_0x1380b24a0, L_0x600000ebc9a0, C4<>;
S_0x144e4f2f0 .scope module, "reg0" "Register" 18 17, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000016a9ef0_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x6000016a9f80_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x6000016aa010_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x6000016aa0a0_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  1 drivers
v0x6000016aa130_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  1 drivers
v0x6000016aa1c0_0 .net "WriteReg", 0 0, L_0x6000014c8000;  1 drivers
v0x6000016aa250_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016aa2e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ce300 .part L_0x6000014c6800, 0, 1;
L_0x6000014ce4e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014ce6c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014ce8a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014cea80 .part L_0x6000014c6800, 4, 1;
L_0x6000014cec60 .part L_0x6000014c6800, 5, 1;
L_0x6000014cee40 .part L_0x6000014c6800, 6, 1;
L_0x6000014cf020 .part L_0x6000014c6800, 7, 1;
L_0x6000014cf200 .part L_0x6000014c6800, 8, 1;
L_0x6000014cf3e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014cf5c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014cf7a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014cf980 .part L_0x6000014c6800, 12, 1;
L_0x6000014cfb60 .part L_0x6000014c6800, 13, 1;
L_0x6000014cfd40 .part L_0x6000014c6800, 14, 1;
L_0x6000014cff20 .part L_0x6000014c6800, 15, 1;
p0x138048e00 .port I0x6000025b1fe0, L_0x6000014ce1c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138048e00;
p0x138048e30 .port I0x6000024c9fe0, L_0x6000014ce260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138048e30;
p0x1380491f0 .port I0x6000025b1fe0, L_0x6000014ce3a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x1380491f0;
p0x138049220 .port I0x6000024c9fe0, L_0x6000014ce440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138049220;
p0x13804aae0 .port I0x6000025b1fe0, L_0x6000014ce580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13804aae0;
p0x13804ab10 .port I0x6000024c9fe0, L_0x6000014ce620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13804ab10;
p0x13804ae70 .port I0x6000025b1fe0, L_0x6000014ce760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13804ae70;
p0x13804aea0 .port I0x6000024c9fe0, L_0x6000014ce800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13804aea0;
p0x13804b200 .port I0x6000025b1fe0, L_0x6000014ce940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13804b200;
p0x13804b230 .port I0x6000024c9fe0, L_0x6000014ce9e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13804b230;
p0x13804b590 .port I0x6000025b1fe0, L_0x6000014ceb20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13804b590;
p0x13804b5c0 .port I0x6000024c9fe0, L_0x6000014cebc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13804b5c0;
p0x13804b920 .port I0x6000025b1fe0, L_0x6000014ced00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13804b920;
p0x13804b950 .port I0x6000024c9fe0, L_0x6000014ceda0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13804b950;
p0x13804bcb0 .port I0x6000025b1fe0, L_0x6000014ceee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13804bcb0;
p0x13804bce0 .port I0x6000024c9fe0, L_0x6000014cef80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13804bce0;
p0x13804c040 .port I0x6000025b1fe0, L_0x6000014cf0c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13804c040;
p0x13804c070 .port I0x6000024c9fe0, L_0x6000014cf160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13804c070;
p0x13804c3d0 .port I0x6000025b1fe0, L_0x6000014cf2a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13804c3d0;
p0x13804c400 .port I0x6000024c9fe0, L_0x6000014cf340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13804c400;
p0x138049580 .port I0x6000025b1fe0, L_0x6000014cf480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138049580;
p0x1380495b0 .port I0x6000024c9fe0, L_0x6000014cf520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x1380495b0;
p0x138049910 .port I0x6000025b1fe0, L_0x6000014cf660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138049910;
p0x138049940 .port I0x6000024c9fe0, L_0x6000014cf700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138049940;
p0x138049ca0 .port I0x6000025b1fe0, L_0x6000014cf840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138049ca0;
p0x138049cd0 .port I0x6000024c9fe0, L_0x6000014cf8e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138049cd0;
p0x13804a030 .port I0x6000025b1fe0, L_0x6000014cfa20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13804a030;
p0x13804a060 .port I0x6000024c9fe0, L_0x6000014cfac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13804a060;
p0x13804a3c0 .port I0x6000025b1fe0, L_0x6000014cfc00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13804a3c0;
p0x13804a3f0 .port I0x6000024c9fe0, L_0x6000014cfca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13804a3f0;
p0x13804a750 .port I0x6000025b1fe0, L_0x6000014cfde0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13804a750;
p0x13804a780 .port I0x6000024c9fe0, L_0x6000014cfe80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13804a780;
S_0x144e4ea10 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a10e0_0 .net8 "Bitline1", 0 0, p0x138048e00;  1 drivers, strength-aware
v0x6000016a1170_0 .net8 "Bitline2", 0 0, p0x138048e30;  1 drivers, strength-aware
v0x6000016a1200_0 .net "D", 0 0, L_0x6000014ce300;  1 drivers
v0x6000016a1290_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a1320_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a13b0_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x138048ec0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a1440_0 name=_ivl_0
o0x138048ef0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a14d0_0 name=_ivl_4
v0x6000016a1560_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a15f0_0 .net "ff_out", 0 0, v0x6000016a0f30_0;  1 drivers
v0x6000016a1680_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ce1c0 .functor MUXZ 1, o0x138048ec0, v0x6000016a0f30_0, L_0x6000014c80a0, C4<>;
L_0x6000014ce260 .functor MUXZ 1, o0x138048ef0, v0x6000016a0f30_0, L_0x6000014c8140, C4<>;
S_0x144e4eb80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e4ea10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a0e10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a0ea0_0 .net "d", 0 0, L_0x6000014ce300;  alias, 1 drivers
v0x6000016a0f30_0 .var "q", 0 0;
v0x6000016a0fc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a1050_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e5bd80 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a19e0_0 .net8 "Bitline1", 0 0, p0x1380491f0;  1 drivers, strength-aware
v0x6000016a1a70_0 .net8 "Bitline2", 0 0, p0x138049220;  1 drivers, strength-aware
v0x6000016a1b00_0 .net "D", 0 0, L_0x6000014ce4e0;  1 drivers
v0x6000016a1b90_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a1c20_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a1cb0_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x138049250 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a1d40_0 name=_ivl_0
o0x138049280 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a1dd0_0 name=_ivl_4
v0x6000016a1e60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a1ef0_0 .net "ff_out", 0 0, v0x6000016a1830_0;  1 drivers
v0x6000016a1f80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ce3a0 .functor MUXZ 1, o0x138049250, v0x6000016a1830_0, L_0x6000014c80a0, C4<>;
L_0x6000014ce440 .functor MUXZ 1, o0x138049280, v0x6000016a1830_0, L_0x6000014c8140, C4<>;
S_0x144e5bef0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e5bd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a1710_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a17a0_0 .net "d", 0 0, L_0x6000014ce4e0;  alias, 1 drivers
v0x6000016a1830_0 .var "q", 0 0;
v0x6000016a18c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a1950_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e5b610 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a22e0_0 .net8 "Bitline1", 0 0, p0x138049580;  1 drivers, strength-aware
v0x6000016a2370_0 .net8 "Bitline2", 0 0, p0x1380495b0;  1 drivers, strength-aware
v0x6000016a2400_0 .net "D", 0 0, L_0x6000014cf5c0;  1 drivers
v0x6000016a2490_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a2520_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a25b0_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x1380495e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a2640_0 name=_ivl_0
o0x138049610 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a26d0_0 name=_ivl_4
v0x6000016a2760_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a27f0_0 .net "ff_out", 0 0, v0x6000016a2130_0;  1 drivers
v0x6000016a2880_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cf480 .functor MUXZ 1, o0x1380495e0, v0x6000016a2130_0, L_0x6000014c80a0, C4<>;
L_0x6000014cf520 .functor MUXZ 1, o0x138049610, v0x6000016a2130_0, L_0x6000014c8140, C4<>;
S_0x144e5b780 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e5b610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a2010_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a20a0_0 .net "d", 0 0, L_0x6000014cf5c0;  alias, 1 drivers
v0x6000016a2130_0 .var "q", 0 0;
v0x6000016a21c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a2250_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e55cd0 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a2be0_0 .net8 "Bitline1", 0 0, p0x138049910;  1 drivers, strength-aware
v0x6000016a2c70_0 .net8 "Bitline2", 0 0, p0x138049940;  1 drivers, strength-aware
v0x6000016a2d00_0 .net "D", 0 0, L_0x6000014cf7a0;  1 drivers
v0x6000016a2d90_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a2e20_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a2eb0_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x138049970 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a2f40_0 name=_ivl_0
o0x1380499a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a2fd0_0 name=_ivl_4
v0x6000016a3060_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a30f0_0 .net "ff_out", 0 0, v0x6000016a2a30_0;  1 drivers
v0x6000016a3180_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cf660 .functor MUXZ 1, o0x138049970, v0x6000016a2a30_0, L_0x6000014c80a0, C4<>;
L_0x6000014cf700 .functor MUXZ 1, o0x1380499a0, v0x6000016a2a30_0, L_0x6000014c8140, C4<>;
S_0x144e55e40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e55cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a2910_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a29a0_0 .net "d", 0 0, L_0x6000014cf7a0;  alias, 1 drivers
v0x6000016a2a30_0 .var "q", 0 0;
v0x6000016a2ac0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a2b50_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e5aea0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a34e0_0 .net8 "Bitline1", 0 0, p0x138049ca0;  1 drivers, strength-aware
v0x6000016a3570_0 .net8 "Bitline2", 0 0, p0x138049cd0;  1 drivers, strength-aware
v0x6000016a3600_0 .net "D", 0 0, L_0x6000014cf980;  1 drivers
v0x6000016a3690_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a3720_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a37b0_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x138049d00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a3840_0 name=_ivl_0
o0x138049d30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a38d0_0 name=_ivl_4
v0x6000016a3960_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a39f0_0 .net "ff_out", 0 0, v0x6000016a3330_0;  1 drivers
v0x6000016a3a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cf840 .functor MUXZ 1, o0x138049d00, v0x6000016a3330_0, L_0x6000014c80a0, C4<>;
L_0x6000014cf8e0 .functor MUXZ 1, o0x138049d30, v0x6000016a3330_0, L_0x6000014c8140, C4<>;
S_0x144e5b010 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e5aea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a3210_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a32a0_0 .net "d", 0 0, L_0x6000014cf980;  alias, 1 drivers
v0x6000016a3330_0 .var "q", 0 0;
v0x6000016a33c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a3450_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e50f40 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a3de0_0 .net8 "Bitline1", 0 0, p0x13804a030;  1 drivers, strength-aware
v0x6000016a3e70_0 .net8 "Bitline2", 0 0, p0x13804a060;  1 drivers, strength-aware
v0x6000016a3f00_0 .net "D", 0 0, L_0x6000014cfb60;  1 drivers
v0x6000016ac000_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016ac090_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016ac120_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804a090 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ac1b0_0 name=_ivl_0
o0x13804a0c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ac240_0 name=_ivl_4
v0x6000016ac2d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ac360_0 .net "ff_out", 0 0, v0x6000016a3c30_0;  1 drivers
v0x6000016ac3f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cfa20 .functor MUXZ 1, o0x13804a090, v0x6000016a3c30_0, L_0x6000014c80a0, C4<>;
L_0x6000014cfac0 .functor MUXZ 1, o0x13804a0c0, v0x6000016a3c30_0, L_0x6000014c8140, C4<>;
S_0x144e516b0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e50f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a3b10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a3ba0_0 .net "d", 0 0, L_0x6000014cfb60;  alias, 1 drivers
v0x6000016a3c30_0 .var "q", 0 0;
v0x6000016a3cc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a3d50_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e5a730 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016ac750_0 .net8 "Bitline1", 0 0, p0x13804a3c0;  1 drivers, strength-aware
v0x6000016ac7e0_0 .net8 "Bitline2", 0 0, p0x13804a3f0;  1 drivers, strength-aware
v0x6000016ac870_0 .net "D", 0 0, L_0x6000014cfd40;  1 drivers
v0x6000016ac900_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016ac990_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016aca20_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804a420 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016acab0_0 name=_ivl_0
o0x13804a450 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016acb40_0 name=_ivl_4
v0x6000016acbd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016acc60_0 .net "ff_out", 0 0, v0x6000016ac5a0_0;  1 drivers
v0x6000016accf0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cfc00 .functor MUXZ 1, o0x13804a420, v0x6000016ac5a0_0, L_0x6000014c80a0, C4<>;
L_0x6000014cfca0 .functor MUXZ 1, o0x13804a450, v0x6000016ac5a0_0, L_0x6000014c8140, C4<>;
S_0x144e5a8a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e5a730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016ac480_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ac510_0 .net "d", 0 0, L_0x6000014cfd40;  alias, 1 drivers
v0x6000016ac5a0_0 .var "q", 0 0;
v0x6000016ac630_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016ac6c0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e59fc0 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016ad050_0 .net8 "Bitline1", 0 0, p0x13804a750;  1 drivers, strength-aware
v0x6000016ad0e0_0 .net8 "Bitline2", 0 0, p0x13804a780;  1 drivers, strength-aware
v0x6000016ad170_0 .net "D", 0 0, L_0x6000014cff20;  1 drivers
v0x6000016ad200_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016ad290_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016ad320_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804a7b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ad3b0_0 name=_ivl_0
o0x13804a7e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ad440_0 name=_ivl_4
v0x6000016ad4d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ad560_0 .net "ff_out", 0 0, v0x6000016acea0_0;  1 drivers
v0x6000016ad5f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cfde0 .functor MUXZ 1, o0x13804a7b0, v0x6000016acea0_0, L_0x6000014c80a0, C4<>;
L_0x6000014cfe80 .functor MUXZ 1, o0x13804a7e0, v0x6000016acea0_0, L_0x6000014c8140, C4<>;
S_0x144e5a130 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e59fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016acd80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ace10_0 .net "d", 0 0, L_0x6000014cff20;  alias, 1 drivers
v0x6000016acea0_0 .var "q", 0 0;
v0x6000016acf30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016acfc0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e59850 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016ad950_0 .net8 "Bitline1", 0 0, p0x13804aae0;  1 drivers, strength-aware
v0x6000016ad9e0_0 .net8 "Bitline2", 0 0, p0x13804ab10;  1 drivers, strength-aware
v0x6000016ada70_0 .net "D", 0 0, L_0x6000014ce6c0;  1 drivers
v0x6000016adb00_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016adb90_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016adc20_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804ab40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016adcb0_0 name=_ivl_0
o0x13804ab70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016add40_0 name=_ivl_4
v0x6000016addd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ade60_0 .net "ff_out", 0 0, v0x6000016ad7a0_0;  1 drivers
v0x6000016adef0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ce580 .functor MUXZ 1, o0x13804ab40, v0x6000016ad7a0_0, L_0x6000014c80a0, C4<>;
L_0x6000014ce620 .functor MUXZ 1, o0x13804ab70, v0x6000016ad7a0_0, L_0x6000014c8140, C4<>;
S_0x144e599c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e59850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016ad680_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ad710_0 .net "d", 0 0, L_0x6000014ce6c0;  alias, 1 drivers
v0x6000016ad7a0_0 .var "q", 0 0;
v0x6000016ad830_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016ad8c0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e592e0 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016ae250_0 .net8 "Bitline1", 0 0, p0x13804ae70;  1 drivers, strength-aware
v0x6000016ae2e0_0 .net8 "Bitline2", 0 0, p0x13804aea0;  1 drivers, strength-aware
v0x6000016ae370_0 .net "D", 0 0, L_0x6000014ce8a0;  1 drivers
v0x6000016ae400_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016ae490_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016ae520_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804aed0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ae5b0_0 name=_ivl_0
o0x13804af00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ae640_0 name=_ivl_4
v0x6000016ae6d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ae760_0 .net "ff_out", 0 0, v0x6000016ae0a0_0;  1 drivers
v0x6000016ae7f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ce760 .functor MUXZ 1, o0x13804aed0, v0x6000016ae0a0_0, L_0x6000014c80a0, C4<>;
L_0x6000014ce800 .functor MUXZ 1, o0x13804af00, v0x6000016ae0a0_0, L_0x6000014c8140, C4<>;
S_0x144e58970 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e592e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016adf80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ae010_0 .net "d", 0 0, L_0x6000014ce8a0;  alias, 1 drivers
v0x6000016ae0a0_0 .var "q", 0 0;
v0x6000016ae130_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016ae1c0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e58ae0 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016aeb50_0 .net8 "Bitline1", 0 0, p0x13804b200;  1 drivers, strength-aware
v0x6000016aebe0_0 .net8 "Bitline2", 0 0, p0x13804b230;  1 drivers, strength-aware
v0x6000016aec70_0 .net "D", 0 0, L_0x6000014cea80;  1 drivers
v0x6000016aed00_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016aed90_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016aee20_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804b260 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016aeeb0_0 name=_ivl_0
o0x13804b290 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016aef40_0 name=_ivl_4
v0x6000016aefd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016af060_0 .net "ff_out", 0 0, v0x6000016ae9a0_0;  1 drivers
v0x6000016af0f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ce940 .functor MUXZ 1, o0x13804b260, v0x6000016ae9a0_0, L_0x6000014c80a0, C4<>;
L_0x6000014ce9e0 .functor MUXZ 1, o0x13804b290, v0x6000016ae9a0_0, L_0x6000014c8140, C4<>;
S_0x144e58200 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e58ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016ae880_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ae910_0 .net "d", 0 0, L_0x6000014cea80;  alias, 1 drivers
v0x6000016ae9a0_0 .var "q", 0 0;
v0x6000016aea30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016aeac0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e58370 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016af450_0 .net8 "Bitline1", 0 0, p0x13804b590;  1 drivers, strength-aware
v0x6000016af4e0_0 .net8 "Bitline2", 0 0, p0x13804b5c0;  1 drivers, strength-aware
v0x6000016af570_0 .net "D", 0 0, L_0x6000014cec60;  1 drivers
v0x6000016af600_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016af690_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016af720_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804b5f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016af7b0_0 name=_ivl_0
o0x13804b620 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016af840_0 name=_ivl_4
v0x6000016af8d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016af960_0 .net "ff_out", 0 0, v0x6000016af2a0_0;  1 drivers
v0x6000016af9f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ceb20 .functor MUXZ 1, o0x13804b5f0, v0x6000016af2a0_0, L_0x6000014c80a0, C4<>;
L_0x6000014cebc0 .functor MUXZ 1, o0x13804b620, v0x6000016af2a0_0, L_0x6000014c8140, C4<>;
S_0x144e55560 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e58370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016af180_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016af210_0 .net "d", 0 0, L_0x6000014cec60;  alias, 1 drivers
v0x6000016af2a0_0 .var "q", 0 0;
v0x6000016af330_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016af3c0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e556d0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016afd50_0 .net8 "Bitline1", 0 0, p0x13804b920;  1 drivers, strength-aware
v0x6000016afde0_0 .net8 "Bitline2", 0 0, p0x13804b950;  1 drivers, strength-aware
v0x6000016afe70_0 .net "D", 0 0, L_0x6000014cee40;  1 drivers
v0x6000016aff00_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a8000_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a8090_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804b980 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a8120_0 name=_ivl_0
o0x13804b9b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a81b0_0 name=_ivl_4
v0x6000016a8240_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a82d0_0 .net "ff_out", 0 0, v0x6000016afba0_0;  1 drivers
v0x6000016a8360_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ced00 .functor MUXZ 1, o0x13804b980, v0x6000016afba0_0, L_0x6000014c80a0, C4<>;
L_0x6000014ceda0 .functor MUXZ 1, o0x13804b9b0, v0x6000016afba0_0, L_0x6000014c8140, C4<>;
S_0x144e57a90 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e556d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016afa80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016afb10_0 .net "d", 0 0, L_0x6000014cee40;  alias, 1 drivers
v0x6000016afba0_0 .var "q", 0 0;
v0x6000016afc30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016afcc0_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e57c00 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a86c0_0 .net8 "Bitline1", 0 0, p0x13804bcb0;  1 drivers, strength-aware
v0x6000016a8750_0 .net8 "Bitline2", 0 0, p0x13804bce0;  1 drivers, strength-aware
v0x6000016a87e0_0 .net "D", 0 0, L_0x6000014cf020;  1 drivers
v0x6000016a8870_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a8900_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a8990_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804bd10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a8a20_0 name=_ivl_0
o0x13804bd40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a8ab0_0 name=_ivl_4
v0x6000016a8b40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a8bd0_0 .net "ff_out", 0 0, v0x6000016a8510_0;  1 drivers
v0x6000016a8c60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ceee0 .functor MUXZ 1, o0x13804bd10, v0x6000016a8510_0, L_0x6000014c80a0, C4<>;
L_0x6000014cef80 .functor MUXZ 1, o0x13804bd40, v0x6000016a8510_0, L_0x6000014c8140, C4<>;
S_0x144e57320 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e57c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a83f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a8480_0 .net "d", 0 0, L_0x6000014cf020;  alias, 1 drivers
v0x6000016a8510_0 .var "q", 0 0;
v0x6000016a85a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a8630_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e57490 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a8fc0_0 .net8 "Bitline1", 0 0, p0x13804c040;  1 drivers, strength-aware
v0x6000016a9050_0 .net8 "Bitline2", 0 0, p0x13804c070;  1 drivers, strength-aware
v0x6000016a90e0_0 .net "D", 0 0, L_0x6000014cf200;  1 drivers
v0x6000016a9170_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a9200_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a9290_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804c0a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a9320_0 name=_ivl_0
o0x13804c0d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a93b0_0 name=_ivl_4
v0x6000016a9440_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a94d0_0 .net "ff_out", 0 0, v0x6000016a8e10_0;  1 drivers
v0x6000016a9560_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cf0c0 .functor MUXZ 1, o0x13804c0a0, v0x6000016a8e10_0, L_0x6000014c80a0, C4<>;
L_0x6000014cf160 .functor MUXZ 1, o0x13804c0d0, v0x6000016a8e10_0, L_0x6000014c8140, C4<>;
S_0x144e56bb0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e57490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a8cf0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a8d80_0 .net "d", 0 0, L_0x6000014cf200;  alias, 1 drivers
v0x6000016a8e10_0 .var "q", 0 0;
v0x6000016a8ea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a8f30_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e56d20 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e4f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016a98c0_0 .net8 "Bitline1", 0 0, p0x13804c3d0;  1 drivers, strength-aware
v0x6000016a9950_0 .net8 "Bitline2", 0 0, p0x13804c400;  1 drivers, strength-aware
v0x6000016a99e0_0 .net "D", 0 0, L_0x6000014cf3e0;  1 drivers
v0x6000016a9a70_0 .net "ReadEnable1", 0 0, L_0x6000014c80a0;  alias, 1 drivers
v0x6000016a9b00_0 .net "ReadEnable2", 0 0, L_0x6000014c8140;  alias, 1 drivers
v0x6000016a9b90_0 .net "WriteEnable", 0 0, L_0x6000014c8000;  alias, 1 drivers
o0x13804c430 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a9c20_0 name=_ivl_0
o0x13804c460 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016a9cb0_0 name=_ivl_4
v0x6000016a9d40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a9dd0_0 .net "ff_out", 0 0, v0x6000016a9710_0;  1 drivers
v0x6000016a9e60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cf2a0 .functor MUXZ 1, o0x13804c430, v0x6000016a9710_0, L_0x6000014c80a0, C4<>;
L_0x6000014cf340 .functor MUXZ 1, o0x13804c460, v0x6000016a9710_0, L_0x6000014c8140, C4<>;
S_0x144e56440 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e56d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016a95f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016a9680_0 .net "d", 0 0, L_0x6000014cf3e0;  alias, 1 drivers
v0x6000016a9710_0 .var "q", 0 0;
v0x6000016a97a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016a9830_0 .net "wen", 0 0, L_0x6000014c8000;  alias, 1 drivers
S_0x144e590e0 .scope module, "reg1" "Register" 18 16, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001693450_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x6000016934e0_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001693570_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001693600_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  1 drivers
v0x600001693690_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  1 drivers
v0x600001693720_0 .net "WriteReg", 0 0, L_0x6000014cdfe0;  1 drivers
v0x6000016937b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001693840_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cc320 .part L_0x6000014c6800, 0, 1;
L_0x6000014cc500 .part L_0x6000014c6800, 1, 1;
L_0x6000014cc6e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014cc8c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014ccaa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014ccc80 .part L_0x6000014c6800, 5, 1;
L_0x6000014cce60 .part L_0x6000014c6800, 6, 1;
L_0x6000014cd040 .part L_0x6000014c6800, 7, 1;
L_0x6000014cd220 .part L_0x6000014c6800, 8, 1;
L_0x6000014cd400 .part L_0x6000014c6800, 9, 1;
L_0x6000014cd5e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014cd7c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014cd9a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014cdb80 .part L_0x6000014c6800, 13, 1;
L_0x6000014cdd60 .part L_0x6000014c6800, 14, 1;
L_0x6000014cdf40 .part L_0x6000014c6800, 15, 1;
p0x13804c9a0 .port I0x6000025b1fe0, L_0x6000014cc1e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x13804c9a0;
p0x13804c9d0 .port I0x6000024c9fe0, L_0x6000014cc280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x13804c9d0;
p0x13804cd90 .port I0x6000025b1fe0, L_0x6000014cc3c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x13804cd90;
p0x13804cdc0 .port I0x6000024c9fe0, L_0x6000014cc460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x13804cdc0;
p0x13804e680 .port I0x6000025b1fe0, L_0x6000014cc5a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13804e680;
p0x13804e6b0 .port I0x6000024c9fe0, L_0x6000014cc640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13804e6b0;
p0x13804ea10 .port I0x6000025b1fe0, L_0x6000014cc780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13804ea10;
p0x13804ea40 .port I0x6000024c9fe0, L_0x6000014cc820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13804ea40;
p0x13804eda0 .port I0x6000025b1fe0, L_0x6000014cc960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13804eda0;
p0x13804edd0 .port I0x6000024c9fe0, L_0x6000014cca00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13804edd0;
p0x13804f130 .port I0x6000025b1fe0, L_0x6000014ccb40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13804f130;
p0x13804f160 .port I0x6000024c9fe0, L_0x6000014ccbe0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13804f160;
p0x13804f4c0 .port I0x6000025b1fe0, L_0x6000014ccd20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13804f4c0;
p0x13804f4f0 .port I0x6000024c9fe0, L_0x6000014ccdc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13804f4f0;
p0x13804f850 .port I0x6000025b1fe0, L_0x6000014ccf00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13804f850;
p0x13804f880 .port I0x6000024c9fe0, L_0x6000014ccfa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13804f880;
p0x13804fbe0 .port I0x6000025b1fe0, L_0x6000014cd0e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13804fbe0;
p0x13804fc10 .port I0x6000024c9fe0, L_0x6000014cd180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13804fc10;
p0x13804ff70 .port I0x6000025b1fe0, L_0x6000014cd2c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13804ff70;
p0x13804ffa0 .port I0x6000024c9fe0, L_0x6000014cd360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13804ffa0;
p0x13804d120 .port I0x6000025b1fe0, L_0x6000014cd4a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x13804d120;
p0x13804d150 .port I0x6000024c9fe0, L_0x6000014cd540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x13804d150;
p0x13804d4b0 .port I0x6000025b1fe0, L_0x6000014cd680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13804d4b0;
p0x13804d4e0 .port I0x6000024c9fe0, L_0x6000014cd720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13804d4e0;
p0x13804d840 .port I0x6000025b1fe0, L_0x6000014cd860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13804d840;
p0x13804d870 .port I0x6000024c9fe0, L_0x6000014cd900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13804d870;
p0x13804dbd0 .port I0x6000025b1fe0, L_0x6000014cda40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13804dbd0;
p0x13804dc00 .port I0x6000024c9fe0, L_0x6000014cdae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13804dc00;
p0x13804df60 .port I0x6000025b1fe0, L_0x6000014cdc20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13804df60;
p0x13804df90 .port I0x6000024c9fe0, L_0x6000014cdcc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13804df90;
p0x13804e2f0 .port I0x6000025b1fe0, L_0x6000014cde00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13804e2f0;
p0x13804e320 .port I0x6000024c9fe0, L_0x6000014cdea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13804e320;
S_0x144e34fd0 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016aa640_0 .net8 "Bitline1", 0 0, p0x13804c9a0;  1 drivers, strength-aware
v0x6000016aa6d0_0 .net8 "Bitline2", 0 0, p0x13804c9d0;  1 drivers, strength-aware
v0x6000016aa760_0 .net "D", 0 0, L_0x6000014cc320;  1 drivers
v0x6000016aa7f0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016aa880_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016aa910_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804ca60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016aa9a0_0 name=_ivl_0
o0x13804ca90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016aaa30_0 name=_ivl_4
v0x6000016aaac0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016aab50_0 .net "ff_out", 0 0, v0x6000016aa490_0;  1 drivers
v0x6000016aabe0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cc1e0 .functor MUXZ 1, o0x13804ca60, v0x6000016aa490_0, L_0x6000014ce080, C4<>;
L_0x6000014cc280 .functor MUXZ 1, o0x13804ca90, v0x6000016aa490_0, L_0x6000014ce120, C4<>;
S_0x144e35140 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e34fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016aa370_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016aa400_0 .net "d", 0 0, L_0x6000014cc320;  alias, 1 drivers
v0x6000016aa490_0 .var "q", 0 0;
v0x6000016aa520_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016aa5b0_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e352b0 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016aaf40_0 .net8 "Bitline1", 0 0, p0x13804cd90;  1 drivers, strength-aware
v0x6000016aafd0_0 .net8 "Bitline2", 0 0, p0x13804cdc0;  1 drivers, strength-aware
v0x6000016ab060_0 .net "D", 0 0, L_0x6000014cc500;  1 drivers
v0x6000016ab0f0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016ab180_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016ab210_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804cdf0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ab2a0_0 name=_ivl_0
o0x13804ce20 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016ab330_0 name=_ivl_4
v0x6000016ab3c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ab450_0 .net "ff_out", 0 0, v0x6000016aad90_0;  1 drivers
v0x6000016ab4e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cc3c0 .functor MUXZ 1, o0x13804cdf0, v0x6000016aad90_0, L_0x6000014ce080, C4<>;
L_0x6000014cc460 .functor MUXZ 1, o0x13804ce20, v0x6000016aad90_0, L_0x6000014ce120, C4<>;
S_0x144e35420 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e352b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016aac70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016aad00_0 .net "d", 0 0, L_0x6000014cc500;  alias, 1 drivers
v0x6000016aad90_0 .var "q", 0 0;
v0x6000016aae20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016aaeb0_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e35590 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016ab840_0 .net8 "Bitline1", 0 0, p0x13804d120;  1 drivers, strength-aware
v0x6000016ab8d0_0 .net8 "Bitline2", 0 0, p0x13804d150;  1 drivers, strength-aware
v0x6000016ab960_0 .net "D", 0 0, L_0x6000014cd5e0;  1 drivers
v0x6000016ab9f0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016aba80_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016abb10_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804d180 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016abba0_0 name=_ivl_0
o0x13804d1b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016abc30_0 name=_ivl_4
v0x6000016abcc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016abd50_0 .net "ff_out", 0 0, v0x6000016ab690_0;  1 drivers
v0x6000016abde0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cd4a0 .functor MUXZ 1, o0x13804d180, v0x6000016ab690_0, L_0x6000014ce080, C4<>;
L_0x6000014cd540 .functor MUXZ 1, o0x13804d1b0, v0x6000016ab690_0, L_0x6000014ce120, C4<>;
S_0x144e35700 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e35590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016ab570_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016ab600_0 .net "d", 0 0, L_0x6000014cd5e0;  alias, 1 drivers
v0x6000016ab690_0 .var "q", 0 0;
v0x6000016ab720_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016ab7b0_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e35870 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016941b0_0 .net8 "Bitline1", 0 0, p0x13804d4b0;  1 drivers, strength-aware
v0x600001694240_0 .net8 "Bitline2", 0 0, p0x13804d4e0;  1 drivers, strength-aware
v0x6000016942d0_0 .net "D", 0 0, L_0x6000014cd7c0;  1 drivers
v0x600001694360_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016943f0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001694480_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804d510 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001694510_0 name=_ivl_0
o0x13804d540 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016945a0_0 name=_ivl_4
v0x600001694630_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016946c0_0 .net "ff_out", 0 0, v0x600001694000_0;  1 drivers
v0x600001694750_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cd680 .functor MUXZ 1, o0x13804d510, v0x600001694000_0, L_0x6000014ce080, C4<>;
L_0x6000014cd720 .functor MUXZ 1, o0x13804d540, v0x600001694000_0, L_0x6000014ce120, C4<>;
S_0x144e30150 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e35870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016abe70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016abf00_0 .net "d", 0 0, L_0x6000014cd7c0;  alias, 1 drivers
v0x600001694000_0 .var "q", 0 0;
v0x600001694090_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001694120_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e302c0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001694ab0_0 .net8 "Bitline1", 0 0, p0x13804d840;  1 drivers, strength-aware
v0x600001694b40_0 .net8 "Bitline2", 0 0, p0x13804d870;  1 drivers, strength-aware
v0x600001694bd0_0 .net "D", 0 0, L_0x6000014cd9a0;  1 drivers
v0x600001694c60_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001694cf0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001694d80_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804d8a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001694e10_0 name=_ivl_0
o0x13804d8d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001694ea0_0 name=_ivl_4
v0x600001694f30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001694fc0_0 .net "ff_out", 0 0, v0x600001694900_0;  1 drivers
v0x600001695050_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cd860 .functor MUXZ 1, o0x13804d8a0, v0x600001694900_0, L_0x6000014ce080, C4<>;
L_0x6000014cd900 .functor MUXZ 1, o0x13804d8d0, v0x600001694900_0, L_0x6000014ce120, C4<>;
S_0x144e30430 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e302c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016947e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001694870_0 .net "d", 0 0, L_0x6000014cd9a0;  alias, 1 drivers
v0x600001694900_0 .var "q", 0 0;
v0x600001694990_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001694a20_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e2ed20 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016953b0_0 .net8 "Bitline1", 0 0, p0x13804dbd0;  1 drivers, strength-aware
v0x600001695440_0 .net8 "Bitline2", 0 0, p0x13804dc00;  1 drivers, strength-aware
v0x6000016954d0_0 .net "D", 0 0, L_0x6000014cdb80;  1 drivers
v0x600001695560_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016955f0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001695680_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804dc30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001695710_0 name=_ivl_0
o0x13804dc60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016957a0_0 name=_ivl_4
v0x600001695830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016958c0_0 .net "ff_out", 0 0, v0x600001695200_0;  1 drivers
v0x600001695950_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cda40 .functor MUXZ 1, o0x13804dc30, v0x600001695200_0, L_0x6000014ce080, C4<>;
L_0x6000014cdae0 .functor MUXZ 1, o0x13804dc60, v0x600001695200_0, L_0x6000014ce120, C4<>;
S_0x144e2ee90 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2ed20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016950e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001695170_0 .net "d", 0 0, L_0x6000014cdb80;  alias, 1 drivers
v0x600001695200_0 .var "q", 0 0;
v0x600001695290_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001695320_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e2f000 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001695cb0_0 .net8 "Bitline1", 0 0, p0x13804df60;  1 drivers, strength-aware
v0x600001695d40_0 .net8 "Bitline2", 0 0, p0x13804df90;  1 drivers, strength-aware
v0x600001695dd0_0 .net "D", 0 0, L_0x6000014cdd60;  1 drivers
v0x600001695e60_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001695ef0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001695f80_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804dfc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001696010_0 name=_ivl_0
o0x13804dff0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016960a0_0 name=_ivl_4
v0x600001696130_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016961c0_0 .net "ff_out", 0 0, v0x600001695b00_0;  1 drivers
v0x600001696250_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cdc20 .functor MUXZ 1, o0x13804dfc0, v0x600001695b00_0, L_0x6000014ce080, C4<>;
L_0x6000014cdcc0 .functor MUXZ 1, o0x13804dff0, v0x600001695b00_0, L_0x6000014ce120, C4<>;
S_0x144e2f170 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2f000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016959e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001695a70_0 .net "d", 0 0, L_0x6000014cdd60;  alias, 1 drivers
v0x600001695b00_0 .var "q", 0 0;
v0x600001695b90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001695c20_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e2f2e0 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016965b0_0 .net8 "Bitline1", 0 0, p0x13804e2f0;  1 drivers, strength-aware
v0x600001696640_0 .net8 "Bitline2", 0 0, p0x13804e320;  1 drivers, strength-aware
v0x6000016966d0_0 .net "D", 0 0, L_0x6000014cdf40;  1 drivers
v0x600001696760_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016967f0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001696880_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804e350 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001696910_0 name=_ivl_0
o0x13804e380 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016969a0_0 name=_ivl_4
v0x600001696a30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001696ac0_0 .net "ff_out", 0 0, v0x600001696400_0;  1 drivers
v0x600001696b50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cde00 .functor MUXZ 1, o0x13804e350, v0x600001696400_0, L_0x6000014ce080, C4<>;
L_0x6000014cdea0 .functor MUXZ 1, o0x13804e380, v0x600001696400_0, L_0x6000014ce120, C4<>;
S_0x144e26c90 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2f2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016962e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001696370_0 .net "d", 0 0, L_0x6000014cdf40;  alias, 1 drivers
v0x600001696400_0 .var "q", 0 0;
v0x600001696490_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001696520_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e26e00 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001696eb0_0 .net8 "Bitline1", 0 0, p0x13804e680;  1 drivers, strength-aware
v0x600001696f40_0 .net8 "Bitline2", 0 0, p0x13804e6b0;  1 drivers, strength-aware
v0x600001696fd0_0 .net "D", 0 0, L_0x6000014cc6e0;  1 drivers
v0x600001697060_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016970f0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001697180_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804e6e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001697210_0 name=_ivl_0
o0x13804e710 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016972a0_0 name=_ivl_4
v0x600001697330_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016973c0_0 .net "ff_out", 0 0, v0x600001696d00_0;  1 drivers
v0x600001697450_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cc5a0 .functor MUXZ 1, o0x13804e6e0, v0x600001696d00_0, L_0x6000014ce080, C4<>;
L_0x6000014cc640 .functor MUXZ 1, o0x13804e710, v0x600001696d00_0, L_0x6000014ce120, C4<>;
S_0x144e26f70 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e26e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001696be0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001696c70_0 .net "d", 0 0, L_0x6000014cc6e0;  alias, 1 drivers
v0x600001696d00_0 .var "q", 0 0;
v0x600001696d90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001696e20_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e272e0 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016977b0_0 .net8 "Bitline1", 0 0, p0x13804ea10;  1 drivers, strength-aware
v0x600001697840_0 .net8 "Bitline2", 0 0, p0x13804ea40;  1 drivers, strength-aware
v0x6000016978d0_0 .net "D", 0 0, L_0x6000014cc8c0;  1 drivers
v0x600001697960_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x6000016979f0_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001697a80_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804ea70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001697b10_0 name=_ivl_0
o0x13804eaa0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001697ba0_0 name=_ivl_4
v0x600001697c30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001697cc0_0 .net "ff_out", 0 0, v0x600001697600_0;  1 drivers
v0x600001697d50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cc780 .functor MUXZ 1, o0x13804ea70, v0x600001697600_0, L_0x6000014ce080, C4<>;
L_0x6000014cc820 .functor MUXZ 1, o0x13804eaa0, v0x600001697600_0, L_0x6000014ce120, C4<>;
S_0x144e1ec00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e272e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016974e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001697570_0 .net "d", 0 0, L_0x6000014cc8c0;  alias, 1 drivers
v0x600001697600_0 .var "q", 0 0;
v0x600001697690_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001697720_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e1ed70 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001690120_0 .net8 "Bitline1", 0 0, p0x13804eda0;  1 drivers, strength-aware
v0x6000016901b0_0 .net8 "Bitline2", 0 0, p0x13804edd0;  1 drivers, strength-aware
v0x600001690240_0 .net "D", 0 0, L_0x6000014ccaa0;  1 drivers
v0x6000016902d0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001690360_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016903f0_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804ee00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001690480_0 name=_ivl_0
o0x13804ee30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001690510_0 name=_ivl_4
v0x6000016905a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001690630_0 .net "ff_out", 0 0, v0x600001697f00_0;  1 drivers
v0x6000016906c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cc960 .functor MUXZ 1, o0x13804ee00, v0x600001697f00_0, L_0x6000014ce080, C4<>;
L_0x6000014cca00 .functor MUXZ 1, o0x13804ee30, v0x600001697f00_0, L_0x6000014ce120, C4<>;
S_0x144e1eee0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1ed70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001697de0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001697e70_0 .net "d", 0 0, L_0x6000014ccaa0;  alias, 1 drivers
v0x600001697f00_0 .var "q", 0 0;
v0x600001690000_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001690090_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e1f050 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001690a20_0 .net8 "Bitline1", 0 0, p0x13804f130;  1 drivers, strength-aware
v0x600001690ab0_0 .net8 "Bitline2", 0 0, p0x13804f160;  1 drivers, strength-aware
v0x600001690b40_0 .net "D", 0 0, L_0x6000014ccc80;  1 drivers
v0x600001690bd0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001690c60_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001690cf0_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804f190 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001690d80_0 name=_ivl_0
o0x13804f1c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001690e10_0 name=_ivl_4
v0x600001690ea0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001690f30_0 .net "ff_out", 0 0, v0x600001690870_0;  1 drivers
v0x600001690fc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ccb40 .functor MUXZ 1, o0x13804f190, v0x600001690870_0, L_0x6000014ce080, C4<>;
L_0x6000014ccbe0 .functor MUXZ 1, o0x13804f1c0, v0x600001690870_0, L_0x6000014ce120, C4<>;
S_0x144e1f1c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1f050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001690750_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016907e0_0 .net "d", 0 0, L_0x6000014ccc80;  alias, 1 drivers
v0x600001690870_0 .var "q", 0 0;
v0x600001690900_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001690990_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e16c80 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001691320_0 .net8 "Bitline1", 0 0, p0x13804f4c0;  1 drivers, strength-aware
v0x6000016913b0_0 .net8 "Bitline2", 0 0, p0x13804f4f0;  1 drivers, strength-aware
v0x600001691440_0 .net "D", 0 0, L_0x6000014cce60;  1 drivers
v0x6000016914d0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001691560_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016915f0_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804f520 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001691680_0 name=_ivl_0
o0x13804f550 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001691710_0 name=_ivl_4
v0x6000016917a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001691830_0 .net "ff_out", 0 0, v0x600001691170_0;  1 drivers
v0x6000016918c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ccd20 .functor MUXZ 1, o0x13804f520, v0x600001691170_0, L_0x6000014ce080, C4<>;
L_0x6000014ccdc0 .functor MUXZ 1, o0x13804f550, v0x600001691170_0, L_0x6000014ce120, C4<>;
S_0x144e16df0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e16c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001691050_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016910e0_0 .net "d", 0 0, L_0x6000014cce60;  alias, 1 drivers
v0x600001691170_0 .var "q", 0 0;
v0x600001691200_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001691290_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e16f60 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001691c20_0 .net8 "Bitline1", 0 0, p0x13804f850;  1 drivers, strength-aware
v0x600001691cb0_0 .net8 "Bitline2", 0 0, p0x13804f880;  1 drivers, strength-aware
v0x600001691d40_0 .net "D", 0 0, L_0x6000014cd040;  1 drivers
v0x600001691dd0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001691e60_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x600001691ef0_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804f8b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001691f80_0 name=_ivl_0
o0x13804f8e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001692010_0 name=_ivl_4
v0x6000016920a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001692130_0 .net "ff_out", 0 0, v0x600001691a70_0;  1 drivers
v0x6000016921c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ccf00 .functor MUXZ 1, o0x13804f8b0, v0x600001691a70_0, L_0x6000014ce080, C4<>;
L_0x6000014ccfa0 .functor MUXZ 1, o0x13804f8e0, v0x600001691a70_0, L_0x6000014ce120, C4<>;
S_0x144e170d0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e16f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001691950_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016919e0_0 .net "d", 0 0, L_0x6000014cd040;  alias, 1 drivers
v0x600001691a70_0 .var "q", 0 0;
v0x600001691b00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001691b90_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e17240 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001692520_0 .net8 "Bitline1", 0 0, p0x13804fbe0;  1 drivers, strength-aware
v0x6000016925b0_0 .net8 "Bitline2", 0 0, p0x13804fc10;  1 drivers, strength-aware
v0x600001692640_0 .net "D", 0 0, L_0x6000014cd220;  1 drivers
v0x6000016926d0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001692760_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016927f0_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804fc40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001692880_0 name=_ivl_0
o0x13804fc70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001692910_0 name=_ivl_4
v0x6000016929a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001692a30_0 .net "ff_out", 0 0, v0x600001692370_0;  1 drivers
v0x600001692ac0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cd0e0 .functor MUXZ 1, o0x13804fc40, v0x600001692370_0, L_0x6000014ce080, C4<>;
L_0x6000014cd180 .functor MUXZ 1, o0x13804fc70, v0x600001692370_0, L_0x6000014ce120, C4<>;
S_0x144e2bf70 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e17240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001692250_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016922e0_0 .net "d", 0 0, L_0x6000014cd220;  alias, 1 drivers
v0x600001692370_0 .var "q", 0 0;
v0x600001692400_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001692490_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e2c0e0 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e590e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001692e20_0 .net8 "Bitline1", 0 0, p0x13804ff70;  1 drivers, strength-aware
v0x600001692eb0_0 .net8 "Bitline2", 0 0, p0x13804ffa0;  1 drivers, strength-aware
v0x600001692f40_0 .net "D", 0 0, L_0x6000014cd400;  1 drivers
v0x600001692fd0_0 .net "ReadEnable1", 0 0, L_0x6000014ce080;  alias, 1 drivers
v0x600001693060_0 .net "ReadEnable2", 0 0, L_0x6000014ce120;  alias, 1 drivers
v0x6000016930f0_0 .net "WriteEnable", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
o0x13804ffd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001693180_0 name=_ivl_0
o0x138050000 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001693210_0 name=_ivl_4
v0x6000016932a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001693330_0 .net "ff_out", 0 0, v0x600001692c70_0;  1 drivers
v0x6000016933c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cd2c0 .functor MUXZ 1, o0x13804ffd0, v0x600001692c70_0, L_0x6000014ce080, C4<>;
L_0x6000014cd360 .functor MUXZ 1, o0x138050000, v0x600001692c70_0, L_0x6000014ce120, C4<>;
S_0x144e2c250 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2c0e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001692b50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001692be0_0 .net "d", 0 0, L_0x6000014cd400;  alias, 1 drivers
v0x600001692c70_0 .var "q", 0 0;
v0x600001692d00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001692d90_0 .net "wen", 0 0, L_0x6000014cdfe0;  alias, 1 drivers
S_0x144e270e0 .scope module, "reg10" "Register" 18 26, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001684a20_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001684ab0_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001684b40_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001684bd0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  1 drivers
v0x600001684c60_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  1 drivers
v0x600001684cf0_0 .net "WriteReg", 0 0, L_0x6000014b9fe0;  1 drivers
v0x600001684d80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001684e10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b8320 .part L_0x6000014c6800, 0, 1;
L_0x6000014b8500 .part L_0x6000014c6800, 1, 1;
L_0x6000014b86e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014b88c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014b8aa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014b8c80 .part L_0x6000014c6800, 5, 1;
L_0x6000014b8e60 .part L_0x6000014c6800, 6, 1;
L_0x6000014b9040 .part L_0x6000014c6800, 7, 1;
L_0x6000014b9220 .part L_0x6000014c6800, 8, 1;
L_0x6000014b9400 .part L_0x6000014c6800, 9, 1;
L_0x6000014b95e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014b97c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014b99a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014b9b80 .part L_0x6000014c6800, 13, 1;
L_0x6000014b9d60 .part L_0x6000014c6800, 14, 1;
L_0x6000014b9f40 .part L_0x6000014c6800, 15, 1;
p0x1380504b0 .port I0x6000025b1fe0, L_0x6000014b81e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x1380504b0;
p0x1380504e0 .port I0x6000024c9fe0, L_0x6000014b8280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x1380504e0;
p0x1380508a0 .port I0x6000025b1fe0, L_0x6000014b83c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x1380508a0;
p0x1380508d0 .port I0x6000024c9fe0, L_0x6000014b8460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x1380508d0;
p0x138052190 .port I0x6000025b1fe0, L_0x6000014b85a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x138052190;
p0x1380521c0 .port I0x6000024c9fe0, L_0x6000014b8640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x1380521c0;
p0x138052520 .port I0x6000025b1fe0, L_0x6000014b8780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138052520;
p0x138052550 .port I0x6000024c9fe0, L_0x6000014b8820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138052550;
p0x1380528b0 .port I0x6000025b1fe0, L_0x6000014b8960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x1380528b0;
p0x1380528e0 .port I0x6000024c9fe0, L_0x6000014b8a00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x1380528e0;
p0x138052c40 .port I0x6000025b1fe0, L_0x6000014b8b40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x138052c40;
p0x138052c70 .port I0x6000024c9fe0, L_0x6000014b8be0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x138052c70;
p0x138052fd0 .port I0x6000025b1fe0, L_0x6000014b8d20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138052fd0;
p0x138053000 .port I0x6000024c9fe0, L_0x6000014b8dc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x138053000;
p0x138053360 .port I0x6000025b1fe0, L_0x6000014b8f00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138053360;
p0x138053390 .port I0x6000024c9fe0, L_0x6000014b8fa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138053390;
p0x1380536f0 .port I0x6000025b1fe0, L_0x6000014b90e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x1380536f0;
p0x138053720 .port I0x6000024c9fe0, L_0x6000014b9180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138053720;
p0x138053a80 .port I0x6000025b1fe0, L_0x6000014b92c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138053a80;
p0x138053ab0 .port I0x6000024c9fe0, L_0x6000014b9360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138053ab0;
p0x138050c30 .port I0x6000025b1fe0, L_0x6000014b94a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138050c30;
p0x138050c60 .port I0x6000024c9fe0, L_0x6000014b9540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138050c60;
p0x138050fc0 .port I0x6000025b1fe0, L_0x6000014b9680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138050fc0;
p0x138050ff0 .port I0x6000024c9fe0, L_0x6000014b9720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138050ff0;
p0x138051350 .port I0x6000025b1fe0, L_0x6000014b9860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138051350;
p0x138051380 .port I0x6000024c9fe0, L_0x6000014b9900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138051380;
p0x1380516e0 .port I0x6000025b1fe0, L_0x6000014b9a40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x1380516e0;
p0x138051710 .port I0x6000024c9fe0, L_0x6000014b9ae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138051710;
p0x138051a70 .port I0x6000025b1fe0, L_0x6000014b9c20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138051a70;
p0x138051aa0 .port I0x6000024c9fe0, L_0x6000014b9cc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x138051aa0;
p0x138051e00 .port I0x6000025b1fe0, L_0x6000014b9e00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138051e00;
p0x138051e30 .port I0x6000024c9fe0, L_0x6000014b9ea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138051e30;
S_0x144e2c7c0 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001693ba0_0 .net8 "Bitline1", 0 0, p0x1380504b0;  1 drivers, strength-aware
v0x600001693c30_0 .net8 "Bitline2", 0 0, p0x1380504e0;  1 drivers, strength-aware
v0x600001693cc0_0 .net "D", 0 0, L_0x6000014b8320;  1 drivers
v0x600001693d50_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x600001693de0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x600001693e70_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138050570 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001693f00_0 name=_ivl_0
o0x1380505a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169c000_0 name=_ivl_4
v0x60000169c090_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169c120_0 .net "ff_out", 0 0, v0x6000016939f0_0;  1 drivers
v0x60000169c1b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b81e0 .functor MUXZ 1, o0x138050570, v0x6000016939f0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8280 .functor MUXZ 1, o0x1380505a0, v0x6000016939f0_0, L_0x6000014ba120, C4<>;
S_0x144e2c930 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2c7c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016938d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001693960_0 .net "d", 0 0, L_0x6000014b8320;  alias, 1 drivers
v0x6000016939f0_0 .var "q", 0 0;
v0x600001693a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001693b10_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2caa0 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169c510_0 .net8 "Bitline1", 0 0, p0x1380508a0;  1 drivers, strength-aware
v0x60000169c5a0_0 .net8 "Bitline2", 0 0, p0x1380508d0;  1 drivers, strength-aware
v0x60000169c630_0 .net "D", 0 0, L_0x6000014b8500;  1 drivers
v0x60000169c6c0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169c750_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169c7e0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138050900 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169c870_0 name=_ivl_0
o0x138050930 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169c900_0 name=_ivl_4
v0x60000169c990_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169ca20_0 .net "ff_out", 0 0, v0x60000169c360_0;  1 drivers
v0x60000169cab0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b83c0 .functor MUXZ 1, o0x138050900, v0x60000169c360_0, L_0x6000014ba080, C4<>;
L_0x6000014b8460 .functor MUXZ 1, o0x138050930, v0x60000169c360_0, L_0x6000014ba120, C4<>;
S_0x144e2cc10 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2caa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169c240_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169c2d0_0 .net "d", 0 0, L_0x6000014b8500;  alias, 1 drivers
v0x60000169c360_0 .var "q", 0 0;
v0x60000169c3f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169c480_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2cd80 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169ce10_0 .net8 "Bitline1", 0 0, p0x138050c30;  1 drivers, strength-aware
v0x60000169cea0_0 .net8 "Bitline2", 0 0, p0x138050c60;  1 drivers, strength-aware
v0x60000169cf30_0 .net "D", 0 0, L_0x6000014b95e0;  1 drivers
v0x60000169cfc0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169d050_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169d0e0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138050c90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169d170_0 name=_ivl_0
o0x138050cc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169d200_0 name=_ivl_4
v0x60000169d290_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169d320_0 .net "ff_out", 0 0, v0x60000169cc60_0;  1 drivers
v0x60000169d3b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b94a0 .functor MUXZ 1, o0x138050c90, v0x60000169cc60_0, L_0x6000014ba080, C4<>;
L_0x6000014b9540 .functor MUXZ 1, o0x138050cc0, v0x60000169cc60_0, L_0x6000014ba120, C4<>;
S_0x144e2cef0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2cd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169cb40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169cbd0_0 .net "d", 0 0, L_0x6000014b95e0;  alias, 1 drivers
v0x60000169cc60_0 .var "q", 0 0;
v0x60000169ccf0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169cd80_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2d060 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169d710_0 .net8 "Bitline1", 0 0, p0x138050fc0;  1 drivers, strength-aware
v0x60000169d7a0_0 .net8 "Bitline2", 0 0, p0x138050ff0;  1 drivers, strength-aware
v0x60000169d830_0 .net "D", 0 0, L_0x6000014b97c0;  1 drivers
v0x60000169d8c0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169d950_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169d9e0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138051020 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169da70_0 name=_ivl_0
o0x138051050 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169db00_0 name=_ivl_4
v0x60000169db90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169dc20_0 .net "ff_out", 0 0, v0x60000169d560_0;  1 drivers
v0x60000169dcb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b9680 .functor MUXZ 1, o0x138051020, v0x60000169d560_0, L_0x6000014ba080, C4<>;
L_0x6000014b9720 .functor MUXZ 1, o0x138051050, v0x60000169d560_0, L_0x6000014ba120, C4<>;
S_0x144e2d1d0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2d060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169d440_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169d4d0_0 .net "d", 0 0, L_0x6000014b97c0;  alias, 1 drivers
v0x60000169d560_0 .var "q", 0 0;
v0x60000169d5f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169d680_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2d340 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169e010_0 .net8 "Bitline1", 0 0, p0x138051350;  1 drivers, strength-aware
v0x60000169e0a0_0 .net8 "Bitline2", 0 0, p0x138051380;  1 drivers, strength-aware
v0x60000169e130_0 .net "D", 0 0, L_0x6000014b99a0;  1 drivers
v0x60000169e1c0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169e250_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169e2e0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x1380513b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169e370_0 name=_ivl_0
o0x1380513e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169e400_0 name=_ivl_4
v0x60000169e490_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169e520_0 .net "ff_out", 0 0, v0x60000169de60_0;  1 drivers
v0x60000169e5b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b9860 .functor MUXZ 1, o0x1380513b0, v0x60000169de60_0, L_0x6000014ba080, C4<>;
L_0x6000014b9900 .functor MUXZ 1, o0x1380513e0, v0x60000169de60_0, L_0x6000014ba120, C4<>;
S_0x144e2d4b0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2d340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169dd40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169ddd0_0 .net "d", 0 0, L_0x6000014b99a0;  alias, 1 drivers
v0x60000169de60_0 .var "q", 0 0;
v0x60000169def0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169df80_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2d620 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169e910_0 .net8 "Bitline1", 0 0, p0x1380516e0;  1 drivers, strength-aware
v0x60000169e9a0_0 .net8 "Bitline2", 0 0, p0x138051710;  1 drivers, strength-aware
v0x60000169ea30_0 .net "D", 0 0, L_0x6000014b9b80;  1 drivers
v0x60000169eac0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169eb50_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169ebe0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138051740 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169ec70_0 name=_ivl_0
o0x138051770 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169ed00_0 name=_ivl_4
v0x60000169ed90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169ee20_0 .net "ff_out", 0 0, v0x60000169e760_0;  1 drivers
v0x60000169eeb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b9a40 .functor MUXZ 1, o0x138051740, v0x60000169e760_0, L_0x6000014ba080, C4<>;
L_0x6000014b9ae0 .functor MUXZ 1, o0x138051770, v0x60000169e760_0, L_0x6000014ba120, C4<>;
S_0x144e2d790 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2d620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169e640_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169e6d0_0 .net "d", 0 0, L_0x6000014b9b80;  alias, 1 drivers
v0x60000169e760_0 .var "q", 0 0;
v0x60000169e7f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169e880_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2d900 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169f210_0 .net8 "Bitline1", 0 0, p0x138051a70;  1 drivers, strength-aware
v0x60000169f2a0_0 .net8 "Bitline2", 0 0, p0x138051aa0;  1 drivers, strength-aware
v0x60000169f330_0 .net "D", 0 0, L_0x6000014b9d60;  1 drivers
v0x60000169f3c0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169f450_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169f4e0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138051ad0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169f570_0 name=_ivl_0
o0x138051b00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169f600_0 name=_ivl_4
v0x60000169f690_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169f720_0 .net "ff_out", 0 0, v0x60000169f060_0;  1 drivers
v0x60000169f7b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b9c20 .functor MUXZ 1, o0x138051ad0, v0x60000169f060_0, L_0x6000014ba080, C4<>;
L_0x6000014b9cc0 .functor MUXZ 1, o0x138051b00, v0x60000169f060_0, L_0x6000014ba120, C4<>;
S_0x144e2da70 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2d900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169ef40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169efd0_0 .net "d", 0 0, L_0x6000014b9d60;  alias, 1 drivers
v0x60000169f060_0 .var "q", 0 0;
v0x60000169f0f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169f180_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2dbe0 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169fb10_0 .net8 "Bitline1", 0 0, p0x138051e00;  1 drivers, strength-aware
v0x60000169fba0_0 .net8 "Bitline2", 0 0, p0x138051e30;  1 drivers, strength-aware
v0x60000169fc30_0 .net "D", 0 0, L_0x6000014b9f40;  1 drivers
v0x60000169fcc0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169fd50_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169fde0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138051e60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169fe70_0 name=_ivl_0
o0x138051e90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169ff00_0 name=_ivl_4
v0x600001698000_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001698090_0 .net "ff_out", 0 0, v0x60000169f960_0;  1 drivers
v0x600001698120_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b9e00 .functor MUXZ 1, o0x138051e60, v0x60000169f960_0, L_0x6000014ba080, C4<>;
L_0x6000014b9ea0 .functor MUXZ 1, o0x138051e90, v0x60000169f960_0, L_0x6000014ba120, C4<>;
S_0x144e2dd50 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2dbe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169f840_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169f8d0_0 .net "d", 0 0, L_0x6000014b9f40;  alias, 1 drivers
v0x60000169f960_0 .var "q", 0 0;
v0x60000169f9f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169fa80_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2dec0 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001698480_0 .net8 "Bitline1", 0 0, p0x138052190;  1 drivers, strength-aware
v0x600001698510_0 .net8 "Bitline2", 0 0, p0x1380521c0;  1 drivers, strength-aware
v0x6000016985a0_0 .net "D", 0 0, L_0x6000014b86e0;  1 drivers
v0x600001698630_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x6000016986c0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x600001698750_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x1380521f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016987e0_0 name=_ivl_0
o0x138052220 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001698870_0 name=_ivl_4
v0x600001698900_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001698990_0 .net "ff_out", 0 0, v0x6000016982d0_0;  1 drivers
v0x600001698a20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b85a0 .functor MUXZ 1, o0x1380521f0, v0x6000016982d0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8640 .functor MUXZ 1, o0x138052220, v0x6000016982d0_0, L_0x6000014ba120, C4<>;
S_0x144e2e030 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016981b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001698240_0 .net "d", 0 0, L_0x6000014b86e0;  alias, 1 drivers
v0x6000016982d0_0 .var "q", 0 0;
v0x600001698360_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016983f0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2e3a0 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001698d80_0 .net8 "Bitline1", 0 0, p0x138052520;  1 drivers, strength-aware
v0x600001698e10_0 .net8 "Bitline2", 0 0, p0x138052550;  1 drivers, strength-aware
v0x600001698ea0_0 .net "D", 0 0, L_0x6000014b88c0;  1 drivers
v0x600001698f30_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x600001698fc0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x600001699050_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138052580 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016990e0_0 name=_ivl_0
o0x1380525b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001699170_0 name=_ivl_4
v0x600001699200_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001699290_0 .net "ff_out", 0 0, v0x600001698bd0_0;  1 drivers
v0x600001699320_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b8780 .functor MUXZ 1, o0x138052580, v0x600001698bd0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8820 .functor MUXZ 1, o0x1380525b0, v0x600001698bd0_0, L_0x6000014ba120, C4<>;
S_0x144e2e510 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e2e3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001698ab0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001698b40_0 .net "d", 0 0, L_0x6000014b88c0;  alias, 1 drivers
v0x600001698bd0_0 .var "q", 0 0;
v0x600001698c60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001698cf0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e23ee0 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001699680_0 .net8 "Bitline1", 0 0, p0x1380528b0;  1 drivers, strength-aware
v0x600001699710_0 .net8 "Bitline2", 0 0, p0x1380528e0;  1 drivers, strength-aware
v0x6000016997a0_0 .net "D", 0 0, L_0x6000014b8aa0;  1 drivers
v0x600001699830_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x6000016998c0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x600001699950_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138052910 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016999e0_0 name=_ivl_0
o0x138052940 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001699a70_0 name=_ivl_4
v0x600001699b00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001699b90_0 .net "ff_out", 0 0, v0x6000016994d0_0;  1 drivers
v0x600001699c20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b8960 .functor MUXZ 1, o0x138052910, v0x6000016994d0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8a00 .functor MUXZ 1, o0x138052940, v0x6000016994d0_0, L_0x6000014ba120, C4<>;
S_0x144e24050 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e23ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016993b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001699440_0 .net "d", 0 0, L_0x6000014b8aa0;  alias, 1 drivers
v0x6000016994d0_0 .var "q", 0 0;
v0x600001699560_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016995f0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e241c0 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001699f80_0 .net8 "Bitline1", 0 0, p0x138052c40;  1 drivers, strength-aware
v0x60000169a010_0 .net8 "Bitline2", 0 0, p0x138052c70;  1 drivers, strength-aware
v0x60000169a0a0_0 .net "D", 0 0, L_0x6000014b8c80;  1 drivers
v0x60000169a130_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169a1c0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169a250_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138052ca0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169a2e0_0 name=_ivl_0
o0x138052cd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169a370_0 name=_ivl_4
v0x60000169a400_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169a490_0 .net "ff_out", 0 0, v0x600001699dd0_0;  1 drivers
v0x60000169a520_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b8b40 .functor MUXZ 1, o0x138052ca0, v0x600001699dd0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8be0 .functor MUXZ 1, o0x138052cd0, v0x600001699dd0_0, L_0x6000014ba120, C4<>;
S_0x144e24330 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e241c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001699cb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001699d40_0 .net "d", 0 0, L_0x6000014b8c80;  alias, 1 drivers
v0x600001699dd0_0 .var "q", 0 0;
v0x600001699e60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001699ef0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e244a0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169a880_0 .net8 "Bitline1", 0 0, p0x138052fd0;  1 drivers, strength-aware
v0x60000169a910_0 .net8 "Bitline2", 0 0, p0x138053000;  1 drivers, strength-aware
v0x60000169a9a0_0 .net "D", 0 0, L_0x6000014b8e60;  1 drivers
v0x60000169aa30_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169aac0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169ab50_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138053030 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169abe0_0 name=_ivl_0
o0x138053060 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169ac70_0 name=_ivl_4
v0x60000169ad00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169ad90_0 .net "ff_out", 0 0, v0x60000169a6d0_0;  1 drivers
v0x60000169ae20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b8d20 .functor MUXZ 1, o0x138053030, v0x60000169a6d0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8dc0 .functor MUXZ 1, o0x138053060, v0x60000169a6d0_0, L_0x6000014ba120, C4<>;
S_0x144e24610 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169a5b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169a640_0 .net "d", 0 0, L_0x6000014b8e60;  alias, 1 drivers
v0x60000169a6d0_0 .var "q", 0 0;
v0x60000169a760_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169a7f0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e24780 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169b180_0 .net8 "Bitline1", 0 0, p0x138053360;  1 drivers, strength-aware
v0x60000169b210_0 .net8 "Bitline2", 0 0, p0x138053390;  1 drivers, strength-aware
v0x60000169b2a0_0 .net "D", 0 0, L_0x6000014b9040;  1 drivers
v0x60000169b330_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169b3c0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169b450_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x1380533c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169b4e0_0 name=_ivl_0
o0x1380533f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169b570_0 name=_ivl_4
v0x60000169b600_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169b690_0 .net "ff_out", 0 0, v0x60000169afd0_0;  1 drivers
v0x60000169b720_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b8f00 .functor MUXZ 1, o0x1380533c0, v0x60000169afd0_0, L_0x6000014ba080, C4<>;
L_0x6000014b8fa0 .functor MUXZ 1, o0x1380533f0, v0x60000169afd0_0, L_0x6000014ba120, C4<>;
S_0x144e248f0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e24780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169aeb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169af40_0 .net "d", 0 0, L_0x6000014b9040;  alias, 1 drivers
v0x60000169afd0_0 .var "q", 0 0;
v0x60000169b060_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169b0f0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e24a60 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000169ba80_0 .net8 "Bitline1", 0 0, p0x1380536f0;  1 drivers, strength-aware
v0x60000169bb10_0 .net8 "Bitline2", 0 0, p0x138053720;  1 drivers, strength-aware
v0x60000169bba0_0 .net "D", 0 0, L_0x6000014b9220;  1 drivers
v0x60000169bc30_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x60000169bcc0_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x60000169bd50_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138053750 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169bde0_0 name=_ivl_0
o0x138053780 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000169be70_0 name=_ivl_4
v0x60000169bf00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001684000_0 .net "ff_out", 0 0, v0x60000169b8d0_0;  1 drivers
v0x600001684090_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b90e0 .functor MUXZ 1, o0x138053750, v0x60000169b8d0_0, L_0x6000014ba080, C4<>;
L_0x6000014b9180 .functor MUXZ 1, o0x138053780, v0x60000169b8d0_0, L_0x6000014ba120, C4<>;
S_0x144e24bd0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e24a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000169b7b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000169b840_0 .net "d", 0 0, L_0x6000014b9220;  alias, 1 drivers
v0x60000169b8d0_0 .var "q", 0 0;
v0x60000169b960_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000169b9f0_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e24d40 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e270e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016843f0_0 .net8 "Bitline1", 0 0, p0x138053a80;  1 drivers, strength-aware
v0x600001684480_0 .net8 "Bitline2", 0 0, p0x138053ab0;  1 drivers, strength-aware
v0x600001684510_0 .net "D", 0 0, L_0x6000014b9400;  1 drivers
v0x6000016845a0_0 .net "ReadEnable1", 0 0, L_0x6000014ba080;  alias, 1 drivers
v0x600001684630_0 .net "ReadEnable2", 0 0, L_0x6000014ba120;  alias, 1 drivers
v0x6000016846c0_0 .net "WriteEnable", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
o0x138053ae0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001684750_0 name=_ivl_0
o0x138053b10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016847e0_0 name=_ivl_4
v0x600001684870_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001684900_0 .net "ff_out", 0 0, v0x600001684240_0;  1 drivers
v0x600001684990_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b92c0 .functor MUXZ 1, o0x138053ae0, v0x600001684240_0, L_0x6000014ba080, C4<>;
L_0x6000014b9360 .functor MUXZ 1, o0x138053b10, v0x600001684240_0, L_0x6000014ba120, C4<>;
S_0x144e24eb0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e24d40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001684120_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016841b0_0 .net "d", 0 0, L_0x6000014b9400;  alias, 1 drivers
v0x600001684240_0 .var "q", 0 0;
v0x6000016842d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001684360_0 .net "wen", 0 0, L_0x6000014b9fe0;  alias, 1 drivers
S_0x144e2e1a0 .scope module, "reg11" "Register" 18 27, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000168df80_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x60000168e010_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x60000168e0a0_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000168e130_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  1 drivers
v0x60000168e1c0_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  1 drivers
v0x60000168e250_0 .net "WriteReg", 0 0, L_0x6000014a4000;  1 drivers
v0x60000168e2e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168e370_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ba300 .part L_0x6000014c6800, 0, 1;
L_0x6000014ba4e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014ba6c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014ba8a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014baa80 .part L_0x6000014c6800, 4, 1;
L_0x6000014bac60 .part L_0x6000014c6800, 5, 1;
L_0x6000014bae40 .part L_0x6000014c6800, 6, 1;
L_0x6000014bb020 .part L_0x6000014c6800, 7, 1;
L_0x6000014bb200 .part L_0x6000014c6800, 8, 1;
L_0x6000014bb3e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014bb5c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014bb7a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014bb980 .part L_0x6000014c6800, 12, 1;
L_0x6000014bbb60 .part L_0x6000014c6800, 13, 1;
L_0x6000014bbd40 .part L_0x6000014c6800, 14, 1;
L_0x6000014bbf20 .part L_0x6000014c6800, 15, 1;
p0x138053fc0 .port I0x6000025b1fe0, L_0x6000014ba1c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138053fc0;
p0x138053ff0 .port I0x6000024c9fe0, L_0x6000014ba260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138053ff0;
p0x1380543b0 .port I0x6000025b1fe0, L_0x6000014ba3a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x1380543b0;
p0x1380543e0 .port I0x6000024c9fe0, L_0x6000014ba440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x1380543e0;
p0x138055ca0 .port I0x6000025b1fe0, L_0x6000014ba580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x138055ca0;
p0x138055cd0 .port I0x6000024c9fe0, L_0x6000014ba620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x138055cd0;
p0x138056030 .port I0x6000025b1fe0, L_0x6000014ba760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138056030;
p0x138056060 .port I0x6000024c9fe0, L_0x6000014ba800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138056060;
p0x1380563c0 .port I0x6000025b1fe0, L_0x6000014ba940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x1380563c0;
p0x1380563f0 .port I0x6000024c9fe0, L_0x6000014ba9e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x1380563f0;
p0x138056750 .port I0x6000025b1fe0, L_0x6000014bab20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x138056750;
p0x138056780 .port I0x6000024c9fe0, L_0x6000014babc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x138056780;
p0x138056ae0 .port I0x6000025b1fe0, L_0x6000014bad00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138056ae0;
p0x138056b10 .port I0x6000024c9fe0, L_0x6000014bada0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x138056b10;
p0x138056e70 .port I0x6000025b1fe0, L_0x6000014baee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138056e70;
p0x138056ea0 .port I0x6000024c9fe0, L_0x6000014baf80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138056ea0;
p0x138057200 .port I0x6000025b1fe0, L_0x6000014bb0c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138057200;
p0x138057230 .port I0x6000024c9fe0, L_0x6000014bb160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138057230;
p0x138057590 .port I0x6000025b1fe0, L_0x6000014bb2a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138057590;
p0x1380575c0 .port I0x6000024c9fe0, L_0x6000014bb340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x1380575c0;
p0x138054740 .port I0x6000025b1fe0, L_0x6000014bb480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138054740;
p0x138054770 .port I0x6000024c9fe0, L_0x6000014bb520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138054770;
p0x138054ad0 .port I0x6000025b1fe0, L_0x6000014bb660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138054ad0;
p0x138054b00 .port I0x6000024c9fe0, L_0x6000014bb700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138054b00;
p0x138054e60 .port I0x6000025b1fe0, L_0x6000014bb840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138054e60;
p0x138054e90 .port I0x6000024c9fe0, L_0x6000014bb8e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138054e90;
p0x1380551f0 .port I0x6000025b1fe0, L_0x6000014bba20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x1380551f0;
p0x138055220 .port I0x6000024c9fe0, L_0x6000014bbac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138055220;
p0x138055580 .port I0x6000025b1fe0, L_0x6000014bbc00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138055580;
p0x1380555b0 .port I0x6000024c9fe0, L_0x6000014bbca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x1380555b0;
p0x138055910 .port I0x6000025b1fe0, L_0x6000014bbde0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138055910;
p0x138055940 .port I0x6000024c9fe0, L_0x6000014bbe80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138055940;
S_0x144e25420 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001685170_0 .net8 "Bitline1", 0 0, p0x138053fc0;  1 drivers, strength-aware
v0x600001685200_0 .net8 "Bitline2", 0 0, p0x138053ff0;  1 drivers, strength-aware
v0x600001685290_0 .net "D", 0 0, L_0x6000014ba300;  1 drivers
v0x600001685320_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x6000016853b0_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001685440_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138054080 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016854d0_0 name=_ivl_0
o0x1380540b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001685560_0 name=_ivl_4
v0x6000016855f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001685680_0 .net "ff_out", 0 0, v0x600001684fc0_0;  1 drivers
v0x600001685710_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ba1c0 .functor MUXZ 1, o0x138054080, v0x600001684fc0_0, L_0x6000014a40a0, C4<>;
L_0x6000014ba260 .functor MUXZ 1, o0x1380540b0, v0x600001684fc0_0, L_0x6000014a4140, C4<>;
S_0x144e25590 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e25420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001684ea0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001684f30_0 .net "d", 0 0, L_0x6000014ba300;  alias, 1 drivers
v0x600001684fc0_0 .var "q", 0 0;
v0x600001685050_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016850e0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e25700 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001685a70_0 .net8 "Bitline1", 0 0, p0x1380543b0;  1 drivers, strength-aware
v0x600001685b00_0 .net8 "Bitline2", 0 0, p0x1380543e0;  1 drivers, strength-aware
v0x600001685b90_0 .net "D", 0 0, L_0x6000014ba4e0;  1 drivers
v0x600001685c20_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001685cb0_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001685d40_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138054410 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001685dd0_0 name=_ivl_0
o0x138054440 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001685e60_0 name=_ivl_4
v0x600001685ef0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001685f80_0 .net "ff_out", 0 0, v0x6000016858c0_0;  1 drivers
v0x600001686010_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ba3a0 .functor MUXZ 1, o0x138054410, v0x6000016858c0_0, L_0x6000014a40a0, C4<>;
L_0x6000014ba440 .functor MUXZ 1, o0x138054440, v0x6000016858c0_0, L_0x6000014a4140, C4<>;
S_0x144e25870 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e25700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016857a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001685830_0 .net "d", 0 0, L_0x6000014ba4e0;  alias, 1 drivers
v0x6000016858c0_0 .var "q", 0 0;
v0x600001685950_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016859e0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e259e0 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001686370_0 .net8 "Bitline1", 0 0, p0x138054740;  1 drivers, strength-aware
v0x600001686400_0 .net8 "Bitline2", 0 0, p0x138054770;  1 drivers, strength-aware
v0x600001686490_0 .net "D", 0 0, L_0x6000014bb5c0;  1 drivers
v0x600001686520_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x6000016865b0_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001686640_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x1380547a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016866d0_0 name=_ivl_0
o0x1380547d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001686760_0 name=_ivl_4
v0x6000016867f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001686880_0 .net "ff_out", 0 0, v0x6000016861c0_0;  1 drivers
v0x600001686910_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bb480 .functor MUXZ 1, o0x1380547a0, v0x6000016861c0_0, L_0x6000014a40a0, C4<>;
L_0x6000014bb520 .functor MUXZ 1, o0x1380547d0, v0x6000016861c0_0, L_0x6000014a4140, C4<>;
S_0x144e25b50 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e259e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016860a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001686130_0 .net "d", 0 0, L_0x6000014bb5c0;  alias, 1 drivers
v0x6000016861c0_0 .var "q", 0 0;
v0x600001686250_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016862e0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e25cc0 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001686c70_0 .net8 "Bitline1", 0 0, p0x138054ad0;  1 drivers, strength-aware
v0x600001686d00_0 .net8 "Bitline2", 0 0, p0x138054b00;  1 drivers, strength-aware
v0x600001686d90_0 .net "D", 0 0, L_0x6000014bb7a0;  1 drivers
v0x600001686e20_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001686eb0_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001686f40_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138054b30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001686fd0_0 name=_ivl_0
o0x138054b60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001687060_0 name=_ivl_4
v0x6000016870f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001687180_0 .net "ff_out", 0 0, v0x600001686ac0_0;  1 drivers
v0x600001687210_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bb660 .functor MUXZ 1, o0x138054b30, v0x600001686ac0_0, L_0x6000014a40a0, C4<>;
L_0x6000014bb700 .functor MUXZ 1, o0x138054b60, v0x600001686ac0_0, L_0x6000014a4140, C4<>;
S_0x144e25e30 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e25cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016869a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001686a30_0 .net "d", 0 0, L_0x6000014bb7a0;  alias, 1 drivers
v0x600001686ac0_0 .var "q", 0 0;
v0x600001686b50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001686be0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e25fa0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001687570_0 .net8 "Bitline1", 0 0, p0x138054e60;  1 drivers, strength-aware
v0x600001687600_0 .net8 "Bitline2", 0 0, p0x138054e90;  1 drivers, strength-aware
v0x600001687690_0 .net "D", 0 0, L_0x6000014bb980;  1 drivers
v0x600001687720_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x6000016877b0_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001687840_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138054ec0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016878d0_0 name=_ivl_0
o0x138054ef0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001687960_0 name=_ivl_4
v0x6000016879f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001687a80_0 .net "ff_out", 0 0, v0x6000016873c0_0;  1 drivers
v0x600001687b10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bb840 .functor MUXZ 1, o0x138054ec0, v0x6000016873c0_0, L_0x6000014a40a0, C4<>;
L_0x6000014bb8e0 .functor MUXZ 1, o0x138054ef0, v0x6000016873c0_0, L_0x6000014a4140, C4<>;
S_0x144e26110 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e25fa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016872a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001687330_0 .net "d", 0 0, L_0x6000014bb980;  alias, 1 drivers
v0x6000016873c0_0 .var "q", 0 0;
v0x600001687450_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016874e0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e26280 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001687e70_0 .net8 "Bitline1", 0 0, p0x1380551f0;  1 drivers, strength-aware
v0x600001687f00_0 .net8 "Bitline2", 0 0, p0x138055220;  1 drivers, strength-aware
v0x600001680000_0 .net "D", 0 0, L_0x6000014bbb60;  1 drivers
v0x600001680090_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001680120_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x6000016801b0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138055250 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001680240_0 name=_ivl_0
o0x138055280 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016802d0_0 name=_ivl_4
v0x600001680360_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016803f0_0 .net "ff_out", 0 0, v0x600001687cc0_0;  1 drivers
v0x600001680480_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bba20 .functor MUXZ 1, o0x138055250, v0x600001687cc0_0, L_0x6000014a40a0, C4<>;
L_0x6000014bbac0 .functor MUXZ 1, o0x138055280, v0x600001687cc0_0, L_0x6000014a4140, C4<>;
S_0x144e263f0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e26280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001687ba0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001687c30_0 .net "d", 0 0, L_0x6000014bbb60;  alias, 1 drivers
v0x600001687cc0_0 .var "q", 0 0;
v0x600001687d50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001687de0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1be50 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016807e0_0 .net8 "Bitline1", 0 0, p0x138055580;  1 drivers, strength-aware
v0x600001680870_0 .net8 "Bitline2", 0 0, p0x1380555b0;  1 drivers, strength-aware
v0x600001680900_0 .net "D", 0 0, L_0x6000014bbd40;  1 drivers
v0x600001680990_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001680a20_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001680ab0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x1380555e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001680b40_0 name=_ivl_0
o0x138055610 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001680bd0_0 name=_ivl_4
v0x600001680c60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001680cf0_0 .net "ff_out", 0 0, v0x600001680630_0;  1 drivers
v0x600001680d80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bbc00 .functor MUXZ 1, o0x1380555e0, v0x600001680630_0, L_0x6000014a40a0, C4<>;
L_0x6000014bbca0 .functor MUXZ 1, o0x138055610, v0x600001680630_0, L_0x6000014a4140, C4<>;
S_0x144e1bfc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1be50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001680510_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016805a0_0 .net "d", 0 0, L_0x6000014bbd40;  alias, 1 drivers
v0x600001680630_0 .var "q", 0 0;
v0x6000016806c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001680750_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1c130 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016810e0_0 .net8 "Bitline1", 0 0, p0x138055910;  1 drivers, strength-aware
v0x600001681170_0 .net8 "Bitline2", 0 0, p0x138055940;  1 drivers, strength-aware
v0x600001681200_0 .net "D", 0 0, L_0x6000014bbf20;  1 drivers
v0x600001681290_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001681320_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x6000016813b0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138055970 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001681440_0 name=_ivl_0
o0x1380559a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016814d0_0 name=_ivl_4
v0x600001681560_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016815f0_0 .net "ff_out", 0 0, v0x600001680f30_0;  1 drivers
v0x600001681680_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bbde0 .functor MUXZ 1, o0x138055970, v0x600001680f30_0, L_0x6000014a40a0, C4<>;
L_0x6000014bbe80 .functor MUXZ 1, o0x1380559a0, v0x600001680f30_0, L_0x6000014a4140, C4<>;
S_0x144e1c2a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1c130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001680e10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001680ea0_0 .net "d", 0 0, L_0x6000014bbf20;  alias, 1 drivers
v0x600001680f30_0 .var "q", 0 0;
v0x600001680fc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001681050_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1c410 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016819e0_0 .net8 "Bitline1", 0 0, p0x138055ca0;  1 drivers, strength-aware
v0x600001681a70_0 .net8 "Bitline2", 0 0, p0x138055cd0;  1 drivers, strength-aware
v0x600001681b00_0 .net "D", 0 0, L_0x6000014ba6c0;  1 drivers
v0x600001681b90_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001681c20_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001681cb0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138055d00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001681d40_0 name=_ivl_0
o0x138055d30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001681dd0_0 name=_ivl_4
v0x600001681e60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001681ef0_0 .net "ff_out", 0 0, v0x600001681830_0;  1 drivers
v0x600001681f80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ba580 .functor MUXZ 1, o0x138055d00, v0x600001681830_0, L_0x6000014a40a0, C4<>;
L_0x6000014ba620 .functor MUXZ 1, o0x138055d30, v0x600001681830_0, L_0x6000014a4140, C4<>;
S_0x144e1c580 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1c410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001681710_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016817a0_0 .net "d", 0 0, L_0x6000014ba6c0;  alias, 1 drivers
v0x600001681830_0 .var "q", 0 0;
v0x6000016818c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001681950_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1c8f0 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016822e0_0 .net8 "Bitline1", 0 0, p0x138056030;  1 drivers, strength-aware
v0x600001682370_0 .net8 "Bitline2", 0 0, p0x138056060;  1 drivers, strength-aware
v0x600001682400_0 .net "D", 0 0, L_0x6000014ba8a0;  1 drivers
v0x600001682490_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001682520_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x6000016825b0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138056090 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001682640_0 name=_ivl_0
o0x1380560c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016826d0_0 name=_ivl_4
v0x600001682760_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016827f0_0 .net "ff_out", 0 0, v0x600001682130_0;  1 drivers
v0x600001682880_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ba760 .functor MUXZ 1, o0x138056090, v0x600001682130_0, L_0x6000014a40a0, C4<>;
L_0x6000014ba800 .functor MUXZ 1, o0x1380560c0, v0x600001682130_0, L_0x6000014a4140, C4<>;
S_0x144e1ca60 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1c8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001682010_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016820a0_0 .net "d", 0 0, L_0x6000014ba8a0;  alias, 1 drivers
v0x600001682130_0 .var "q", 0 0;
v0x6000016821c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001682250_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1cbd0 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001682be0_0 .net8 "Bitline1", 0 0, p0x1380563c0;  1 drivers, strength-aware
v0x600001682c70_0 .net8 "Bitline2", 0 0, p0x1380563f0;  1 drivers, strength-aware
v0x600001682d00_0 .net "D", 0 0, L_0x6000014baa80;  1 drivers
v0x600001682d90_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001682e20_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x600001682eb0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138056420 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001682f40_0 name=_ivl_0
o0x138056450 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001682fd0_0 name=_ivl_4
v0x600001683060_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016830f0_0 .net "ff_out", 0 0, v0x600001682a30_0;  1 drivers
v0x600001683180_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ba940 .functor MUXZ 1, o0x138056420, v0x600001682a30_0, L_0x6000014a40a0, C4<>;
L_0x6000014ba9e0 .functor MUXZ 1, o0x138056450, v0x600001682a30_0, L_0x6000014a4140, C4<>;
S_0x144e1cd40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1cbd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001682910_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016829a0_0 .net "d", 0 0, L_0x6000014baa80;  alias, 1 drivers
v0x600001682a30_0 .var "q", 0 0;
v0x600001682ac0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001682b50_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1ceb0 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016834e0_0 .net8 "Bitline1", 0 0, p0x138056750;  1 drivers, strength-aware
v0x600001683570_0 .net8 "Bitline2", 0 0, p0x138056780;  1 drivers, strength-aware
v0x600001683600_0 .net "D", 0 0, L_0x6000014bac60;  1 drivers
v0x600001683690_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x600001683720_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x6000016837b0_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x1380567b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001683840_0 name=_ivl_0
o0x1380567e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016838d0_0 name=_ivl_4
v0x600001683960_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016839f0_0 .net "ff_out", 0 0, v0x600001683330_0;  1 drivers
v0x600001683a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bab20 .functor MUXZ 1, o0x1380567b0, v0x600001683330_0, L_0x6000014a40a0, C4<>;
L_0x6000014babc0 .functor MUXZ 1, o0x1380567e0, v0x600001683330_0, L_0x6000014a4140, C4<>;
S_0x144e1d020 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1ceb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001683210_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016832a0_0 .net "d", 0 0, L_0x6000014bac60;  alias, 1 drivers
v0x600001683330_0 .var "q", 0 0;
v0x6000016833c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001683450_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1d190 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001683de0_0 .net8 "Bitline1", 0 0, p0x138056ae0;  1 drivers, strength-aware
v0x600001683e70_0 .net8 "Bitline2", 0 0, p0x138056b10;  1 drivers, strength-aware
v0x600001683f00_0 .net "D", 0 0, L_0x6000014bae40;  1 drivers
v0x60000168c000_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x60000168c090_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x60000168c120_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138056b40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168c1b0_0 name=_ivl_0
o0x138056b70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168c240_0 name=_ivl_4
v0x60000168c2d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168c360_0 .net "ff_out", 0 0, v0x600001683c30_0;  1 drivers
v0x60000168c3f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bad00 .functor MUXZ 1, o0x138056b40, v0x600001683c30_0, L_0x6000014a40a0, C4<>;
L_0x6000014bada0 .functor MUXZ 1, o0x138056b70, v0x600001683c30_0, L_0x6000014a4140, C4<>;
S_0x144e1d300 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1d190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001683b10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001683ba0_0 .net "d", 0 0, L_0x6000014bae40;  alias, 1 drivers
v0x600001683c30_0 .var "q", 0 0;
v0x600001683cc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001683d50_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1d470 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168c750_0 .net8 "Bitline1", 0 0, p0x138056e70;  1 drivers, strength-aware
v0x60000168c7e0_0 .net8 "Bitline2", 0 0, p0x138056ea0;  1 drivers, strength-aware
v0x60000168c870_0 .net "D", 0 0, L_0x6000014bb020;  1 drivers
v0x60000168c900_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x60000168c990_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x60000168ca20_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138056ed0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168cab0_0 name=_ivl_0
o0x138056f00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168cb40_0 name=_ivl_4
v0x60000168cbd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168cc60_0 .net "ff_out", 0 0, v0x60000168c5a0_0;  1 drivers
v0x60000168ccf0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014baee0 .functor MUXZ 1, o0x138056ed0, v0x60000168c5a0_0, L_0x6000014a40a0, C4<>;
L_0x6000014baf80 .functor MUXZ 1, o0x138056f00, v0x60000168c5a0_0, L_0x6000014a4140, C4<>;
S_0x144e1d5e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1d470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168c480_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168c510_0 .net "d", 0 0, L_0x6000014bb020;  alias, 1 drivers
v0x60000168c5a0_0 .var "q", 0 0;
v0x60000168c630_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168c6c0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1d750 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168d050_0 .net8 "Bitline1", 0 0, p0x138057200;  1 drivers, strength-aware
v0x60000168d0e0_0 .net8 "Bitline2", 0 0, p0x138057230;  1 drivers, strength-aware
v0x60000168d170_0 .net "D", 0 0, L_0x6000014bb200;  1 drivers
v0x60000168d200_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x60000168d290_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x60000168d320_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x138057260 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168d3b0_0 name=_ivl_0
o0x138057290 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168d440_0 name=_ivl_4
v0x60000168d4d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168d560_0 .net "ff_out", 0 0, v0x60000168cea0_0;  1 drivers
v0x60000168d5f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bb0c0 .functor MUXZ 1, o0x138057260, v0x60000168cea0_0, L_0x6000014a40a0, C4<>;
L_0x6000014bb160 .functor MUXZ 1, o0x138057290, v0x60000168cea0_0, L_0x6000014a4140, C4<>;
S_0x144e1d8c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1d750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168cd80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168ce10_0 .net "d", 0 0, L_0x6000014bb200;  alias, 1 drivers
v0x60000168cea0_0 .var "q", 0 0;
v0x60000168cf30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168cfc0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1da30 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e2e1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168d950_0 .net8 "Bitline1", 0 0, p0x138057590;  1 drivers, strength-aware
v0x60000168d9e0_0 .net8 "Bitline2", 0 0, p0x1380575c0;  1 drivers, strength-aware
v0x60000168da70_0 .net "D", 0 0, L_0x6000014bb3e0;  1 drivers
v0x60000168db00_0 .net "ReadEnable1", 0 0, L_0x6000014a40a0;  alias, 1 drivers
v0x60000168db90_0 .net "ReadEnable2", 0 0, L_0x6000014a4140;  alias, 1 drivers
v0x60000168dc20_0 .net "WriteEnable", 0 0, L_0x6000014a4000;  alias, 1 drivers
o0x1380575f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168dcb0_0 name=_ivl_0
o0x138057620 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168dd40_0 name=_ivl_4
v0x60000168ddd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168de60_0 .net "ff_out", 0 0, v0x60000168d7a0_0;  1 drivers
v0x60000168def0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bb2a0 .functor MUXZ 1, o0x1380575f0, v0x60000168d7a0_0, L_0x6000014a40a0, C4<>;
L_0x6000014bb340 .functor MUXZ 1, o0x138057620, v0x60000168d7a0_0, L_0x6000014a4140, C4<>;
S_0x144e1dba0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1da30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168d680_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168d710_0 .net "d", 0 0, L_0x6000014bb3e0;  alias, 1 drivers
v0x60000168d7a0_0 .var "q", 0 0;
v0x60000168d830_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168d8c0_0 .net "wen", 0 0, L_0x6000014a4000;  alias, 1 drivers
S_0x144e1c6f0 .scope module, "reg12" "Register" 18 28, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000016774e0_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001677570_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001677600_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001677690_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  1 drivers
v0x600001677720_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  1 drivers
v0x6000016777b0_0 .net "WriteReg", 0 0, L_0x6000014a5fe0;  1 drivers
v0x600001677840_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016778d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a4320 .part L_0x6000014c6800, 0, 1;
L_0x6000014a4500 .part L_0x6000014c6800, 1, 1;
L_0x6000014a46e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014a48c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014a4aa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014a4c80 .part L_0x6000014c6800, 5, 1;
L_0x6000014a4e60 .part L_0x6000014c6800, 6, 1;
L_0x6000014a5040 .part L_0x6000014c6800, 7, 1;
L_0x6000014a5220 .part L_0x6000014c6800, 8, 1;
L_0x6000014a5400 .part L_0x6000014c6800, 9, 1;
L_0x6000014a55e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014a57c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014a59a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014a5b80 .part L_0x6000014c6800, 13, 1;
L_0x6000014a5d60 .part L_0x6000014c6800, 14, 1;
L_0x6000014a5f40 .part L_0x6000014c6800, 15, 1;
p0x138057ad0 .port I0x6000025b1fe0, L_0x6000014a41e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138057ad0;
p0x138057b00 .port I0x6000024c9fe0, L_0x6000014a4280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138057b00;
p0x138057ec0 .port I0x6000025b1fe0, L_0x6000014a43c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138057ec0;
p0x138057ef0 .port I0x6000024c9fe0, L_0x6000014a4460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138057ef0;
p0x1380597b0 .port I0x6000025b1fe0, L_0x6000014a45a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x1380597b0;
p0x1380597e0 .port I0x6000024c9fe0, L_0x6000014a4640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x1380597e0;
p0x138059b40 .port I0x6000025b1fe0, L_0x6000014a4780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138059b40;
p0x138059b70 .port I0x6000024c9fe0, L_0x6000014a4820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138059b70;
p0x138059ed0 .port I0x6000025b1fe0, L_0x6000014a4960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x138059ed0;
p0x138059f00 .port I0x6000024c9fe0, L_0x6000014a4a00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138059f00;
p0x13805a260 .port I0x6000025b1fe0, L_0x6000014a4b40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13805a260;
p0x13805a290 .port I0x6000024c9fe0, L_0x6000014a4be0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13805a290;
p0x13805a5f0 .port I0x6000025b1fe0, L_0x6000014a4d20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13805a5f0;
p0x13805a620 .port I0x6000024c9fe0, L_0x6000014a4dc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13805a620;
p0x13805a980 .port I0x6000025b1fe0, L_0x6000014a4f00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13805a980;
p0x13805a9b0 .port I0x6000024c9fe0, L_0x6000014a4fa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13805a9b0;
p0x13805ad10 .port I0x6000025b1fe0, L_0x6000014a50e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13805ad10;
p0x13805ad40 .port I0x6000024c9fe0, L_0x6000014a5180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13805ad40;
p0x13805b0a0 .port I0x6000025b1fe0, L_0x6000014a52c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13805b0a0;
p0x13805b0d0 .port I0x6000024c9fe0, L_0x6000014a5360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13805b0d0;
p0x138058250 .port I0x6000025b1fe0, L_0x6000014a54a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138058250;
p0x138058280 .port I0x6000024c9fe0, L_0x6000014a5540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138058280;
p0x1380585e0 .port I0x6000025b1fe0, L_0x6000014a5680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x1380585e0;
p0x138058610 .port I0x6000024c9fe0, L_0x6000014a5720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138058610;
p0x138058970 .port I0x6000025b1fe0, L_0x6000014a5860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138058970;
p0x1380589a0 .port I0x6000024c9fe0, L_0x6000014a5900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x1380589a0;
p0x138058d00 .port I0x6000025b1fe0, L_0x6000014a5a40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x138058d00;
p0x138058d30 .port I0x6000024c9fe0, L_0x6000014a5ae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138058d30;
p0x138059090 .port I0x6000025b1fe0, L_0x6000014a5c20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138059090;
p0x1380590c0 .port I0x6000024c9fe0, L_0x6000014a5cc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x1380590c0;
p0x138059420 .port I0x6000025b1fe0, L_0x6000014a5e00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138059420;
p0x138059450 .port I0x6000024c9fe0, L_0x6000014a5ea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138059450;
S_0x144e1e110 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168e6d0_0 .net8 "Bitline1", 0 0, p0x138057ad0;  1 drivers, strength-aware
v0x60000168e760_0 .net8 "Bitline2", 0 0, p0x138057b00;  1 drivers, strength-aware
v0x60000168e7f0_0 .net "D", 0 0, L_0x6000014a4320;  1 drivers
v0x60000168e880_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x60000168e910_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168e9a0_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138057b90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168ea30_0 name=_ivl_0
o0x138057bc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168eac0_0 name=_ivl_4
v0x60000168eb50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168ebe0_0 .net "ff_out", 0 0, v0x60000168e520_0;  1 drivers
v0x60000168ec70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a41e0 .functor MUXZ 1, o0x138057b90, v0x60000168e520_0, L_0x6000014a6080, C4<>;
L_0x6000014a4280 .functor MUXZ 1, o0x138057bc0, v0x60000168e520_0, L_0x6000014a6120, C4<>;
S_0x144e1e280 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1e110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168e400_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168e490_0 .net "d", 0 0, L_0x6000014a4320;  alias, 1 drivers
v0x60000168e520_0 .var "q", 0 0;
v0x60000168e5b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168e640_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e1e3f0 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168efd0_0 .net8 "Bitline1", 0 0, p0x138057ec0;  1 drivers, strength-aware
v0x60000168f060_0 .net8 "Bitline2", 0 0, p0x138057ef0;  1 drivers, strength-aware
v0x60000168f0f0_0 .net "D", 0 0, L_0x6000014a4500;  1 drivers
v0x60000168f180_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x60000168f210_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168f2a0_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138057f20 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168f330_0 name=_ivl_0
o0x138057f50 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168f3c0_0 name=_ivl_4
v0x60000168f450_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168f4e0_0 .net "ff_out", 0 0, v0x60000168ee20_0;  1 drivers
v0x60000168f570_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a43c0 .functor MUXZ 1, o0x138057f20, v0x60000168ee20_0, L_0x6000014a6080, C4<>;
L_0x6000014a4460 .functor MUXZ 1, o0x138057f50, v0x60000168ee20_0, L_0x6000014a6120, C4<>;
S_0x144e13ed0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e1e3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168ed00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168ed90_0 .net "d", 0 0, L_0x6000014a4500;  alias, 1 drivers
v0x60000168ee20_0 .var "q", 0 0;
v0x60000168eeb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168ef40_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e14040 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168f8d0_0 .net8 "Bitline1", 0 0, p0x138058250;  1 drivers, strength-aware
v0x60000168f960_0 .net8 "Bitline2", 0 0, p0x138058280;  1 drivers, strength-aware
v0x60000168f9f0_0 .net "D", 0 0, L_0x6000014a55e0;  1 drivers
v0x60000168fa80_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x60000168fb10_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168fba0_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x1380582b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168fc30_0 name=_ivl_0
o0x1380582e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168fcc0_0 name=_ivl_4
v0x60000168fd50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168fde0_0 .net "ff_out", 0 0, v0x60000168f720_0;  1 drivers
v0x60000168fe70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a54a0 .functor MUXZ 1, o0x1380582b0, v0x60000168f720_0, L_0x6000014a6080, C4<>;
L_0x6000014a5540 .functor MUXZ 1, o0x1380582e0, v0x60000168f720_0, L_0x6000014a6120, C4<>;
S_0x144e141b0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e14040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168f600_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168f690_0 .net "d", 0 0, L_0x6000014a55e0;  alias, 1 drivers
v0x60000168f720_0 .var "q", 0 0;
v0x60000168f7b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168f840_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e14320 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001688240_0 .net8 "Bitline1", 0 0, p0x1380585e0;  1 drivers, strength-aware
v0x6000016882d0_0 .net8 "Bitline2", 0 0, p0x138058610;  1 drivers, strength-aware
v0x600001688360_0 .net "D", 0 0, L_0x6000014a57c0;  1 drivers
v0x6000016883f0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x600001688480_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001688510_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138058640 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016885a0_0 name=_ivl_0
o0x138058670 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001688630_0 name=_ivl_4
v0x6000016886c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001688750_0 .net "ff_out", 0 0, v0x600001688090_0;  1 drivers
v0x6000016887e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a5680 .functor MUXZ 1, o0x138058640, v0x600001688090_0, L_0x6000014a6080, C4<>;
L_0x6000014a5720 .functor MUXZ 1, o0x138058670, v0x600001688090_0, L_0x6000014a6120, C4<>;
S_0x144e14490 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e14320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168ff00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001688000_0 .net "d", 0 0, L_0x6000014a57c0;  alias, 1 drivers
v0x600001688090_0 .var "q", 0 0;
v0x600001688120_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016881b0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e14600 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001688b40_0 .net8 "Bitline1", 0 0, p0x138058970;  1 drivers, strength-aware
v0x600001688bd0_0 .net8 "Bitline2", 0 0, p0x1380589a0;  1 drivers, strength-aware
v0x600001688c60_0 .net "D", 0 0, L_0x6000014a59a0;  1 drivers
v0x600001688cf0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x600001688d80_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001688e10_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x1380589d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001688ea0_0 name=_ivl_0
o0x138058a00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001688f30_0 name=_ivl_4
v0x600001688fc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001689050_0 .net "ff_out", 0 0, v0x600001688990_0;  1 drivers
v0x6000016890e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a5860 .functor MUXZ 1, o0x1380589d0, v0x600001688990_0, L_0x6000014a6080, C4<>;
L_0x6000014a5900 .functor MUXZ 1, o0x138058a00, v0x600001688990_0, L_0x6000014a6120, C4<>;
S_0x144e14770 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e14600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001688870_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001688900_0 .net "d", 0 0, L_0x6000014a59a0;  alias, 1 drivers
v0x600001688990_0 .var "q", 0 0;
v0x600001688a20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001688ab0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e148e0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001689440_0 .net8 "Bitline1", 0 0, p0x138058d00;  1 drivers, strength-aware
v0x6000016894d0_0 .net8 "Bitline2", 0 0, p0x138058d30;  1 drivers, strength-aware
v0x600001689560_0 .net "D", 0 0, L_0x6000014a5b80;  1 drivers
v0x6000016895f0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x600001689680_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001689710_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138058d60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016897a0_0 name=_ivl_0
o0x138058d90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001689830_0 name=_ivl_4
v0x6000016898c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001689950_0 .net "ff_out", 0 0, v0x600001689290_0;  1 drivers
v0x6000016899e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a5a40 .functor MUXZ 1, o0x138058d60, v0x600001689290_0, L_0x6000014a6080, C4<>;
L_0x6000014a5ae0 .functor MUXZ 1, o0x138058d90, v0x600001689290_0, L_0x6000014a6120, C4<>;
S_0x144e14a50 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e148e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001689170_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001689200_0 .net "d", 0 0, L_0x6000014a5b80;  alias, 1 drivers
v0x600001689290_0 .var "q", 0 0;
v0x600001689320_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016893b0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e14bc0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001689d40_0 .net8 "Bitline1", 0 0, p0x138059090;  1 drivers, strength-aware
v0x600001689dd0_0 .net8 "Bitline2", 0 0, p0x1380590c0;  1 drivers, strength-aware
v0x600001689e60_0 .net "D", 0 0, L_0x6000014a5d60;  1 drivers
v0x600001689ef0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x600001689f80_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168a010_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x1380590f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168a0a0_0 name=_ivl_0
o0x138059120 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168a130_0 name=_ivl_4
v0x60000168a1c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168a250_0 .net "ff_out", 0 0, v0x600001689b90_0;  1 drivers
v0x60000168a2e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a5c20 .functor MUXZ 1, o0x1380590f0, v0x600001689b90_0, L_0x6000014a6080, C4<>;
L_0x6000014a5cc0 .functor MUXZ 1, o0x138059120, v0x600001689b90_0, L_0x6000014a6120, C4<>;
S_0x144e14d30 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e14bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001689a70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001689b00_0 .net "d", 0 0, L_0x6000014a5d60;  alias, 1 drivers
v0x600001689b90_0 .var "q", 0 0;
v0x600001689c20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001689cb0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e14ea0 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168a640_0 .net8 "Bitline1", 0 0, p0x138059420;  1 drivers, strength-aware
v0x60000168a6d0_0 .net8 "Bitline2", 0 0, p0x138059450;  1 drivers, strength-aware
v0x60000168a760_0 .net "D", 0 0, L_0x6000014a5f40;  1 drivers
v0x60000168a7f0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x60000168a880_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168a910_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138059480 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168a9a0_0 name=_ivl_0
o0x1380594b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168aa30_0 name=_ivl_4
v0x60000168aac0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168ab50_0 .net "ff_out", 0 0, v0x60000168a490_0;  1 drivers
v0x60000168abe0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a5e00 .functor MUXZ 1, o0x138059480, v0x60000168a490_0, L_0x6000014a6080, C4<>;
L_0x6000014a5ea0 .functor MUXZ 1, o0x1380594b0, v0x60000168a490_0, L_0x6000014a6120, C4<>;
S_0x144e15010 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e14ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168a370_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168a400_0 .net "d", 0 0, L_0x6000014a5f40;  alias, 1 drivers
v0x60000168a490_0 .var "q", 0 0;
v0x60000168a520_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168a5b0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e15180 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168af40_0 .net8 "Bitline1", 0 0, p0x1380597b0;  1 drivers, strength-aware
v0x60000168afd0_0 .net8 "Bitline2", 0 0, p0x1380597e0;  1 drivers, strength-aware
v0x60000168b060_0 .net "D", 0 0, L_0x6000014a46e0;  1 drivers
v0x60000168b0f0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x60000168b180_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168b210_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138059810 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168b2a0_0 name=_ivl_0
o0x138059840 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168b330_0 name=_ivl_4
v0x60000168b3c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168b450_0 .net "ff_out", 0 0, v0x60000168ad90_0;  1 drivers
v0x60000168b4e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a45a0 .functor MUXZ 1, o0x138059810, v0x60000168ad90_0, L_0x6000014a6080, C4<>;
L_0x6000014a4640 .functor MUXZ 1, o0x138059840, v0x60000168ad90_0, L_0x6000014a6120, C4<>;
S_0x144e152f0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e15180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168ac70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168ad00_0 .net "d", 0 0, L_0x6000014a46e0;  alias, 1 drivers
v0x60000168ad90_0 .var "q", 0 0;
v0x60000168ae20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168aeb0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e15660 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000168b840_0 .net8 "Bitline1", 0 0, p0x138059b40;  1 drivers, strength-aware
v0x60000168b8d0_0 .net8 "Bitline2", 0 0, p0x138059b70;  1 drivers, strength-aware
v0x60000168b960_0 .net "D", 0 0, L_0x6000014a48c0;  1 drivers
v0x60000168b9f0_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x60000168ba80_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x60000168bb10_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138059ba0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168bba0_0 name=_ivl_0
o0x138059bd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000168bc30_0 name=_ivl_4
v0x60000168bcc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168bd50_0 .net "ff_out", 0 0, v0x60000168b690_0;  1 drivers
v0x60000168bde0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a4780 .functor MUXZ 1, o0x138059ba0, v0x60000168b690_0, L_0x6000014a6080, C4<>;
L_0x6000014a4820 .functor MUXZ 1, o0x138059bd0, v0x60000168b690_0, L_0x6000014a6120, C4<>;
S_0x144e157d0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e15660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168b570_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168b600_0 .net "d", 0 0, L_0x6000014a48c0;  alias, 1 drivers
v0x60000168b690_0 .var "q", 0 0;
v0x60000168b720_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000168b7b0_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e15940 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016741b0_0 .net8 "Bitline1", 0 0, p0x138059ed0;  1 drivers, strength-aware
v0x600001674240_0 .net8 "Bitline2", 0 0, p0x138059f00;  1 drivers, strength-aware
v0x6000016742d0_0 .net "D", 0 0, L_0x6000014a4aa0;  1 drivers
v0x600001674360_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x6000016743f0_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001674480_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x138059f30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001674510_0 name=_ivl_0
o0x138059f60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016745a0_0 name=_ivl_4
v0x600001674630_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016746c0_0 .net "ff_out", 0 0, v0x600001674000_0;  1 drivers
v0x600001674750_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a4960 .functor MUXZ 1, o0x138059f30, v0x600001674000_0, L_0x6000014a6080, C4<>;
L_0x6000014a4a00 .functor MUXZ 1, o0x138059f60, v0x600001674000_0, L_0x6000014a6120, C4<>;
S_0x144e15ab0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e15940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000168be70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000168bf00_0 .net "d", 0 0, L_0x6000014a4aa0;  alias, 1 drivers
v0x600001674000_0 .var "q", 0 0;
v0x600001674090_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001674120_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e15c20 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001674ab0_0 .net8 "Bitline1", 0 0, p0x13805a260;  1 drivers, strength-aware
v0x600001674b40_0 .net8 "Bitline2", 0 0, p0x13805a290;  1 drivers, strength-aware
v0x600001674bd0_0 .net "D", 0 0, L_0x6000014a4c80;  1 drivers
v0x600001674c60_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x600001674cf0_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001674d80_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x13805a2c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001674e10_0 name=_ivl_0
o0x13805a2f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001674ea0_0 name=_ivl_4
v0x600001674f30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001674fc0_0 .net "ff_out", 0 0, v0x600001674900_0;  1 drivers
v0x600001675050_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a4b40 .functor MUXZ 1, o0x13805a2c0, v0x600001674900_0, L_0x6000014a6080, C4<>;
L_0x6000014a4be0 .functor MUXZ 1, o0x13805a2f0, v0x600001674900_0, L_0x6000014a6120, C4<>;
S_0x144e15d90 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e15c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016747e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001674870_0 .net "d", 0 0, L_0x6000014a4c80;  alias, 1 drivers
v0x600001674900_0 .var "q", 0 0;
v0x600001674990_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001674a20_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e15f00 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016753b0_0 .net8 "Bitline1", 0 0, p0x13805a5f0;  1 drivers, strength-aware
v0x600001675440_0 .net8 "Bitline2", 0 0, p0x13805a620;  1 drivers, strength-aware
v0x6000016754d0_0 .net "D", 0 0, L_0x6000014a4e60;  1 drivers
v0x600001675560_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x6000016755f0_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001675680_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x13805a650 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001675710_0 name=_ivl_0
o0x13805a680 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016757a0_0 name=_ivl_4
v0x600001675830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016758c0_0 .net "ff_out", 0 0, v0x600001675200_0;  1 drivers
v0x600001675950_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a4d20 .functor MUXZ 1, o0x13805a650, v0x600001675200_0, L_0x6000014a6080, C4<>;
L_0x6000014a4dc0 .functor MUXZ 1, o0x13805a680, v0x600001675200_0, L_0x6000014a6120, C4<>;
S_0x144e16070 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e15f00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016750e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001675170_0 .net "d", 0 0, L_0x6000014a4e60;  alias, 1 drivers
v0x600001675200_0 .var "q", 0 0;
v0x600001675290_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001675320_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e161e0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001675cb0_0 .net8 "Bitline1", 0 0, p0x13805a980;  1 drivers, strength-aware
v0x600001675d40_0 .net8 "Bitline2", 0 0, p0x13805a9b0;  1 drivers, strength-aware
v0x600001675dd0_0 .net "D", 0 0, L_0x6000014a5040;  1 drivers
v0x600001675e60_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x600001675ef0_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001675f80_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x13805a9e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001676010_0 name=_ivl_0
o0x13805aa10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016760a0_0 name=_ivl_4
v0x600001676130_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016761c0_0 .net "ff_out", 0 0, v0x600001675b00_0;  1 drivers
v0x600001676250_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a4f00 .functor MUXZ 1, o0x13805a9e0, v0x600001675b00_0, L_0x6000014a6080, C4<>;
L_0x6000014a4fa0 .functor MUXZ 1, o0x13805aa10, v0x600001675b00_0, L_0x6000014a6120, C4<>;
S_0x144e16350 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e161e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016759e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001675a70_0 .net "d", 0 0, L_0x6000014a5040;  alias, 1 drivers
v0x600001675b00_0 .var "q", 0 0;
v0x600001675b90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001675c20_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e0bf50 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016765b0_0 .net8 "Bitline1", 0 0, p0x13805ad10;  1 drivers, strength-aware
v0x600001676640_0 .net8 "Bitline2", 0 0, p0x13805ad40;  1 drivers, strength-aware
v0x6000016766d0_0 .net "D", 0 0, L_0x6000014a5220;  1 drivers
v0x600001676760_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x6000016767f0_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001676880_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x13805ad70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001676910_0 name=_ivl_0
o0x13805ada0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016769a0_0 name=_ivl_4
v0x600001676a30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001676ac0_0 .net "ff_out", 0 0, v0x600001676400_0;  1 drivers
v0x600001676b50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a50e0 .functor MUXZ 1, o0x13805ad70, v0x600001676400_0, L_0x6000014a6080, C4<>;
L_0x6000014a5180 .functor MUXZ 1, o0x13805ada0, v0x600001676400_0, L_0x6000014a6120, C4<>;
S_0x144e0c0c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0bf50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016762e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001676370_0 .net "d", 0 0, L_0x6000014a5220;  alias, 1 drivers
v0x600001676400_0 .var "q", 0 0;
v0x600001676490_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001676520_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e0c230 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e1c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001676eb0_0 .net8 "Bitline1", 0 0, p0x13805b0a0;  1 drivers, strength-aware
v0x600001676f40_0 .net8 "Bitline2", 0 0, p0x13805b0d0;  1 drivers, strength-aware
v0x600001676fd0_0 .net "D", 0 0, L_0x6000014a5400;  1 drivers
v0x600001677060_0 .net "ReadEnable1", 0 0, L_0x6000014a6080;  alias, 1 drivers
v0x6000016770f0_0 .net "ReadEnable2", 0 0, L_0x6000014a6120;  alias, 1 drivers
v0x600001677180_0 .net "WriteEnable", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
o0x13805b100 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001677210_0 name=_ivl_0
o0x13805b130 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016772a0_0 name=_ivl_4
v0x600001677330_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016773c0_0 .net "ff_out", 0 0, v0x600001676d00_0;  1 drivers
v0x600001677450_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a52c0 .functor MUXZ 1, o0x13805b100, v0x600001676d00_0, L_0x6000014a6080, C4<>;
L_0x6000014a5360 .functor MUXZ 1, o0x13805b130, v0x600001676d00_0, L_0x6000014a6120, C4<>;
S_0x144e0c3a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0c230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001676be0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001676c70_0 .net "d", 0 0, L_0x6000014a5400;  alias, 1 drivers
v0x600001676d00_0 .var "q", 0 0;
v0x600001676d90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001676e20_0 .net "wen", 0 0, L_0x6000014a5fe0;  alias, 1 drivers
S_0x144e15460 .scope module, "reg13" "Register" 18 29, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001678ab0_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001678b40_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001678bd0_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001678c60_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  1 drivers
v0x600001678cf0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  1 drivers
v0x600001678d80_0 .net "WriteReg", 0 0, L_0x6000014a0000;  1 drivers
v0x600001678e10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001678ea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6300 .part L_0x6000014c6800, 0, 1;
L_0x6000014a64e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014a66c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014a68a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014a6a80 .part L_0x6000014c6800, 4, 1;
L_0x6000014a6c60 .part L_0x6000014c6800, 5, 1;
L_0x6000014a6e40 .part L_0x6000014c6800, 6, 1;
L_0x6000014a7020 .part L_0x6000014c6800, 7, 1;
L_0x6000014a7200 .part L_0x6000014c6800, 8, 1;
L_0x6000014a73e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014a75c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014a77a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014a7980 .part L_0x6000014c6800, 12, 1;
L_0x6000014a7b60 .part L_0x6000014c6800, 13, 1;
L_0x6000014a7d40 .part L_0x6000014c6800, 14, 1;
L_0x6000014a7f20 .part L_0x6000014c6800, 15, 1;
p0x13805b5e0 .port I0x6000025b1fe0, L_0x6000014a61c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x13805b5e0;
p0x13805b610 .port I0x6000024c9fe0, L_0x6000014a6260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x13805b610;
p0x13805b9d0 .port I0x6000025b1fe0, L_0x6000014a63a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x13805b9d0;
p0x13805ba00 .port I0x6000024c9fe0, L_0x6000014a6440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x13805ba00;
p0x13805d2c0 .port I0x6000025b1fe0, L_0x6000014a6580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13805d2c0;
p0x13805d2f0 .port I0x6000024c9fe0, L_0x6000014a6620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13805d2f0;
p0x13805d650 .port I0x6000025b1fe0, L_0x6000014a6760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13805d650;
p0x13805d680 .port I0x6000024c9fe0, L_0x6000014a6800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13805d680;
p0x13805d9e0 .port I0x6000025b1fe0, L_0x6000014a6940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13805d9e0;
p0x13805da10 .port I0x6000024c9fe0, L_0x6000014a69e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13805da10;
p0x13805dd70 .port I0x6000025b1fe0, L_0x6000014a6b20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13805dd70;
p0x13805dda0 .port I0x6000024c9fe0, L_0x6000014a6bc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13805dda0;
p0x13805e100 .port I0x6000025b1fe0, L_0x6000014a6d00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13805e100;
p0x13805e130 .port I0x6000024c9fe0, L_0x6000014a6da0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13805e130;
p0x13805e490 .port I0x6000025b1fe0, L_0x6000014a6ee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13805e490;
p0x13805e4c0 .port I0x6000024c9fe0, L_0x6000014a6f80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13805e4c0;
p0x13805e820 .port I0x6000025b1fe0, L_0x6000014a70c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13805e820;
p0x13805e850 .port I0x6000024c9fe0, L_0x6000014a7160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13805e850;
p0x13805ebb0 .port I0x6000025b1fe0, L_0x6000014a72a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13805ebb0;
p0x13805ebe0 .port I0x6000024c9fe0, L_0x6000014a7340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13805ebe0;
p0x13805bd60 .port I0x6000025b1fe0, L_0x6000014a7480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x13805bd60;
p0x13805bd90 .port I0x6000024c9fe0, L_0x6000014a7520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x13805bd90;
p0x13805c0f0 .port I0x6000025b1fe0, L_0x6000014a7660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13805c0f0;
p0x13805c120 .port I0x6000024c9fe0, L_0x6000014a7700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13805c120;
p0x13805c480 .port I0x6000025b1fe0, L_0x6000014a7840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13805c480;
p0x13805c4b0 .port I0x6000024c9fe0, L_0x6000014a78e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13805c4b0;
p0x13805c810 .port I0x6000025b1fe0, L_0x6000014a7a20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13805c810;
p0x13805c840 .port I0x6000024c9fe0, L_0x6000014a7ac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13805c840;
p0x13805cba0 .port I0x6000025b1fe0, L_0x6000014a7c00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13805cba0;
p0x13805cbd0 .port I0x6000024c9fe0, L_0x6000014a7ca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13805cbd0;
p0x13805cf30 .port I0x6000025b1fe0, L_0x6000014a7de0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13805cf30;
p0x13805cf60 .port I0x6000024c9fe0, L_0x6000014a7e80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13805cf60;
S_0x144e093a0 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001677c30_0 .net8 "Bitline1", 0 0, p0x13805b5e0;  1 drivers, strength-aware
v0x600001677cc0_0 .net8 "Bitline2", 0 0, p0x13805b610;  1 drivers, strength-aware
v0x600001677d50_0 .net "D", 0 0, L_0x6000014a6300;  1 drivers
v0x600001677de0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x600001677e70_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001677f00_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805b6a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001670000_0 name=_ivl_0
o0x13805b6d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001670090_0 name=_ivl_4
v0x600001670120_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016701b0_0 .net "ff_out", 0 0, v0x600001677a80_0;  1 drivers
v0x600001670240_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a61c0 .functor MUXZ 1, o0x13805b6a0, v0x600001677a80_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6260 .functor MUXZ 1, o0x13805b6d0, v0x600001677a80_0, L_0x6000014a0140, C4<>;
S_0x144e09510 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e093a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001677960_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016779f0_0 .net "d", 0 0, L_0x6000014a6300;  alias, 1 drivers
v0x600001677a80_0 .var "q", 0 0;
v0x600001677b10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001677ba0_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e09680 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016705a0_0 .net8 "Bitline1", 0 0, p0x13805b9d0;  1 drivers, strength-aware
v0x600001670630_0 .net8 "Bitline2", 0 0, p0x13805ba00;  1 drivers, strength-aware
v0x6000016706c0_0 .net "D", 0 0, L_0x6000014a64e0;  1 drivers
v0x600001670750_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x6000016707e0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001670870_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805ba30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001670900_0 name=_ivl_0
o0x13805ba60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001670990_0 name=_ivl_4
v0x600001670a20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001670ab0_0 .net "ff_out", 0 0, v0x6000016703f0_0;  1 drivers
v0x600001670b40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a63a0 .functor MUXZ 1, o0x13805ba30, v0x6000016703f0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6440 .functor MUXZ 1, o0x13805ba60, v0x6000016703f0_0, L_0x6000014a0140, C4<>;
S_0x144e097f0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e09680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016702d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001670360_0 .net "d", 0 0, L_0x6000014a64e0;  alias, 1 drivers
v0x6000016703f0_0 .var "q", 0 0;
v0x600001670480_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001670510_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e09960 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001670ea0_0 .net8 "Bitline1", 0 0, p0x13805bd60;  1 drivers, strength-aware
v0x600001670f30_0 .net8 "Bitline2", 0 0, p0x13805bd90;  1 drivers, strength-aware
v0x600001670fc0_0 .net "D", 0 0, L_0x6000014a75c0;  1 drivers
v0x600001671050_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x6000016710e0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001671170_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805bdc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001671200_0 name=_ivl_0
o0x13805bdf0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001671290_0 name=_ivl_4
v0x600001671320_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016713b0_0 .net "ff_out", 0 0, v0x600001670cf0_0;  1 drivers
v0x600001671440_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a7480 .functor MUXZ 1, o0x13805bdc0, v0x600001670cf0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7520 .functor MUXZ 1, o0x13805bdf0, v0x600001670cf0_0, L_0x6000014a0140, C4<>;
S_0x144e09ad0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e09960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001670bd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001670c60_0 .net "d", 0 0, L_0x6000014a75c0;  alias, 1 drivers
v0x600001670cf0_0 .var "q", 0 0;
v0x600001670d80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001670e10_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e09c40 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016717a0_0 .net8 "Bitline1", 0 0, p0x13805c0f0;  1 drivers, strength-aware
v0x600001671830_0 .net8 "Bitline2", 0 0, p0x13805c120;  1 drivers, strength-aware
v0x6000016718c0_0 .net "D", 0 0, L_0x6000014a77a0;  1 drivers
v0x600001671950_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x6000016719e0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001671a70_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805c150 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001671b00_0 name=_ivl_0
o0x13805c180 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001671b90_0 name=_ivl_4
v0x600001671c20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001671cb0_0 .net "ff_out", 0 0, v0x6000016715f0_0;  1 drivers
v0x600001671d40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a7660 .functor MUXZ 1, o0x13805c150, v0x6000016715f0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7700 .functor MUXZ 1, o0x13805c180, v0x6000016715f0_0, L_0x6000014a0140, C4<>;
S_0x144e09db0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e09c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016714d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001671560_0 .net "d", 0 0, L_0x6000014a77a0;  alias, 1 drivers
v0x6000016715f0_0 .var "q", 0 0;
v0x600001671680_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001671710_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e09f20 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016720a0_0 .net8 "Bitline1", 0 0, p0x13805c480;  1 drivers, strength-aware
v0x600001672130_0 .net8 "Bitline2", 0 0, p0x13805c4b0;  1 drivers, strength-aware
v0x6000016721c0_0 .net "D", 0 0, L_0x6000014a7980;  1 drivers
v0x600001672250_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x6000016722e0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001672370_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805c4e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001672400_0 name=_ivl_0
o0x13805c510 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001672490_0 name=_ivl_4
v0x600001672520_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016725b0_0 .net "ff_out", 0 0, v0x600001671ef0_0;  1 drivers
v0x600001672640_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a7840 .functor MUXZ 1, o0x13805c4e0, v0x600001671ef0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a78e0 .functor MUXZ 1, o0x13805c510, v0x600001671ef0_0, L_0x6000014a0140, C4<>;
S_0x144e0a090 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e09f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001671dd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001671e60_0 .net "d", 0 0, L_0x6000014a7980;  alias, 1 drivers
v0x600001671ef0_0 .var "q", 0 0;
v0x600001671f80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001672010_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0a200 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016729a0_0 .net8 "Bitline1", 0 0, p0x13805c810;  1 drivers, strength-aware
v0x600001672a30_0 .net8 "Bitline2", 0 0, p0x13805c840;  1 drivers, strength-aware
v0x600001672ac0_0 .net "D", 0 0, L_0x6000014a7b60;  1 drivers
v0x600001672b50_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x600001672be0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001672c70_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805c870 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001672d00_0 name=_ivl_0
o0x13805c8a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001672d90_0 name=_ivl_4
v0x600001672e20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001672eb0_0 .net "ff_out", 0 0, v0x6000016727f0_0;  1 drivers
v0x600001672f40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a7a20 .functor MUXZ 1, o0x13805c870, v0x6000016727f0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7ac0 .functor MUXZ 1, o0x13805c8a0, v0x6000016727f0_0, L_0x6000014a0140, C4<>;
S_0x144e0a370 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0a200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016726d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001672760_0 .net "d", 0 0, L_0x6000014a7b60;  alias, 1 drivers
v0x6000016727f0_0 .var "q", 0 0;
v0x600001672880_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001672910_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0a4e0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016732a0_0 .net8 "Bitline1", 0 0, p0x13805cba0;  1 drivers, strength-aware
v0x600001673330_0 .net8 "Bitline2", 0 0, p0x13805cbd0;  1 drivers, strength-aware
v0x6000016733c0_0 .net "D", 0 0, L_0x6000014a7d40;  1 drivers
v0x600001673450_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x6000016734e0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001673570_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805cc00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001673600_0 name=_ivl_0
o0x13805cc30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001673690_0 name=_ivl_4
v0x600001673720_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016737b0_0 .net "ff_out", 0 0, v0x6000016730f0_0;  1 drivers
v0x600001673840_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a7c00 .functor MUXZ 1, o0x13805cc00, v0x6000016730f0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7ca0 .functor MUXZ 1, o0x13805cc30, v0x6000016730f0_0, L_0x6000014a0140, C4<>;
S_0x144e0a650 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0a4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001672fd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001673060_0 .net "d", 0 0, L_0x6000014a7d40;  alias, 1 drivers
v0x6000016730f0_0 .var "q", 0 0;
v0x600001673180_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001673210_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0a7c0 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001673ba0_0 .net8 "Bitline1", 0 0, p0x13805cf30;  1 drivers, strength-aware
v0x600001673c30_0 .net8 "Bitline2", 0 0, p0x13805cf60;  1 drivers, strength-aware
v0x600001673cc0_0 .net "D", 0 0, L_0x6000014a7f20;  1 drivers
v0x600001673d50_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x600001673de0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001673e70_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805cf90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001673f00_0 name=_ivl_0
o0x13805cfc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167c000_0 name=_ivl_4
v0x60000167c090_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167c120_0 .net "ff_out", 0 0, v0x6000016739f0_0;  1 drivers
v0x60000167c1b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a7de0 .functor MUXZ 1, o0x13805cf90, v0x6000016739f0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7e80 .functor MUXZ 1, o0x13805cfc0, v0x6000016739f0_0, L_0x6000014a0140, C4<>;
S_0x144e0a930 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0a7c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016738d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001673960_0 .net "d", 0 0, L_0x6000014a7f20;  alias, 1 drivers
v0x6000016739f0_0 .var "q", 0 0;
v0x600001673a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001673b10_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0aaa0 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167c510_0 .net8 "Bitline1", 0 0, p0x13805d2c0;  1 drivers, strength-aware
v0x60000167c5a0_0 .net8 "Bitline2", 0 0, p0x13805d2f0;  1 drivers, strength-aware
v0x60000167c630_0 .net "D", 0 0, L_0x6000014a66c0;  1 drivers
v0x60000167c6c0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167c750_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167c7e0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805d320 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167c870_0 name=_ivl_0
o0x13805d350 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167c900_0 name=_ivl_4
v0x60000167c990_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167ca20_0 .net "ff_out", 0 0, v0x60000167c360_0;  1 drivers
v0x60000167cab0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6580 .functor MUXZ 1, o0x13805d320, v0x60000167c360_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6620 .functor MUXZ 1, o0x13805d350, v0x60000167c360_0, L_0x6000014a0140, C4<>;
S_0x144e0ac10 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0aaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167c240_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167c2d0_0 .net "d", 0 0, L_0x6000014a66c0;  alias, 1 drivers
v0x60000167c360_0 .var "q", 0 0;
v0x60000167c3f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167c480_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0af80 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167ce10_0 .net8 "Bitline1", 0 0, p0x13805d650;  1 drivers, strength-aware
v0x60000167cea0_0 .net8 "Bitline2", 0 0, p0x13805d680;  1 drivers, strength-aware
v0x60000167cf30_0 .net "D", 0 0, L_0x6000014a68a0;  1 drivers
v0x60000167cfc0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167d050_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167d0e0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805d6b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167d170_0 name=_ivl_0
o0x13805d6e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167d200_0 name=_ivl_4
v0x60000167d290_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167d320_0 .net "ff_out", 0 0, v0x60000167cc60_0;  1 drivers
v0x60000167d3b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6760 .functor MUXZ 1, o0x13805d6b0, v0x60000167cc60_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6800 .functor MUXZ 1, o0x13805d6e0, v0x60000167cc60_0, L_0x6000014a0140, C4<>;
S_0x144e0b0f0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0af80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167cb40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167cbd0_0 .net "d", 0 0, L_0x6000014a68a0;  alias, 1 drivers
v0x60000167cc60_0 .var "q", 0 0;
v0x60000167ccf0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167cd80_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0b260 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167d710_0 .net8 "Bitline1", 0 0, p0x13805d9e0;  1 drivers, strength-aware
v0x60000167d7a0_0 .net8 "Bitline2", 0 0, p0x13805da10;  1 drivers, strength-aware
v0x60000167d830_0 .net "D", 0 0, L_0x6000014a6a80;  1 drivers
v0x60000167d8c0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167d950_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167d9e0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805da40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167da70_0 name=_ivl_0
o0x13805da70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167db00_0 name=_ivl_4
v0x60000167db90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167dc20_0 .net "ff_out", 0 0, v0x60000167d560_0;  1 drivers
v0x60000167dcb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6940 .functor MUXZ 1, o0x13805da40, v0x60000167d560_0, L_0x6000014a00a0, C4<>;
L_0x6000014a69e0 .functor MUXZ 1, o0x13805da70, v0x60000167d560_0, L_0x6000014a0140, C4<>;
S_0x144e0b3d0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0b260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167d440_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167d4d0_0 .net "d", 0 0, L_0x6000014a6a80;  alias, 1 drivers
v0x60000167d560_0 .var "q", 0 0;
v0x60000167d5f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167d680_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0b540 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167e010_0 .net8 "Bitline1", 0 0, p0x13805dd70;  1 drivers, strength-aware
v0x60000167e0a0_0 .net8 "Bitline2", 0 0, p0x13805dda0;  1 drivers, strength-aware
v0x60000167e130_0 .net "D", 0 0, L_0x6000014a6c60;  1 drivers
v0x60000167e1c0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167e250_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167e2e0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805ddd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167e370_0 name=_ivl_0
o0x13805de00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167e400_0 name=_ivl_4
v0x60000167e490_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167e520_0 .net "ff_out", 0 0, v0x60000167de60_0;  1 drivers
v0x60000167e5b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6b20 .functor MUXZ 1, o0x13805ddd0, v0x60000167de60_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6bc0 .functor MUXZ 1, o0x13805de00, v0x60000167de60_0, L_0x6000014a0140, C4<>;
S_0x144e0b6b0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e0b540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167dd40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167ddd0_0 .net "d", 0 0, L_0x6000014a6c60;  alias, 1 drivers
v0x60000167de60_0 .var "q", 0 0;
v0x60000167def0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167df80_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e7d3f0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167e910_0 .net8 "Bitline1", 0 0, p0x13805e100;  1 drivers, strength-aware
v0x60000167e9a0_0 .net8 "Bitline2", 0 0, p0x13805e130;  1 drivers, strength-aware
v0x60000167ea30_0 .net "D", 0 0, L_0x6000014a6e40;  1 drivers
v0x60000167eac0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167eb50_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167ebe0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805e160 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167ec70_0 name=_ivl_0
o0x13805e190 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167ed00_0 name=_ivl_4
v0x60000167ed90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167ee20_0 .net "ff_out", 0 0, v0x60000167e760_0;  1 drivers
v0x60000167eeb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6d00 .functor MUXZ 1, o0x13805e160, v0x60000167e760_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6da0 .functor MUXZ 1, o0x13805e190, v0x60000167e760_0, L_0x6000014a0140, C4<>;
S_0x144e7d560 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7d3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167e640_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167e6d0_0 .net "d", 0 0, L_0x6000014a6e40;  alias, 1 drivers
v0x60000167e760_0 .var "q", 0 0;
v0x60000167e7f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167e880_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e7d6d0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167f210_0 .net8 "Bitline1", 0 0, p0x13805e490;  1 drivers, strength-aware
v0x60000167f2a0_0 .net8 "Bitline2", 0 0, p0x13805e4c0;  1 drivers, strength-aware
v0x60000167f330_0 .net "D", 0 0, L_0x6000014a7020;  1 drivers
v0x60000167f3c0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167f450_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167f4e0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805e4f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167f570_0 name=_ivl_0
o0x13805e520 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167f600_0 name=_ivl_4
v0x60000167f690_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167f720_0 .net "ff_out", 0 0, v0x60000167f060_0;  1 drivers
v0x60000167f7b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a6ee0 .functor MUXZ 1, o0x13805e4f0, v0x60000167f060_0, L_0x6000014a00a0, C4<>;
L_0x6000014a6f80 .functor MUXZ 1, o0x13805e520, v0x60000167f060_0, L_0x6000014a0140, C4<>;
S_0x144e7d840 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7d6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167ef40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167efd0_0 .net "d", 0 0, L_0x6000014a7020;  alias, 1 drivers
v0x60000167f060_0 .var "q", 0 0;
v0x60000167f0f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167f180_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e7d9b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167fb10_0 .net8 "Bitline1", 0 0, p0x13805e820;  1 drivers, strength-aware
v0x60000167fba0_0 .net8 "Bitline2", 0 0, p0x13805e850;  1 drivers, strength-aware
v0x60000167fc30_0 .net "D", 0 0, L_0x6000014a7200;  1 drivers
v0x60000167fcc0_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x60000167fd50_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x60000167fde0_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805e880 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167fe70_0 name=_ivl_0
o0x13805e8b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167ff00_0 name=_ivl_4
v0x600001678000_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001678090_0 .net "ff_out", 0 0, v0x60000167f960_0;  1 drivers
v0x600001678120_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a70c0 .functor MUXZ 1, o0x13805e880, v0x60000167f960_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7160 .functor MUXZ 1, o0x13805e8b0, v0x60000167f960_0, L_0x6000014a0140, C4<>;
S_0x144e7db20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7d9b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167f840_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167f8d0_0 .net "d", 0 0, L_0x6000014a7200;  alias, 1 drivers
v0x60000167f960_0 .var "q", 0 0;
v0x60000167f9f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167fa80_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e7dc90 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e15460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001678480_0 .net8 "Bitline1", 0 0, p0x13805ebb0;  1 drivers, strength-aware
v0x600001678510_0 .net8 "Bitline2", 0 0, p0x13805ebe0;  1 drivers, strength-aware
v0x6000016785a0_0 .net "D", 0 0, L_0x6000014a73e0;  1 drivers
v0x600001678630_0 .net "ReadEnable1", 0 0, L_0x6000014a00a0;  alias, 1 drivers
v0x6000016786c0_0 .net "ReadEnable2", 0 0, L_0x6000014a0140;  alias, 1 drivers
v0x600001678750_0 .net "WriteEnable", 0 0, L_0x6000014a0000;  alias, 1 drivers
o0x13805ec10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016787e0_0 name=_ivl_0
o0x13805ec40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001678870_0 name=_ivl_4
v0x600001678900_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001678990_0 .net "ff_out", 0 0, v0x6000016782d0_0;  1 drivers
v0x600001678a20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a72a0 .functor MUXZ 1, o0x13805ec10, v0x6000016782d0_0, L_0x6000014a00a0, C4<>;
L_0x6000014a7340 .functor MUXZ 1, o0x13805ec40, v0x6000016782d0_0, L_0x6000014a0140, C4<>;
S_0x144e7de00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7dc90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016781b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001678240_0 .net "d", 0 0, L_0x6000014a73e0;  alias, 1 drivers
v0x6000016782d0_0 .var "q", 0 0;
v0x600001678360_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016783f0_0 .net "wen", 0 0, L_0x6000014a0000;  alias, 1 drivers
S_0x144e0ad80 .scope module, "reg14" "Register" 18 30, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001662010_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x6000016620a0_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001662130_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x6000016621c0_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  1 drivers
v0x600001662250_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  1 drivers
v0x6000016622e0_0 .net "WriteReg", 0 0, L_0x6000014a1fe0;  1 drivers
v0x600001662370_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001662400_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a0320 .part L_0x6000014c6800, 0, 1;
L_0x6000014a0500 .part L_0x6000014c6800, 1, 1;
L_0x6000014a06e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014a08c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014a0aa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014a0c80 .part L_0x6000014c6800, 5, 1;
L_0x6000014a0e60 .part L_0x6000014c6800, 6, 1;
L_0x6000014a1040 .part L_0x6000014c6800, 7, 1;
L_0x6000014a1220 .part L_0x6000014c6800, 8, 1;
L_0x6000014a1400 .part L_0x6000014c6800, 9, 1;
L_0x6000014a15e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014a17c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014a19a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014a1b80 .part L_0x6000014c6800, 13, 1;
L_0x6000014a1d60 .part L_0x6000014c6800, 14, 1;
L_0x6000014a1f40 .part L_0x6000014c6800, 15, 1;
p0x13805f0f0 .port I0x6000025b1fe0, L_0x6000014a01e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x13805f0f0;
p0x13805f120 .port I0x6000024c9fe0, L_0x6000014a0280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x13805f120;
p0x13805f4e0 .port I0x6000025b1fe0, L_0x6000014a03c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x13805f4e0;
p0x13805f510 .port I0x6000024c9fe0, L_0x6000014a0460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x13805f510;
p0x138060dd0 .port I0x6000025b1fe0, L_0x6000014a05a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x138060dd0;
p0x138060e00 .port I0x6000024c9fe0, L_0x6000014a0640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x138060e00;
p0x138061160 .port I0x6000025b1fe0, L_0x6000014a0780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138061160;
p0x138061190 .port I0x6000024c9fe0, L_0x6000014a0820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138061190;
p0x1380614f0 .port I0x6000025b1fe0, L_0x6000014a0960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x1380614f0;
p0x138061520 .port I0x6000024c9fe0, L_0x6000014a0a00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138061520;
p0x138061880 .port I0x6000025b1fe0, L_0x6000014a0b40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x138061880;
p0x1380618b0 .port I0x6000024c9fe0, L_0x6000014a0be0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x1380618b0;
p0x138061c10 .port I0x6000025b1fe0, L_0x6000014a0d20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138061c10;
p0x138061c40 .port I0x6000024c9fe0, L_0x6000014a0dc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x138061c40;
p0x138061fa0 .port I0x6000025b1fe0, L_0x6000014a0f00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138061fa0;
p0x138061fd0 .port I0x6000024c9fe0, L_0x6000014a0fa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138061fd0;
p0x138062330 .port I0x6000025b1fe0, L_0x6000014a10e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138062330;
p0x138062360 .port I0x6000024c9fe0, L_0x6000014a1180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138062360;
p0x1380626c0 .port I0x6000025b1fe0, L_0x6000014a12c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x1380626c0;
p0x1380626f0 .port I0x6000024c9fe0, L_0x6000014a1360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x1380626f0;
p0x13805f870 .port I0x6000025b1fe0, L_0x6000014a14a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x13805f870;
p0x13805f8a0 .port I0x6000024c9fe0, L_0x6000014a1540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x13805f8a0;
p0x13805fc00 .port I0x6000025b1fe0, L_0x6000014a1680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13805fc00;
p0x13805fc30 .port I0x6000024c9fe0, L_0x6000014a1720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13805fc30;
p0x13805ff90 .port I0x6000025b1fe0, L_0x6000014a1860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13805ff90;
p0x13805ffc0 .port I0x6000024c9fe0, L_0x6000014a1900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13805ffc0;
p0x138060320 .port I0x6000025b1fe0, L_0x6000014a1a40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x138060320;
p0x138060350 .port I0x6000024c9fe0, L_0x6000014a1ae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138060350;
p0x1380606b0 .port I0x6000025b1fe0, L_0x6000014a1c20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x1380606b0;
p0x1380606e0 .port I0x6000024c9fe0, L_0x6000014a1cc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x1380606e0;
p0x138060a40 .port I0x6000025b1fe0, L_0x6000014a1e00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138060a40;
p0x138060a70 .port I0x6000024c9fe0, L_0x6000014a1ea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138060a70;
S_0x144e7e370 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001679200_0 .net8 "Bitline1", 0 0, p0x13805f0f0;  1 drivers, strength-aware
v0x600001679290_0 .net8 "Bitline2", 0 0, p0x13805f120;  1 drivers, strength-aware
v0x600001679320_0 .net "D", 0 0, L_0x6000014a0320;  1 drivers
v0x6000016793b0_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001679440_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x6000016794d0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x13805f1b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001679560_0 name=_ivl_0
o0x13805f1e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016795f0_0 name=_ivl_4
v0x600001679680_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001679710_0 .net "ff_out", 0 0, v0x600001679050_0;  1 drivers
v0x6000016797a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a01e0 .functor MUXZ 1, o0x13805f1b0, v0x600001679050_0, L_0x6000014a2080, C4<>;
L_0x6000014a0280 .functor MUXZ 1, o0x13805f1e0, v0x600001679050_0, L_0x6000014a2120, C4<>;
S_0x144e7e4e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7e370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001678f30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001678fc0_0 .net "d", 0 0, L_0x6000014a0320;  alias, 1 drivers
v0x600001679050_0 .var "q", 0 0;
v0x6000016790e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001679170_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7e650 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001679b00_0 .net8 "Bitline1", 0 0, p0x13805f4e0;  1 drivers, strength-aware
v0x600001679b90_0 .net8 "Bitline2", 0 0, p0x13805f510;  1 drivers, strength-aware
v0x600001679c20_0 .net "D", 0 0, L_0x6000014a0500;  1 drivers
v0x600001679cb0_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001679d40_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001679dd0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x13805f540 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001679e60_0 name=_ivl_0
o0x13805f570 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001679ef0_0 name=_ivl_4
v0x600001679f80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167a010_0 .net "ff_out", 0 0, v0x600001679950_0;  1 drivers
v0x60000167a0a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a03c0 .functor MUXZ 1, o0x13805f540, v0x600001679950_0, L_0x6000014a2080, C4<>;
L_0x6000014a0460 .functor MUXZ 1, o0x13805f570, v0x600001679950_0, L_0x6000014a2120, C4<>;
S_0x144e7e7c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7e650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001679830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016798c0_0 .net "d", 0 0, L_0x6000014a0500;  alias, 1 drivers
v0x600001679950_0 .var "q", 0 0;
v0x6000016799e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001679a70_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7e930 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167a400_0 .net8 "Bitline1", 0 0, p0x13805f870;  1 drivers, strength-aware
v0x60000167a490_0 .net8 "Bitline2", 0 0, p0x13805f8a0;  1 drivers, strength-aware
v0x60000167a520_0 .net "D", 0 0, L_0x6000014a15e0;  1 drivers
v0x60000167a5b0_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x60000167a640_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x60000167a6d0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x13805f8d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167a760_0 name=_ivl_0
o0x13805f900 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167a7f0_0 name=_ivl_4
v0x60000167a880_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167a910_0 .net "ff_out", 0 0, v0x60000167a250_0;  1 drivers
v0x60000167a9a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a14a0 .functor MUXZ 1, o0x13805f8d0, v0x60000167a250_0, L_0x6000014a2080, C4<>;
L_0x6000014a1540 .functor MUXZ 1, o0x13805f900, v0x60000167a250_0, L_0x6000014a2120, C4<>;
S_0x144e7eaa0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7e930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167a130_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167a1c0_0 .net "d", 0 0, L_0x6000014a15e0;  alias, 1 drivers
v0x60000167a250_0 .var "q", 0 0;
v0x60000167a2e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167a370_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7ec10 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167ad00_0 .net8 "Bitline1", 0 0, p0x13805fc00;  1 drivers, strength-aware
v0x60000167ad90_0 .net8 "Bitline2", 0 0, p0x13805fc30;  1 drivers, strength-aware
v0x60000167ae20_0 .net "D", 0 0, L_0x6000014a17c0;  1 drivers
v0x60000167aeb0_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x60000167af40_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x60000167afd0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x13805fc60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167b060_0 name=_ivl_0
o0x13805fc90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167b0f0_0 name=_ivl_4
v0x60000167b180_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167b210_0 .net "ff_out", 0 0, v0x60000167ab50_0;  1 drivers
v0x60000167b2a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a1680 .functor MUXZ 1, o0x13805fc60, v0x60000167ab50_0, L_0x6000014a2080, C4<>;
L_0x6000014a1720 .functor MUXZ 1, o0x13805fc90, v0x60000167ab50_0, L_0x6000014a2120, C4<>;
S_0x144e7ed80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7ec10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167aa30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167aac0_0 .net "d", 0 0, L_0x6000014a17c0;  alias, 1 drivers
v0x60000167ab50_0 .var "q", 0 0;
v0x60000167abe0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167ac70_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7eef0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167b600_0 .net8 "Bitline1", 0 0, p0x13805ff90;  1 drivers, strength-aware
v0x60000167b690_0 .net8 "Bitline2", 0 0, p0x13805ffc0;  1 drivers, strength-aware
v0x60000167b720_0 .net "D", 0 0, L_0x6000014a19a0;  1 drivers
v0x60000167b7b0_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x60000167b840_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x60000167b8d0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x13805fff0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167b960_0 name=_ivl_0
o0x138060020 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000167b9f0_0 name=_ivl_4
v0x60000167ba80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167bb10_0 .net "ff_out", 0 0, v0x60000167b450_0;  1 drivers
v0x60000167bba0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a1860 .functor MUXZ 1, o0x13805fff0, v0x60000167b450_0, L_0x6000014a2080, C4<>;
L_0x6000014a1900 .functor MUXZ 1, o0x138060020, v0x60000167b450_0, L_0x6000014a2120, C4<>;
S_0x144e7f060 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7eef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167b330_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167b3c0_0 .net "d", 0 0, L_0x6000014a19a0;  alias, 1 drivers
v0x60000167b450_0 .var "q", 0 0;
v0x60000167b4e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167b570_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7f1d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000167bf00_0 .net8 "Bitline1", 0 0, p0x138060320;  1 drivers, strength-aware
v0x600001664000_0 .net8 "Bitline2", 0 0, p0x138060350;  1 drivers, strength-aware
v0x600001664090_0 .net "D", 0 0, L_0x6000014a1b80;  1 drivers
v0x600001664120_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x6000016641b0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001664240_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138060380 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016642d0_0 name=_ivl_0
o0x1380603b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001664360_0 name=_ivl_4
v0x6000016643f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001664480_0 .net "ff_out", 0 0, v0x60000167bd50_0;  1 drivers
v0x600001664510_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a1a40 .functor MUXZ 1, o0x138060380, v0x60000167bd50_0, L_0x6000014a2080, C4<>;
L_0x6000014a1ae0 .functor MUXZ 1, o0x1380603b0, v0x60000167bd50_0, L_0x6000014a2120, C4<>;
S_0x144e7f340 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7f1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000167bc30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000167bcc0_0 .net "d", 0 0, L_0x6000014a1b80;  alias, 1 drivers
v0x60000167bd50_0 .var "q", 0 0;
v0x60000167bde0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000167be70_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7f4b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001664870_0 .net8 "Bitline1", 0 0, p0x1380606b0;  1 drivers, strength-aware
v0x600001664900_0 .net8 "Bitline2", 0 0, p0x1380606e0;  1 drivers, strength-aware
v0x600001664990_0 .net "D", 0 0, L_0x6000014a1d60;  1 drivers
v0x600001664a20_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001664ab0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001664b40_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138060710 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001664bd0_0 name=_ivl_0
o0x138060740 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001664c60_0 name=_ivl_4
v0x600001664cf0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001664d80_0 .net "ff_out", 0 0, v0x6000016646c0_0;  1 drivers
v0x600001664e10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a1c20 .functor MUXZ 1, o0x138060710, v0x6000016646c0_0, L_0x6000014a2080, C4<>;
L_0x6000014a1cc0 .functor MUXZ 1, o0x138060740, v0x6000016646c0_0, L_0x6000014a2120, C4<>;
S_0x144e7f620 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7f4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016645a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001664630_0 .net "d", 0 0, L_0x6000014a1d60;  alias, 1 drivers
v0x6000016646c0_0 .var "q", 0 0;
v0x600001664750_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016647e0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7f790 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001665170_0 .net8 "Bitline1", 0 0, p0x138060a40;  1 drivers, strength-aware
v0x600001665200_0 .net8 "Bitline2", 0 0, p0x138060a70;  1 drivers, strength-aware
v0x600001665290_0 .net "D", 0 0, L_0x6000014a1f40;  1 drivers
v0x600001665320_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x6000016653b0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001665440_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138060aa0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016654d0_0 name=_ivl_0
o0x138060ad0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001665560_0 name=_ivl_4
v0x6000016655f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001665680_0 .net "ff_out", 0 0, v0x600001664fc0_0;  1 drivers
v0x600001665710_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a1e00 .functor MUXZ 1, o0x138060aa0, v0x600001664fc0_0, L_0x6000014a2080, C4<>;
L_0x6000014a1ea0 .functor MUXZ 1, o0x138060ad0, v0x600001664fc0_0, L_0x6000014a2120, C4<>;
S_0x144e7f900 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7f790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001664ea0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001664f30_0 .net "d", 0 0, L_0x6000014a1f40;  alias, 1 drivers
v0x600001664fc0_0 .var "q", 0 0;
v0x600001665050_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016650e0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7fa70 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001665a70_0 .net8 "Bitline1", 0 0, p0x138060dd0;  1 drivers, strength-aware
v0x600001665b00_0 .net8 "Bitline2", 0 0, p0x138060e00;  1 drivers, strength-aware
v0x600001665b90_0 .net "D", 0 0, L_0x6000014a06e0;  1 drivers
v0x600001665c20_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001665cb0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001665d40_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138060e30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001665dd0_0 name=_ivl_0
o0x138060e60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001665e60_0 name=_ivl_4
v0x600001665ef0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001665f80_0 .net "ff_out", 0 0, v0x6000016658c0_0;  1 drivers
v0x600001666010_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a05a0 .functor MUXZ 1, o0x138060e30, v0x6000016658c0_0, L_0x6000014a2080, C4<>;
L_0x6000014a0640 .functor MUXZ 1, o0x138060e60, v0x6000016658c0_0, L_0x6000014a2120, C4<>;
S_0x144e7fbe0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7fa70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016657a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001665830_0 .net "d", 0 0, L_0x6000014a06e0;  alias, 1 drivers
v0x6000016658c0_0 .var "q", 0 0;
v0x600001665950_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016659e0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7ff50 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001666370_0 .net8 "Bitline1", 0 0, p0x138061160;  1 drivers, strength-aware
v0x600001666400_0 .net8 "Bitline2", 0 0, p0x138061190;  1 drivers, strength-aware
v0x600001666490_0 .net "D", 0 0, L_0x6000014a08c0;  1 drivers
v0x600001666520_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x6000016665b0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001666640_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x1380611c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016666d0_0 name=_ivl_0
o0x1380611f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001666760_0 name=_ivl_4
v0x6000016667f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001666880_0 .net "ff_out", 0 0, v0x6000016661c0_0;  1 drivers
v0x600001666910_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a0780 .functor MUXZ 1, o0x1380611c0, v0x6000016661c0_0, L_0x6000014a2080, C4<>;
L_0x6000014a0820 .functor MUXZ 1, o0x1380611f0, v0x6000016661c0_0, L_0x6000014a2120, C4<>;
S_0x144e800c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e7ff50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016660a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001666130_0 .net "d", 0 0, L_0x6000014a08c0;  alias, 1 drivers
v0x6000016661c0_0 .var "q", 0 0;
v0x600001666250_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016662e0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e80230 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001666c70_0 .net8 "Bitline1", 0 0, p0x1380614f0;  1 drivers, strength-aware
v0x600001666d00_0 .net8 "Bitline2", 0 0, p0x138061520;  1 drivers, strength-aware
v0x600001666d90_0 .net "D", 0 0, L_0x6000014a0aa0;  1 drivers
v0x600001666e20_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001666eb0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001666f40_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138061550 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001666fd0_0 name=_ivl_0
o0x138061580 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001667060_0 name=_ivl_4
v0x6000016670f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001667180_0 .net "ff_out", 0 0, v0x600001666ac0_0;  1 drivers
v0x600001667210_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a0960 .functor MUXZ 1, o0x138061550, v0x600001666ac0_0, L_0x6000014a2080, C4<>;
L_0x6000014a0a00 .functor MUXZ 1, o0x138061580, v0x600001666ac0_0, L_0x6000014a2120, C4<>;
S_0x144e803a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e80230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016669a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001666a30_0 .net "d", 0 0, L_0x6000014a0aa0;  alias, 1 drivers
v0x600001666ac0_0 .var "q", 0 0;
v0x600001666b50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001666be0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e80510 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001667570_0 .net8 "Bitline1", 0 0, p0x138061880;  1 drivers, strength-aware
v0x600001667600_0 .net8 "Bitline2", 0 0, p0x1380618b0;  1 drivers, strength-aware
v0x600001667690_0 .net "D", 0 0, L_0x6000014a0c80;  1 drivers
v0x600001667720_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x6000016677b0_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001667840_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x1380618e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016678d0_0 name=_ivl_0
o0x138061910 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001667960_0 name=_ivl_4
v0x6000016679f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001667a80_0 .net "ff_out", 0 0, v0x6000016673c0_0;  1 drivers
v0x600001667b10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a0b40 .functor MUXZ 1, o0x1380618e0, v0x6000016673c0_0, L_0x6000014a2080, C4<>;
L_0x6000014a0be0 .functor MUXZ 1, o0x138061910, v0x6000016673c0_0, L_0x6000014a2120, C4<>;
S_0x144e80680 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e80510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016672a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001667330_0 .net "d", 0 0, L_0x6000014a0c80;  alias, 1 drivers
v0x6000016673c0_0 .var "q", 0 0;
v0x600001667450_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016674e0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e807f0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001667e70_0 .net8 "Bitline1", 0 0, p0x138061c10;  1 drivers, strength-aware
v0x600001667f00_0 .net8 "Bitline2", 0 0, p0x138061c40;  1 drivers, strength-aware
v0x600001660000_0 .net "D", 0 0, L_0x6000014a0e60;  1 drivers
v0x600001660090_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001660120_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x6000016601b0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138061c70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001660240_0 name=_ivl_0
o0x138061ca0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016602d0_0 name=_ivl_4
v0x600001660360_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016603f0_0 .net "ff_out", 0 0, v0x600001667cc0_0;  1 drivers
v0x600001660480_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a0d20 .functor MUXZ 1, o0x138061c70, v0x600001667cc0_0, L_0x6000014a2080, C4<>;
L_0x6000014a0dc0 .functor MUXZ 1, o0x138061ca0, v0x600001667cc0_0, L_0x6000014a2120, C4<>;
S_0x144e80960 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e807f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001667ba0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001667c30_0 .net "d", 0 0, L_0x6000014a0e60;  alias, 1 drivers
v0x600001667cc0_0 .var "q", 0 0;
v0x600001667d50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001667de0_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e80ad0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016607e0_0 .net8 "Bitline1", 0 0, p0x138061fa0;  1 drivers, strength-aware
v0x600001660870_0 .net8 "Bitline2", 0 0, p0x138061fd0;  1 drivers, strength-aware
v0x600001660900_0 .net "D", 0 0, L_0x6000014a1040;  1 drivers
v0x600001660990_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001660a20_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001660ab0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138062000 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001660b40_0 name=_ivl_0
o0x138062030 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001660bd0_0 name=_ivl_4
v0x600001660c60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001660cf0_0 .net "ff_out", 0 0, v0x600001660630_0;  1 drivers
v0x600001660d80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a0f00 .functor MUXZ 1, o0x138062000, v0x600001660630_0, L_0x6000014a2080, C4<>;
L_0x6000014a0fa0 .functor MUXZ 1, o0x138062030, v0x600001660630_0, L_0x6000014a2120, C4<>;
S_0x144e80c40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e80ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001660510_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016605a0_0 .net "d", 0 0, L_0x6000014a1040;  alias, 1 drivers
v0x600001660630_0 .var "q", 0 0;
v0x6000016606c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001660750_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e80db0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016610e0_0 .net8 "Bitline1", 0 0, p0x138062330;  1 drivers, strength-aware
v0x600001661170_0 .net8 "Bitline2", 0 0, p0x138062360;  1 drivers, strength-aware
v0x600001661200_0 .net "D", 0 0, L_0x6000014a1220;  1 drivers
v0x600001661290_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001661320_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x6000016613b0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138062390 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001661440_0 name=_ivl_0
o0x1380623c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016614d0_0 name=_ivl_4
v0x600001661560_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016615f0_0 .net "ff_out", 0 0, v0x600001660f30_0;  1 drivers
v0x600001661680_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a10e0 .functor MUXZ 1, o0x138062390, v0x600001660f30_0, L_0x6000014a2080, C4<>;
L_0x6000014a1180 .functor MUXZ 1, o0x1380623c0, v0x600001660f30_0, L_0x6000014a2120, C4<>;
S_0x144e80f20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e80db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001660e10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001660ea0_0 .net "d", 0 0, L_0x6000014a1220;  alias, 1 drivers
v0x600001660f30_0 .var "q", 0 0;
v0x600001660fc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001661050_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e81090 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e0ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016619e0_0 .net8 "Bitline1", 0 0, p0x1380626c0;  1 drivers, strength-aware
v0x600001661a70_0 .net8 "Bitline2", 0 0, p0x1380626f0;  1 drivers, strength-aware
v0x600001661b00_0 .net "D", 0 0, L_0x6000014a1400;  1 drivers
v0x600001661b90_0 .net "ReadEnable1", 0 0, L_0x6000014a2080;  alias, 1 drivers
v0x600001661c20_0 .net "ReadEnable2", 0 0, L_0x6000014a2120;  alias, 1 drivers
v0x600001661cb0_0 .net "WriteEnable", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
o0x138062720 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001661d40_0 name=_ivl_0
o0x138062750 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001661dd0_0 name=_ivl_4
v0x600001661e60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001661ef0_0 .net "ff_out", 0 0, v0x600001661830_0;  1 drivers
v0x600001661f80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a12c0 .functor MUXZ 1, o0x138062720, v0x600001661830_0, L_0x6000014a2080, C4<>;
L_0x6000014a1360 .functor MUXZ 1, o0x138062750, v0x600001661830_0, L_0x6000014a2120, C4<>;
S_0x144e81200 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e81090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001661710_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016617a0_0 .net "d", 0 0, L_0x6000014a1400;  alias, 1 drivers
v0x600001661830_0 .var "q", 0 0;
v0x6000016618c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001661950_0 .net "wen", 0 0, L_0x6000014a1fe0;  alias, 1 drivers
S_0x144e7fd50 .scope module, "reg15" "Register" 18 31, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000166b570_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x60000166b600_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x60000166b690_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000166b720_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  1 drivers
v0x60000166b7b0_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  1 drivers
v0x60000166b840_0 .net "WriteReg", 0 0, L_0x6000014ac000;  1 drivers
v0x60000166b8d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166b960_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2300 .part L_0x6000014c6800, 0, 1;
L_0x6000014a24e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014a26c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014a28a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014a2a80 .part L_0x6000014c6800, 4, 1;
L_0x6000014a2c60 .part L_0x6000014c6800, 5, 1;
L_0x6000014a2e40 .part L_0x6000014c6800, 6, 1;
L_0x6000014a3020 .part L_0x6000014c6800, 7, 1;
L_0x6000014a3200 .part L_0x6000014c6800, 8, 1;
L_0x6000014a33e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014a35c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014a37a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014a3980 .part L_0x6000014c6800, 12, 1;
L_0x6000014a3b60 .part L_0x6000014c6800, 13, 1;
L_0x6000014a3d40 .part L_0x6000014c6800, 14, 1;
L_0x6000014a3f20 .part L_0x6000014c6800, 15, 1;
p0x138062c00 .port I0x6000025b1fe0, L_0x6000014a21c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138062c00;
p0x138062c30 .port I0x6000024c9fe0, L_0x6000014a2260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138062c30;
p0x138062ff0 .port I0x6000025b1fe0, L_0x6000014a23a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138062ff0;
p0x138063020 .port I0x6000024c9fe0, L_0x6000014a2440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138063020;
p0x1380648e0 .port I0x6000025b1fe0, L_0x6000014a2580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x1380648e0;
p0x138064910 .port I0x6000024c9fe0, L_0x6000014a2620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x138064910;
p0x138064c70 .port I0x6000025b1fe0, L_0x6000014a2760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138064c70;
p0x138064ca0 .port I0x6000024c9fe0, L_0x6000014a2800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138064ca0;
p0x138065000 .port I0x6000025b1fe0, L_0x6000014a2940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x138065000;
p0x138065030 .port I0x6000024c9fe0, L_0x6000014a29e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138065030;
p0x138065390 .port I0x6000025b1fe0, L_0x6000014a2b20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x138065390;
p0x1380653c0 .port I0x6000024c9fe0, L_0x6000014a2bc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x1380653c0;
p0x138065720 .port I0x6000025b1fe0, L_0x6000014a2d00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138065720;
p0x138065750 .port I0x6000024c9fe0, L_0x6000014a2da0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x138065750;
p0x138065ab0 .port I0x6000025b1fe0, L_0x6000014a2ee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138065ab0;
p0x138065ae0 .port I0x6000024c9fe0, L_0x6000014a2f80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138065ae0;
p0x138065e40 .port I0x6000025b1fe0, L_0x6000014a30c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138065e40;
p0x138065e70 .port I0x6000024c9fe0, L_0x6000014a3160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138065e70;
p0x1380661d0 .port I0x6000025b1fe0, L_0x6000014a32a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x1380661d0;
p0x138066200 .port I0x6000024c9fe0, L_0x6000014a3340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138066200;
p0x138063380 .port I0x6000025b1fe0, L_0x6000014a3480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138063380;
p0x1380633b0 .port I0x6000024c9fe0, L_0x6000014a3520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x1380633b0;
p0x138063710 .port I0x6000025b1fe0, L_0x6000014a3660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138063710;
p0x138063740 .port I0x6000024c9fe0, L_0x6000014a3700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138063740;
p0x138063aa0 .port I0x6000025b1fe0, L_0x6000014a3840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138063aa0;
p0x138063ad0 .port I0x6000024c9fe0, L_0x6000014a38e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138063ad0;
p0x138063e30 .port I0x6000025b1fe0, L_0x6000014a3a20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x138063e30;
p0x138063e60 .port I0x6000024c9fe0, L_0x6000014a3ac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138063e60;
p0x1380641c0 .port I0x6000025b1fe0, L_0x6000014a3c00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x1380641c0;
p0x1380641f0 .port I0x6000024c9fe0, L_0x6000014a3ca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x1380641f0;
p0x138064550 .port I0x6000025b1fe0, L_0x6000014a3de0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138064550;
p0x138064580 .port I0x6000024c9fe0, L_0x6000014a3e80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138064580;
S_0x144e81770 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001662760_0 .net8 "Bitline1", 0 0, p0x138062c00;  1 drivers, strength-aware
v0x6000016627f0_0 .net8 "Bitline2", 0 0, p0x138062c30;  1 drivers, strength-aware
v0x600001662880_0 .net "D", 0 0, L_0x6000014a2300;  1 drivers
v0x600001662910_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x6000016629a0_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x600001662a30_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138062cc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001662ac0_0 name=_ivl_0
o0x138062cf0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001662b50_0 name=_ivl_4
v0x600001662be0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001662c70_0 .net "ff_out", 0 0, v0x6000016625b0_0;  1 drivers
v0x600001662d00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a21c0 .functor MUXZ 1, o0x138062cc0, v0x6000016625b0_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2260 .functor MUXZ 1, o0x138062cf0, v0x6000016625b0_0, L_0x6000014ac140, C4<>;
S_0x144e818e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e81770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001662490_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001662520_0 .net "d", 0 0, L_0x6000014a2300;  alias, 1 drivers
v0x6000016625b0_0 .var "q", 0 0;
v0x600001662640_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016626d0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e81a50 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001663060_0 .net8 "Bitline1", 0 0, p0x138062ff0;  1 drivers, strength-aware
v0x6000016630f0_0 .net8 "Bitline2", 0 0, p0x138063020;  1 drivers, strength-aware
v0x600001663180_0 .net "D", 0 0, L_0x6000014a24e0;  1 drivers
v0x600001663210_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x6000016632a0_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x600001663330_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138063050 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016633c0_0 name=_ivl_0
o0x138063080 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001663450_0 name=_ivl_4
v0x6000016634e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001663570_0 .net "ff_out", 0 0, v0x600001662eb0_0;  1 drivers
v0x600001663600_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a23a0 .functor MUXZ 1, o0x138063050, v0x600001662eb0_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2440 .functor MUXZ 1, o0x138063080, v0x600001662eb0_0, L_0x6000014ac140, C4<>;
S_0x144e81bc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e81a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001662d90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001662e20_0 .net "d", 0 0, L_0x6000014a24e0;  alias, 1 drivers
v0x600001662eb0_0 .var "q", 0 0;
v0x600001662f40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001662fd0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e81d30 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001663960_0 .net8 "Bitline1", 0 0, p0x138063380;  1 drivers, strength-aware
v0x6000016639f0_0 .net8 "Bitline2", 0 0, p0x1380633b0;  1 drivers, strength-aware
v0x600001663a80_0 .net "D", 0 0, L_0x6000014a35c0;  1 drivers
v0x600001663b10_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x600001663ba0_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x600001663c30_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x1380633e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001663cc0_0 name=_ivl_0
o0x138063410 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001663d50_0 name=_ivl_4
v0x600001663de0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001663e70_0 .net "ff_out", 0 0, v0x6000016637b0_0;  1 drivers
v0x600001663f00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a3480 .functor MUXZ 1, o0x1380633e0, v0x6000016637b0_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3520 .functor MUXZ 1, o0x138063410, v0x6000016637b0_0, L_0x6000014ac140, C4<>;
S_0x144e81ea0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e81d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001663690_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001663720_0 .net "d", 0 0, L_0x6000014a35c0;  alias, 1 drivers
v0x6000016637b0_0 .var "q", 0 0;
v0x600001663840_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016638d0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e82010 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166c2d0_0 .net8 "Bitline1", 0 0, p0x138063710;  1 drivers, strength-aware
v0x60000166c360_0 .net8 "Bitline2", 0 0, p0x138063740;  1 drivers, strength-aware
v0x60000166c3f0_0 .net "D", 0 0, L_0x6000014a37a0;  1 drivers
v0x60000166c480_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166c510_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166c5a0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138063770 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166c630_0 name=_ivl_0
o0x1380637a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166c6c0_0 name=_ivl_4
v0x60000166c750_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166c7e0_0 .net "ff_out", 0 0, v0x60000166c120_0;  1 drivers
v0x60000166c870_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a3660 .functor MUXZ 1, o0x138063770, v0x60000166c120_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3700 .functor MUXZ 1, o0x1380637a0, v0x60000166c120_0, L_0x6000014ac140, C4<>;
S_0x144e82180 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e82010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166c000_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166c090_0 .net "d", 0 0, L_0x6000014a37a0;  alias, 1 drivers
v0x60000166c120_0 .var "q", 0 0;
v0x60000166c1b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166c240_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e822f0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166cbd0_0 .net8 "Bitline1", 0 0, p0x138063aa0;  1 drivers, strength-aware
v0x60000166cc60_0 .net8 "Bitline2", 0 0, p0x138063ad0;  1 drivers, strength-aware
v0x60000166ccf0_0 .net "D", 0 0, L_0x6000014a3980;  1 drivers
v0x60000166cd80_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166ce10_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166cea0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138063b00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166cf30_0 name=_ivl_0
o0x138063b30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166cfc0_0 name=_ivl_4
v0x60000166d050_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166d0e0_0 .net "ff_out", 0 0, v0x60000166ca20_0;  1 drivers
v0x60000166d170_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a3840 .functor MUXZ 1, o0x138063b00, v0x60000166ca20_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a38e0 .functor MUXZ 1, o0x138063b30, v0x60000166ca20_0, L_0x6000014ac140, C4<>;
S_0x144e82460 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e822f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166c900_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166c990_0 .net "d", 0 0, L_0x6000014a3980;  alias, 1 drivers
v0x60000166ca20_0 .var "q", 0 0;
v0x60000166cab0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166cb40_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e825d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166d4d0_0 .net8 "Bitline1", 0 0, p0x138063e30;  1 drivers, strength-aware
v0x60000166d560_0 .net8 "Bitline2", 0 0, p0x138063e60;  1 drivers, strength-aware
v0x60000166d5f0_0 .net "D", 0 0, L_0x6000014a3b60;  1 drivers
v0x60000166d680_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166d710_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166d7a0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138063e90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166d830_0 name=_ivl_0
o0x138063ec0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166d8c0_0 name=_ivl_4
v0x60000166d950_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166d9e0_0 .net "ff_out", 0 0, v0x60000166d320_0;  1 drivers
v0x60000166da70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a3a20 .functor MUXZ 1, o0x138063e90, v0x60000166d320_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3ac0 .functor MUXZ 1, o0x138063ec0, v0x60000166d320_0, L_0x6000014ac140, C4<>;
S_0x144e82740 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e825d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166d200_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166d290_0 .net "d", 0 0, L_0x6000014a3b60;  alias, 1 drivers
v0x60000166d320_0 .var "q", 0 0;
v0x60000166d3b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166d440_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e828b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166ddd0_0 .net8 "Bitline1", 0 0, p0x1380641c0;  1 drivers, strength-aware
v0x60000166de60_0 .net8 "Bitline2", 0 0, p0x1380641f0;  1 drivers, strength-aware
v0x60000166def0_0 .net "D", 0 0, L_0x6000014a3d40;  1 drivers
v0x60000166df80_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166e010_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166e0a0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138064220 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166e130_0 name=_ivl_0
o0x138064250 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166e1c0_0 name=_ivl_4
v0x60000166e250_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166e2e0_0 .net "ff_out", 0 0, v0x60000166dc20_0;  1 drivers
v0x60000166e370_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a3c00 .functor MUXZ 1, o0x138064220, v0x60000166dc20_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3ca0 .functor MUXZ 1, o0x138064250, v0x60000166dc20_0, L_0x6000014ac140, C4<>;
S_0x144e82a20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e828b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166db00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166db90_0 .net "d", 0 0, L_0x6000014a3d40;  alias, 1 drivers
v0x60000166dc20_0 .var "q", 0 0;
v0x60000166dcb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166dd40_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e82b90 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166e6d0_0 .net8 "Bitline1", 0 0, p0x138064550;  1 drivers, strength-aware
v0x60000166e760_0 .net8 "Bitline2", 0 0, p0x138064580;  1 drivers, strength-aware
v0x60000166e7f0_0 .net "D", 0 0, L_0x6000014a3f20;  1 drivers
v0x60000166e880_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166e910_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166e9a0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x1380645b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166ea30_0 name=_ivl_0
o0x1380645e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166eac0_0 name=_ivl_4
v0x60000166eb50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166ebe0_0 .net "ff_out", 0 0, v0x60000166e520_0;  1 drivers
v0x60000166ec70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a3de0 .functor MUXZ 1, o0x1380645b0, v0x60000166e520_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3e80 .functor MUXZ 1, o0x1380645e0, v0x60000166e520_0, L_0x6000014ac140, C4<>;
S_0x144e82d00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e82b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166e400_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166e490_0 .net "d", 0 0, L_0x6000014a3f20;  alias, 1 drivers
v0x60000166e520_0 .var "q", 0 0;
v0x60000166e5b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166e640_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e82e70 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166efd0_0 .net8 "Bitline1", 0 0, p0x1380648e0;  1 drivers, strength-aware
v0x60000166f060_0 .net8 "Bitline2", 0 0, p0x138064910;  1 drivers, strength-aware
v0x60000166f0f0_0 .net "D", 0 0, L_0x6000014a26c0;  1 drivers
v0x60000166f180_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166f210_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166f2a0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138064940 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166f330_0 name=_ivl_0
o0x138064970 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166f3c0_0 name=_ivl_4
v0x60000166f450_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166f4e0_0 .net "ff_out", 0 0, v0x60000166ee20_0;  1 drivers
v0x60000166f570_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2580 .functor MUXZ 1, o0x138064940, v0x60000166ee20_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2620 .functor MUXZ 1, o0x138064970, v0x60000166ee20_0, L_0x6000014ac140, C4<>;
S_0x144e82fe0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e82e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166ed00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166ed90_0 .net "d", 0 0, L_0x6000014a26c0;  alias, 1 drivers
v0x60000166ee20_0 .var "q", 0 0;
v0x60000166eeb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166ef40_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e83350 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166f8d0_0 .net8 "Bitline1", 0 0, p0x138064c70;  1 drivers, strength-aware
v0x60000166f960_0 .net8 "Bitline2", 0 0, p0x138064ca0;  1 drivers, strength-aware
v0x60000166f9f0_0 .net "D", 0 0, L_0x6000014a28a0;  1 drivers
v0x60000166fa80_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166fb10_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166fba0_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138064cd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166fc30_0 name=_ivl_0
o0x138064d00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166fcc0_0 name=_ivl_4
v0x60000166fd50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166fde0_0 .net "ff_out", 0 0, v0x60000166f720_0;  1 drivers
v0x60000166fe70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2760 .functor MUXZ 1, o0x138064cd0, v0x60000166f720_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2800 .functor MUXZ 1, o0x138064d00, v0x60000166f720_0, L_0x6000014ac140, C4<>;
S_0x144e834c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e83350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166f600_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166f690_0 .net "d", 0 0, L_0x6000014a28a0;  alias, 1 drivers
v0x60000166f720_0 .var "q", 0 0;
v0x60000166f7b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166f840_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e83630 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001668240_0 .net8 "Bitline1", 0 0, p0x138065000;  1 drivers, strength-aware
v0x6000016682d0_0 .net8 "Bitline2", 0 0, p0x138065030;  1 drivers, strength-aware
v0x600001668360_0 .net "D", 0 0, L_0x6000014a2a80;  1 drivers
v0x6000016683f0_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x600001668480_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x600001668510_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138065060 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016685a0_0 name=_ivl_0
o0x138065090 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001668630_0 name=_ivl_4
v0x6000016686c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001668750_0 .net "ff_out", 0 0, v0x600001668090_0;  1 drivers
v0x6000016687e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2940 .functor MUXZ 1, o0x138065060, v0x600001668090_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a29e0 .functor MUXZ 1, o0x138065090, v0x600001668090_0, L_0x6000014ac140, C4<>;
S_0x144e837a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e83630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166ff00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001668000_0 .net "d", 0 0, L_0x6000014a2a80;  alias, 1 drivers
v0x600001668090_0 .var "q", 0 0;
v0x600001668120_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016681b0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e83910 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001668b40_0 .net8 "Bitline1", 0 0, p0x138065390;  1 drivers, strength-aware
v0x600001668bd0_0 .net8 "Bitline2", 0 0, p0x1380653c0;  1 drivers, strength-aware
v0x600001668c60_0 .net "D", 0 0, L_0x6000014a2c60;  1 drivers
v0x600001668cf0_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x600001668d80_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x600001668e10_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x1380653f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001668ea0_0 name=_ivl_0
o0x138065420 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001668f30_0 name=_ivl_4
v0x600001668fc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001669050_0 .net "ff_out", 0 0, v0x600001668990_0;  1 drivers
v0x6000016690e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2b20 .functor MUXZ 1, o0x1380653f0, v0x600001668990_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2bc0 .functor MUXZ 1, o0x138065420, v0x600001668990_0, L_0x6000014ac140, C4<>;
S_0x144e83a80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e83910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001668870_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001668900_0 .net "d", 0 0, L_0x6000014a2c60;  alias, 1 drivers
v0x600001668990_0 .var "q", 0 0;
v0x600001668a20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001668ab0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e83bf0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001669440_0 .net8 "Bitline1", 0 0, p0x138065720;  1 drivers, strength-aware
v0x6000016694d0_0 .net8 "Bitline2", 0 0, p0x138065750;  1 drivers, strength-aware
v0x600001669560_0 .net "D", 0 0, L_0x6000014a2e40;  1 drivers
v0x6000016695f0_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x600001669680_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x600001669710_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138065780 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016697a0_0 name=_ivl_0
o0x1380657b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001669830_0 name=_ivl_4
v0x6000016698c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001669950_0 .net "ff_out", 0 0, v0x600001669290_0;  1 drivers
v0x6000016699e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2d00 .functor MUXZ 1, o0x138065780, v0x600001669290_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2da0 .functor MUXZ 1, o0x1380657b0, v0x600001669290_0, L_0x6000014ac140, C4<>;
S_0x144e83d60 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e83bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001669170_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001669200_0 .net "d", 0 0, L_0x6000014a2e40;  alias, 1 drivers
v0x600001669290_0 .var "q", 0 0;
v0x600001669320_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016693b0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e83ed0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001669d40_0 .net8 "Bitline1", 0 0, p0x138065ab0;  1 drivers, strength-aware
v0x600001669dd0_0 .net8 "Bitline2", 0 0, p0x138065ae0;  1 drivers, strength-aware
v0x600001669e60_0 .net "D", 0 0, L_0x6000014a3020;  1 drivers
v0x600001669ef0_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x600001669f80_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166a010_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138065b10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166a0a0_0 name=_ivl_0
o0x138065b40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166a130_0 name=_ivl_4
v0x60000166a1c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166a250_0 .net "ff_out", 0 0, v0x600001669b90_0;  1 drivers
v0x60000166a2e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a2ee0 .functor MUXZ 1, o0x138065b10, v0x600001669b90_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a2f80 .functor MUXZ 1, o0x138065b40, v0x600001669b90_0, L_0x6000014ac140, C4<>;
S_0x144e84040 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e83ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001669a70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001669b00_0 .net "d", 0 0, L_0x6000014a3020;  alias, 1 drivers
v0x600001669b90_0 .var "q", 0 0;
v0x600001669c20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001669cb0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e841b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166a640_0 .net8 "Bitline1", 0 0, p0x138065e40;  1 drivers, strength-aware
v0x60000166a6d0_0 .net8 "Bitline2", 0 0, p0x138065e70;  1 drivers, strength-aware
v0x60000166a760_0 .net "D", 0 0, L_0x6000014a3200;  1 drivers
v0x60000166a7f0_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166a880_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166a910_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138065ea0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166a9a0_0 name=_ivl_0
o0x138065ed0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166aa30_0 name=_ivl_4
v0x60000166aac0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166ab50_0 .net "ff_out", 0 0, v0x60000166a490_0;  1 drivers
v0x60000166abe0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a30c0 .functor MUXZ 1, o0x138065ea0, v0x60000166a490_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3160 .functor MUXZ 1, o0x138065ed0, v0x60000166a490_0, L_0x6000014ac140, C4<>;
S_0x144e84320 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e841b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166a370_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166a400_0 .net "d", 0 0, L_0x6000014a3200;  alias, 1 drivers
v0x60000166a490_0 .var "q", 0 0;
v0x60000166a520_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166a5b0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e84490 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e7fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166af40_0 .net8 "Bitline1", 0 0, p0x1380661d0;  1 drivers, strength-aware
v0x60000166afd0_0 .net8 "Bitline2", 0 0, p0x138066200;  1 drivers, strength-aware
v0x60000166b060_0 .net "D", 0 0, L_0x6000014a33e0;  1 drivers
v0x60000166b0f0_0 .net "ReadEnable1", 0 0, L_0x6000014ac0a0;  alias, 1 drivers
v0x60000166b180_0 .net "ReadEnable2", 0 0, L_0x6000014ac140;  alias, 1 drivers
v0x60000166b210_0 .net "WriteEnable", 0 0, L_0x6000014ac000;  alias, 1 drivers
o0x138066230 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166b2a0_0 name=_ivl_0
o0x138066260 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000166b330_0 name=_ivl_4
v0x60000166b3c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166b450_0 .net "ff_out", 0 0, v0x60000166ad90_0;  1 drivers
v0x60000166b4e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014a32a0 .functor MUXZ 1, o0x138066230, v0x60000166ad90_0, L_0x6000014ac0a0, C4<>;
L_0x6000014a3340 .functor MUXZ 1, o0x138066260, v0x60000166ad90_0, L_0x6000014ac140, C4<>;
S_0x144e84600 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e84490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166ac70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166ad00_0 .net "d", 0 0, L_0x6000014a33e0;  alias, 1 drivers
v0x60000166ad90_0 .var "q", 0 0;
v0x60000166ae20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166aeb0_0 .net "wen", 0 0, L_0x6000014ac000;  alias, 1 drivers
S_0x144e83150 .scope module, "reg2" "Register" 18 18, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000165cb40_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x60000165cbd0_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x60000165cc60_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000165ccf0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  1 drivers
v0x60000165cd80_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  1 drivers
v0x60000165ce10_0 .net "WriteReg", 0 0, L_0x6000014c9fe0;  1 drivers
v0x60000165cea0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165cf30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c8320 .part L_0x6000014c6800, 0, 1;
L_0x6000014c8500 .part L_0x6000014c6800, 1, 1;
L_0x6000014c86e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014c88c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014c8aa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014c8c80 .part L_0x6000014c6800, 5, 1;
L_0x6000014c8e60 .part L_0x6000014c6800, 6, 1;
L_0x6000014c9040 .part L_0x6000014c6800, 7, 1;
L_0x6000014c9220 .part L_0x6000014c6800, 8, 1;
L_0x6000014c9400 .part L_0x6000014c6800, 9, 1;
L_0x6000014c95e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014c97c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014c99a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014c9b80 .part L_0x6000014c6800, 13, 1;
L_0x6000014c9d60 .part L_0x6000014c6800, 14, 1;
L_0x6000014c9f40 .part L_0x6000014c6800, 15, 1;
p0x138066710 .port I0x6000025b1fe0, L_0x6000014c81e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138066710;
p0x138066740 .port I0x6000024c9fe0, L_0x6000014c8280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138066740;
p0x138066b00 .port I0x6000025b1fe0, L_0x6000014c83c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138066b00;
p0x138066b30 .port I0x6000024c9fe0, L_0x6000014c8460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138066b30;
p0x1380683f0 .port I0x6000025b1fe0, L_0x6000014c85a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x1380683f0;
p0x138068420 .port I0x6000024c9fe0, L_0x6000014c8640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x138068420;
p0x138068780 .port I0x6000025b1fe0, L_0x6000014c8780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138068780;
p0x1380687b0 .port I0x6000024c9fe0, L_0x6000014c8820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x1380687b0;
p0x138068b10 .port I0x6000025b1fe0, L_0x6000014c8960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x138068b10;
p0x138068b40 .port I0x6000024c9fe0, L_0x6000014c8a00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138068b40;
p0x138068ea0 .port I0x6000025b1fe0, L_0x6000014c8b40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x138068ea0;
p0x138068ed0 .port I0x6000024c9fe0, L_0x6000014c8be0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x138068ed0;
p0x138069230 .port I0x6000025b1fe0, L_0x6000014c8d20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138069230;
p0x138069260 .port I0x6000024c9fe0, L_0x6000014c8dc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x138069260;
p0x1380695c0 .port I0x6000025b1fe0, L_0x6000014c8f00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x1380695c0;
p0x1380695f0 .port I0x6000024c9fe0, L_0x6000014c8fa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x1380695f0;
p0x138069950 .port I0x6000025b1fe0, L_0x6000014c90e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138069950;
p0x138069980 .port I0x6000024c9fe0, L_0x6000014c9180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138069980;
p0x138069ce0 .port I0x6000025b1fe0, L_0x6000014c92c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138069ce0;
p0x138069d10 .port I0x6000024c9fe0, L_0x6000014c9360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138069d10;
p0x138066e90 .port I0x6000025b1fe0, L_0x6000014c94a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138066e90;
p0x138066ec0 .port I0x6000024c9fe0, L_0x6000014c9540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138066ec0;
p0x138067220 .port I0x6000025b1fe0, L_0x6000014c9680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138067220;
p0x138067250 .port I0x6000024c9fe0, L_0x6000014c9720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138067250;
p0x1380675b0 .port I0x6000025b1fe0, L_0x6000014c9860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x1380675b0;
p0x1380675e0 .port I0x6000024c9fe0, L_0x6000014c9900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x1380675e0;
p0x138067940 .port I0x6000025b1fe0, L_0x6000014c9a40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x138067940;
p0x138067970 .port I0x6000024c9fe0, L_0x6000014c9ae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138067970;
p0x138067cd0 .port I0x6000025b1fe0, L_0x6000014c9c20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138067cd0;
p0x138067d00 .port I0x6000024c9fe0, L_0x6000014c9cc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x138067d00;
p0x138068060 .port I0x6000025b1fe0, L_0x6000014c9e00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138068060;
p0x138068090 .port I0x6000024c9fe0, L_0x6000014c9ea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138068090;
S_0x144e84b70 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000166bcc0_0 .net8 "Bitline1", 0 0, p0x138066710;  1 drivers, strength-aware
v0x60000166bd50_0 .net8 "Bitline2", 0 0, p0x138066740;  1 drivers, strength-aware
v0x60000166bde0_0 .net "D", 0 0, L_0x6000014c8320;  1 drivers
v0x60000166be70_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x60000166bf00_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001654000_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x1380667d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001654090_0 name=_ivl_0
o0x138066800 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001654120_0 name=_ivl_4
v0x6000016541b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001654240_0 .net "ff_out", 0 0, v0x60000166bb10_0;  1 drivers
v0x6000016542d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c81e0 .functor MUXZ 1, o0x1380667d0, v0x60000166bb10_0, L_0x6000014ca080, C4<>;
L_0x6000014c8280 .functor MUXZ 1, o0x138066800, v0x60000166bb10_0, L_0x6000014ca120, C4<>;
S_0x144e84ce0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e84b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000166b9f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000166ba80_0 .net "d", 0 0, L_0x6000014c8320;  alias, 1 drivers
v0x60000166bb10_0 .var "q", 0 0;
v0x60000166bba0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000166bc30_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e84e50 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001654630_0 .net8 "Bitline1", 0 0, p0x138066b00;  1 drivers, strength-aware
v0x6000016546c0_0 .net8 "Bitline2", 0 0, p0x138066b30;  1 drivers, strength-aware
v0x600001654750_0 .net "D", 0 0, L_0x6000014c8500;  1 drivers
v0x6000016547e0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001654870_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001654900_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138066b60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001654990_0 name=_ivl_0
o0x138066b90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001654a20_0 name=_ivl_4
v0x600001654ab0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001654b40_0 .net "ff_out", 0 0, v0x600001654480_0;  1 drivers
v0x600001654bd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c83c0 .functor MUXZ 1, o0x138066b60, v0x600001654480_0, L_0x6000014ca080, C4<>;
L_0x6000014c8460 .functor MUXZ 1, o0x138066b90, v0x600001654480_0, L_0x6000014ca120, C4<>;
S_0x144e84fc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e84e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001654360_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016543f0_0 .net "d", 0 0, L_0x6000014c8500;  alias, 1 drivers
v0x600001654480_0 .var "q", 0 0;
v0x600001654510_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016545a0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e85130 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001654f30_0 .net8 "Bitline1", 0 0, p0x138066e90;  1 drivers, strength-aware
v0x600001654fc0_0 .net8 "Bitline2", 0 0, p0x138066ec0;  1 drivers, strength-aware
v0x600001655050_0 .net "D", 0 0, L_0x6000014c95e0;  1 drivers
v0x6000016550e0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001655170_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001655200_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138066ef0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001655290_0 name=_ivl_0
o0x138066f20 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001655320_0 name=_ivl_4
v0x6000016553b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001655440_0 .net "ff_out", 0 0, v0x600001654d80_0;  1 drivers
v0x6000016554d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c94a0 .functor MUXZ 1, o0x138066ef0, v0x600001654d80_0, L_0x6000014ca080, C4<>;
L_0x6000014c9540 .functor MUXZ 1, o0x138066f20, v0x600001654d80_0, L_0x6000014ca120, C4<>;
S_0x144e852a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e85130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001654c60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001654cf0_0 .net "d", 0 0, L_0x6000014c95e0;  alias, 1 drivers
v0x600001654d80_0 .var "q", 0 0;
v0x600001654e10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001654ea0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e85410 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001655830_0 .net8 "Bitline1", 0 0, p0x138067220;  1 drivers, strength-aware
v0x6000016558c0_0 .net8 "Bitline2", 0 0, p0x138067250;  1 drivers, strength-aware
v0x600001655950_0 .net "D", 0 0, L_0x6000014c97c0;  1 drivers
v0x6000016559e0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001655a70_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001655b00_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138067280 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001655b90_0 name=_ivl_0
o0x1380672b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001655c20_0 name=_ivl_4
v0x600001655cb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001655d40_0 .net "ff_out", 0 0, v0x600001655680_0;  1 drivers
v0x600001655dd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c9680 .functor MUXZ 1, o0x138067280, v0x600001655680_0, L_0x6000014ca080, C4<>;
L_0x6000014c9720 .functor MUXZ 1, o0x1380672b0, v0x600001655680_0, L_0x6000014ca120, C4<>;
S_0x144e85580 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e85410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001655560_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016555f0_0 .net "d", 0 0, L_0x6000014c97c0;  alias, 1 drivers
v0x600001655680_0 .var "q", 0 0;
v0x600001655710_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016557a0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e856f0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001656130_0 .net8 "Bitline1", 0 0, p0x1380675b0;  1 drivers, strength-aware
v0x6000016561c0_0 .net8 "Bitline2", 0 0, p0x1380675e0;  1 drivers, strength-aware
v0x600001656250_0 .net "D", 0 0, L_0x6000014c99a0;  1 drivers
v0x6000016562e0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001656370_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001656400_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138067610 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001656490_0 name=_ivl_0
o0x138067640 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001656520_0 name=_ivl_4
v0x6000016565b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001656640_0 .net "ff_out", 0 0, v0x600001655f80_0;  1 drivers
v0x6000016566d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c9860 .functor MUXZ 1, o0x138067610, v0x600001655f80_0, L_0x6000014ca080, C4<>;
L_0x6000014c9900 .functor MUXZ 1, o0x138067640, v0x600001655f80_0, L_0x6000014ca120, C4<>;
S_0x144e85860 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e856f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001655e60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001655ef0_0 .net "d", 0 0, L_0x6000014c99a0;  alias, 1 drivers
v0x600001655f80_0 .var "q", 0 0;
v0x600001656010_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016560a0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e859d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001656a30_0 .net8 "Bitline1", 0 0, p0x138067940;  1 drivers, strength-aware
v0x600001656ac0_0 .net8 "Bitline2", 0 0, p0x138067970;  1 drivers, strength-aware
v0x600001656b50_0 .net "D", 0 0, L_0x6000014c9b80;  1 drivers
v0x600001656be0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001656c70_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001656d00_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x1380679a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001656d90_0 name=_ivl_0
o0x1380679d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001656e20_0 name=_ivl_4
v0x600001656eb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001656f40_0 .net "ff_out", 0 0, v0x600001656880_0;  1 drivers
v0x600001656fd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c9a40 .functor MUXZ 1, o0x1380679a0, v0x600001656880_0, L_0x6000014ca080, C4<>;
L_0x6000014c9ae0 .functor MUXZ 1, o0x1380679d0, v0x600001656880_0, L_0x6000014ca120, C4<>;
S_0x144e85b40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e859d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001656760_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016567f0_0 .net "d", 0 0, L_0x6000014c9b80;  alias, 1 drivers
v0x600001656880_0 .var "q", 0 0;
v0x600001656910_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016569a0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e85cb0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001657330_0 .net8 "Bitline1", 0 0, p0x138067cd0;  1 drivers, strength-aware
v0x6000016573c0_0 .net8 "Bitline2", 0 0, p0x138067d00;  1 drivers, strength-aware
v0x600001657450_0 .net "D", 0 0, L_0x6000014c9d60;  1 drivers
v0x6000016574e0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001657570_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001657600_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138067d30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001657690_0 name=_ivl_0
o0x138067d60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001657720_0 name=_ivl_4
v0x6000016577b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001657840_0 .net "ff_out", 0 0, v0x600001657180_0;  1 drivers
v0x6000016578d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c9c20 .functor MUXZ 1, o0x138067d30, v0x600001657180_0, L_0x6000014ca080, C4<>;
L_0x6000014c9cc0 .functor MUXZ 1, o0x138067d60, v0x600001657180_0, L_0x6000014ca120, C4<>;
S_0x144e85e20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e85cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001657060_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016570f0_0 .net "d", 0 0, L_0x6000014c9d60;  alias, 1 drivers
v0x600001657180_0 .var "q", 0 0;
v0x600001657210_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016572a0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e85f90 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001657c30_0 .net8 "Bitline1", 0 0, p0x138068060;  1 drivers, strength-aware
v0x600001657cc0_0 .net8 "Bitline2", 0 0, p0x138068090;  1 drivers, strength-aware
v0x600001657d50_0 .net "D", 0 0, L_0x6000014c9f40;  1 drivers
v0x600001657de0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001657e70_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001657f00_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x1380680c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001650000_0 name=_ivl_0
o0x1380680f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001650090_0 name=_ivl_4
v0x600001650120_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016501b0_0 .net "ff_out", 0 0, v0x600001657a80_0;  1 drivers
v0x600001650240_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c9e00 .functor MUXZ 1, o0x1380680c0, v0x600001657a80_0, L_0x6000014ca080, C4<>;
L_0x6000014c9ea0 .functor MUXZ 1, o0x1380680f0, v0x600001657a80_0, L_0x6000014ca120, C4<>;
S_0x144e86100 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e85f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001657960_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016579f0_0 .net "d", 0 0, L_0x6000014c9f40;  alias, 1 drivers
v0x600001657a80_0 .var "q", 0 0;
v0x600001657b10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001657ba0_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e86270 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016505a0_0 .net8 "Bitline1", 0 0, p0x1380683f0;  1 drivers, strength-aware
v0x600001650630_0 .net8 "Bitline2", 0 0, p0x138068420;  1 drivers, strength-aware
v0x6000016506c0_0 .net "D", 0 0, L_0x6000014c86e0;  1 drivers
v0x600001650750_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x6000016507e0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001650870_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138068450 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001650900_0 name=_ivl_0
o0x138068480 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001650990_0 name=_ivl_4
v0x600001650a20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001650ab0_0 .net "ff_out", 0 0, v0x6000016503f0_0;  1 drivers
v0x600001650b40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c85a0 .functor MUXZ 1, o0x138068450, v0x6000016503f0_0, L_0x6000014ca080, C4<>;
L_0x6000014c8640 .functor MUXZ 1, o0x138068480, v0x6000016503f0_0, L_0x6000014ca120, C4<>;
S_0x144e863e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e86270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016502d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001650360_0 .net "d", 0 0, L_0x6000014c86e0;  alias, 1 drivers
v0x6000016503f0_0 .var "q", 0 0;
v0x600001650480_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001650510_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e86750 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001650ea0_0 .net8 "Bitline1", 0 0, p0x138068780;  1 drivers, strength-aware
v0x600001650f30_0 .net8 "Bitline2", 0 0, p0x1380687b0;  1 drivers, strength-aware
v0x600001650fc0_0 .net "D", 0 0, L_0x6000014c88c0;  1 drivers
v0x600001651050_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x6000016510e0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001651170_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x1380687e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001651200_0 name=_ivl_0
o0x138068810 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001651290_0 name=_ivl_4
v0x600001651320_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016513b0_0 .net "ff_out", 0 0, v0x600001650cf0_0;  1 drivers
v0x600001651440_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c8780 .functor MUXZ 1, o0x1380687e0, v0x600001650cf0_0, L_0x6000014ca080, C4<>;
L_0x6000014c8820 .functor MUXZ 1, o0x138068810, v0x600001650cf0_0, L_0x6000014ca120, C4<>;
S_0x144e868c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e86750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001650bd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001650c60_0 .net "d", 0 0, L_0x6000014c88c0;  alias, 1 drivers
v0x600001650cf0_0 .var "q", 0 0;
v0x600001650d80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001650e10_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e86a30 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016517a0_0 .net8 "Bitline1", 0 0, p0x138068b10;  1 drivers, strength-aware
v0x600001651830_0 .net8 "Bitline2", 0 0, p0x138068b40;  1 drivers, strength-aware
v0x6000016518c0_0 .net "D", 0 0, L_0x6000014c8aa0;  1 drivers
v0x600001651950_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x6000016519e0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001651a70_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138068b70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001651b00_0 name=_ivl_0
o0x138068ba0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001651b90_0 name=_ivl_4
v0x600001651c20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001651cb0_0 .net "ff_out", 0 0, v0x6000016515f0_0;  1 drivers
v0x600001651d40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c8960 .functor MUXZ 1, o0x138068b70, v0x6000016515f0_0, L_0x6000014ca080, C4<>;
L_0x6000014c8a00 .functor MUXZ 1, o0x138068ba0, v0x6000016515f0_0, L_0x6000014ca120, C4<>;
S_0x144e86ba0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e86a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016514d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001651560_0 .net "d", 0 0, L_0x6000014c8aa0;  alias, 1 drivers
v0x6000016515f0_0 .var "q", 0 0;
v0x600001651680_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001651710_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e86d10 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016520a0_0 .net8 "Bitline1", 0 0, p0x138068ea0;  1 drivers, strength-aware
v0x600001652130_0 .net8 "Bitline2", 0 0, p0x138068ed0;  1 drivers, strength-aware
v0x6000016521c0_0 .net "D", 0 0, L_0x6000014c8c80;  1 drivers
v0x600001652250_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x6000016522e0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001652370_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138068f00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001652400_0 name=_ivl_0
o0x138068f30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001652490_0 name=_ivl_4
v0x600001652520_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016525b0_0 .net "ff_out", 0 0, v0x600001651ef0_0;  1 drivers
v0x600001652640_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c8b40 .functor MUXZ 1, o0x138068f00, v0x600001651ef0_0, L_0x6000014ca080, C4<>;
L_0x6000014c8be0 .functor MUXZ 1, o0x138068f30, v0x600001651ef0_0, L_0x6000014ca120, C4<>;
S_0x144e86e80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e86d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001651dd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001651e60_0 .net "d", 0 0, L_0x6000014c8c80;  alias, 1 drivers
v0x600001651ef0_0 .var "q", 0 0;
v0x600001651f80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001652010_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e86ff0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016529a0_0 .net8 "Bitline1", 0 0, p0x138069230;  1 drivers, strength-aware
v0x600001652a30_0 .net8 "Bitline2", 0 0, p0x138069260;  1 drivers, strength-aware
v0x600001652ac0_0 .net "D", 0 0, L_0x6000014c8e60;  1 drivers
v0x600001652b50_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001652be0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001652c70_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138069290 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001652d00_0 name=_ivl_0
o0x1380692c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001652d90_0 name=_ivl_4
v0x600001652e20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001652eb0_0 .net "ff_out", 0 0, v0x6000016527f0_0;  1 drivers
v0x600001652f40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c8d20 .functor MUXZ 1, o0x138069290, v0x6000016527f0_0, L_0x6000014ca080, C4<>;
L_0x6000014c8dc0 .functor MUXZ 1, o0x1380692c0, v0x6000016527f0_0, L_0x6000014ca120, C4<>;
S_0x144e87160 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e86ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016526d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001652760_0 .net "d", 0 0, L_0x6000014c8e60;  alias, 1 drivers
v0x6000016527f0_0 .var "q", 0 0;
v0x600001652880_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001652910_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e872d0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016532a0_0 .net8 "Bitline1", 0 0, p0x1380695c0;  1 drivers, strength-aware
v0x600001653330_0 .net8 "Bitline2", 0 0, p0x1380695f0;  1 drivers, strength-aware
v0x6000016533c0_0 .net "D", 0 0, L_0x6000014c9040;  1 drivers
v0x600001653450_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x6000016534e0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001653570_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138069620 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001653600_0 name=_ivl_0
o0x138069650 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001653690_0 name=_ivl_4
v0x600001653720_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016537b0_0 .net "ff_out", 0 0, v0x6000016530f0_0;  1 drivers
v0x600001653840_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c8f00 .functor MUXZ 1, o0x138069620, v0x6000016530f0_0, L_0x6000014ca080, C4<>;
L_0x6000014c8fa0 .functor MUXZ 1, o0x138069650, v0x6000016530f0_0, L_0x6000014ca120, C4<>;
S_0x144e87440 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e872d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001652fd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001653060_0 .net "d", 0 0, L_0x6000014c9040;  alias, 1 drivers
v0x6000016530f0_0 .var "q", 0 0;
v0x600001653180_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001653210_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e875b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001653ba0_0 .net8 "Bitline1", 0 0, p0x138069950;  1 drivers, strength-aware
v0x600001653c30_0 .net8 "Bitline2", 0 0, p0x138069980;  1 drivers, strength-aware
v0x600001653cc0_0 .net "D", 0 0, L_0x6000014c9220;  1 drivers
v0x600001653d50_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x600001653de0_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x600001653e70_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x1380699b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001653f00_0 name=_ivl_0
o0x1380699e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165c000_0 name=_ivl_4
v0x60000165c090_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165c120_0 .net "ff_out", 0 0, v0x6000016539f0_0;  1 drivers
v0x60000165c1b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c90e0 .functor MUXZ 1, o0x1380699b0, v0x6000016539f0_0, L_0x6000014ca080, C4<>;
L_0x6000014c9180 .functor MUXZ 1, o0x1380699e0, v0x6000016539f0_0, L_0x6000014ca120, C4<>;
S_0x144e87720 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e875b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016538d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001653960_0 .net "d", 0 0, L_0x6000014c9220;  alias, 1 drivers
v0x6000016539f0_0 .var "q", 0 0;
v0x600001653a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001653b10_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e87890 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e83150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165c510_0 .net8 "Bitline1", 0 0, p0x138069ce0;  1 drivers, strength-aware
v0x60000165c5a0_0 .net8 "Bitline2", 0 0, p0x138069d10;  1 drivers, strength-aware
v0x60000165c630_0 .net "D", 0 0, L_0x6000014c9400;  1 drivers
v0x60000165c6c0_0 .net "ReadEnable1", 0 0, L_0x6000014ca080;  alias, 1 drivers
v0x60000165c750_0 .net "ReadEnable2", 0 0, L_0x6000014ca120;  alias, 1 drivers
v0x60000165c7e0_0 .net "WriteEnable", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
o0x138069d40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165c870_0 name=_ivl_0
o0x138069d70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165c900_0 name=_ivl_4
v0x60000165c990_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165ca20_0 .net "ff_out", 0 0, v0x60000165c360_0;  1 drivers
v0x60000165cab0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014c92c0 .functor MUXZ 1, o0x138069d40, v0x60000165c360_0, L_0x6000014ca080, C4<>;
L_0x6000014c9360 .functor MUXZ 1, o0x138069d70, v0x60000165c360_0, L_0x6000014ca120, C4<>;
S_0x144e87a00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e87890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165c240_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165c2d0_0 .net "d", 0 0, L_0x6000014c9400;  alias, 1 drivers
v0x60000165c360_0 .var "q", 0 0;
v0x60000165c3f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165c480_0 .net "wen", 0 0, L_0x6000014c9fe0;  alias, 1 drivers
S_0x144e86550 .scope module, "reg3" "Register" 18 19, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000016460a0_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001646130_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x6000016461c0_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001646250_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  1 drivers
v0x6000016462e0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  1 drivers
v0x600001646370_0 .net "WriteReg", 0 0, L_0x6000014b4000;  1 drivers
v0x600001646400_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001646490_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ca300 .part L_0x6000014c6800, 0, 1;
L_0x6000014ca4e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014ca6c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014ca8a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014caa80 .part L_0x6000014c6800, 4, 1;
L_0x6000014cac60 .part L_0x6000014c6800, 5, 1;
L_0x6000014cae40 .part L_0x6000014c6800, 6, 1;
L_0x6000014cb020 .part L_0x6000014c6800, 7, 1;
L_0x6000014cb200 .part L_0x6000014c6800, 8, 1;
L_0x6000014cb3e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014cb5c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014cb7a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014cb980 .part L_0x6000014c6800, 12, 1;
L_0x6000014cbb60 .part L_0x6000014c6800, 13, 1;
L_0x6000014cbd40 .part L_0x6000014c6800, 14, 1;
L_0x6000014cbf20 .part L_0x6000014c6800, 15, 1;
p0x13806a220 .port I0x6000025b1fe0, L_0x6000014ca1c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x13806a220;
p0x13806a250 .port I0x6000024c9fe0, L_0x6000014ca260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x13806a250;
p0x13806a610 .port I0x6000025b1fe0, L_0x6000014ca3a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x13806a610;
p0x13806a640 .port I0x6000024c9fe0, L_0x6000014ca440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x13806a640;
p0x13806bf00 .port I0x6000025b1fe0, L_0x6000014ca580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13806bf00;
p0x13806bf30 .port I0x6000024c9fe0, L_0x6000014ca620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13806bf30;
p0x13806c290 .port I0x6000025b1fe0, L_0x6000014ca760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13806c290;
p0x13806c2c0 .port I0x6000024c9fe0, L_0x6000014ca800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13806c2c0;
p0x13806c620 .port I0x6000025b1fe0, L_0x6000014ca940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13806c620;
p0x13806c650 .port I0x6000024c9fe0, L_0x6000014ca9e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13806c650;
p0x13806c9b0 .port I0x6000025b1fe0, L_0x6000014cab20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13806c9b0;
p0x13806c9e0 .port I0x6000024c9fe0, L_0x6000014cabc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13806c9e0;
p0x13806cd40 .port I0x6000025b1fe0, L_0x6000014cad00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13806cd40;
p0x13806cd70 .port I0x6000024c9fe0, L_0x6000014cada0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13806cd70;
p0x13806d0d0 .port I0x6000025b1fe0, L_0x6000014caee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13806d0d0;
p0x13806d100 .port I0x6000024c9fe0, L_0x6000014caf80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13806d100;
p0x13806d460 .port I0x6000025b1fe0, L_0x6000014cb0c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13806d460;
p0x13806d490 .port I0x6000024c9fe0, L_0x6000014cb160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13806d490;
p0x13806d7f0 .port I0x6000025b1fe0, L_0x6000014cb2a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13806d7f0;
p0x13806d820 .port I0x6000024c9fe0, L_0x6000014cb340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13806d820;
p0x13806a9a0 .port I0x6000025b1fe0, L_0x6000014cb480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x13806a9a0;
p0x13806a9d0 .port I0x6000024c9fe0, L_0x6000014cb520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x13806a9d0;
p0x13806ad30 .port I0x6000025b1fe0, L_0x6000014cb660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13806ad30;
p0x13806ad60 .port I0x6000024c9fe0, L_0x6000014cb700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13806ad60;
p0x13806b0c0 .port I0x6000025b1fe0, L_0x6000014cb840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13806b0c0;
p0x13806b0f0 .port I0x6000024c9fe0, L_0x6000014cb8e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13806b0f0;
p0x13806b450 .port I0x6000025b1fe0, L_0x6000014cba20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13806b450;
p0x13806b480 .port I0x6000024c9fe0, L_0x6000014cbac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13806b480;
p0x13806b7e0 .port I0x6000025b1fe0, L_0x6000014cbc00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13806b7e0;
p0x13806b810 .port I0x6000024c9fe0, L_0x6000014cbca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13806b810;
p0x13806bb70 .port I0x6000025b1fe0, L_0x6000014cbde0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13806bb70;
p0x13806bba0 .port I0x6000024c9fe0, L_0x6000014cbe80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13806bba0;
S_0x144e87f70 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165d290_0 .net8 "Bitline1", 0 0, p0x13806a220;  1 drivers, strength-aware
v0x60000165d320_0 .net8 "Bitline2", 0 0, p0x13806a250;  1 drivers, strength-aware
v0x60000165d3b0_0 .net "D", 0 0, L_0x6000014ca300;  1 drivers
v0x60000165d440_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165d4d0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165d560_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806a2e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165d5f0_0 name=_ivl_0
o0x13806a310 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165d680_0 name=_ivl_4
v0x60000165d710_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165d7a0_0 .net "ff_out", 0 0, v0x60000165d0e0_0;  1 drivers
v0x60000165d830_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ca1c0 .functor MUXZ 1, o0x13806a2e0, v0x60000165d0e0_0, L_0x6000014b40a0, C4<>;
L_0x6000014ca260 .functor MUXZ 1, o0x13806a310, v0x60000165d0e0_0, L_0x6000014b4140, C4<>;
S_0x144e880e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e87f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165cfc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165d050_0 .net "d", 0 0, L_0x6000014ca300;  alias, 1 drivers
v0x60000165d0e0_0 .var "q", 0 0;
v0x60000165d170_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165d200_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e88250 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165db90_0 .net8 "Bitline1", 0 0, p0x13806a610;  1 drivers, strength-aware
v0x60000165dc20_0 .net8 "Bitline2", 0 0, p0x13806a640;  1 drivers, strength-aware
v0x60000165dcb0_0 .net "D", 0 0, L_0x6000014ca4e0;  1 drivers
v0x60000165dd40_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165ddd0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165de60_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806a670 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165def0_0 name=_ivl_0
o0x13806a6a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165df80_0 name=_ivl_4
v0x60000165e010_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165e0a0_0 .net "ff_out", 0 0, v0x60000165d9e0_0;  1 drivers
v0x60000165e130_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ca3a0 .functor MUXZ 1, o0x13806a670, v0x60000165d9e0_0, L_0x6000014b40a0, C4<>;
L_0x6000014ca440 .functor MUXZ 1, o0x13806a6a0, v0x60000165d9e0_0, L_0x6000014b4140, C4<>;
S_0x144e883c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e88250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165d8c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165d950_0 .net "d", 0 0, L_0x6000014ca4e0;  alias, 1 drivers
v0x60000165d9e0_0 .var "q", 0 0;
v0x60000165da70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165db00_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e88530 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165e490_0 .net8 "Bitline1", 0 0, p0x13806a9a0;  1 drivers, strength-aware
v0x60000165e520_0 .net8 "Bitline2", 0 0, p0x13806a9d0;  1 drivers, strength-aware
v0x60000165e5b0_0 .net "D", 0 0, L_0x6000014cb5c0;  1 drivers
v0x60000165e640_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165e6d0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165e760_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806aa00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165e7f0_0 name=_ivl_0
o0x13806aa30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165e880_0 name=_ivl_4
v0x60000165e910_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165e9a0_0 .net "ff_out", 0 0, v0x60000165e2e0_0;  1 drivers
v0x60000165ea30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cb480 .functor MUXZ 1, o0x13806aa00, v0x60000165e2e0_0, L_0x6000014b40a0, C4<>;
L_0x6000014cb520 .functor MUXZ 1, o0x13806aa30, v0x60000165e2e0_0, L_0x6000014b4140, C4<>;
S_0x144e886a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e88530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165e1c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165e250_0 .net "d", 0 0, L_0x6000014cb5c0;  alias, 1 drivers
v0x60000165e2e0_0 .var "q", 0 0;
v0x60000165e370_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165e400_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e88810 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165ed90_0 .net8 "Bitline1", 0 0, p0x13806ad30;  1 drivers, strength-aware
v0x60000165ee20_0 .net8 "Bitline2", 0 0, p0x13806ad60;  1 drivers, strength-aware
v0x60000165eeb0_0 .net "D", 0 0, L_0x6000014cb7a0;  1 drivers
v0x60000165ef40_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165efd0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165f060_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806ad90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165f0f0_0 name=_ivl_0
o0x13806adc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165f180_0 name=_ivl_4
v0x60000165f210_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165f2a0_0 .net "ff_out", 0 0, v0x60000165ebe0_0;  1 drivers
v0x60000165f330_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cb660 .functor MUXZ 1, o0x13806ad90, v0x60000165ebe0_0, L_0x6000014b40a0, C4<>;
L_0x6000014cb700 .functor MUXZ 1, o0x13806adc0, v0x60000165ebe0_0, L_0x6000014b4140, C4<>;
S_0x144e88980 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e88810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165eac0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165eb50_0 .net "d", 0 0, L_0x6000014cb7a0;  alias, 1 drivers
v0x60000165ebe0_0 .var "q", 0 0;
v0x60000165ec70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165ed00_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e88af0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165f690_0 .net8 "Bitline1", 0 0, p0x13806b0c0;  1 drivers, strength-aware
v0x60000165f720_0 .net8 "Bitline2", 0 0, p0x13806b0f0;  1 drivers, strength-aware
v0x60000165f7b0_0 .net "D", 0 0, L_0x6000014cb980;  1 drivers
v0x60000165f840_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165f8d0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165f960_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806b120 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165f9f0_0 name=_ivl_0
o0x13806b150 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165fa80_0 name=_ivl_4
v0x60000165fb10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165fba0_0 .net "ff_out", 0 0, v0x60000165f4e0_0;  1 drivers
v0x60000165fc30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cb840 .functor MUXZ 1, o0x13806b120, v0x60000165f4e0_0, L_0x6000014b40a0, C4<>;
L_0x6000014cb8e0 .functor MUXZ 1, o0x13806b150, v0x60000165f4e0_0, L_0x6000014b4140, C4<>;
S_0x144e88c60 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e88af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165f3c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165f450_0 .net "d", 0 0, L_0x6000014cb980;  alias, 1 drivers
v0x60000165f4e0_0 .var "q", 0 0;
v0x60000165f570_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165f600_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e88dd0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001658000_0 .net8 "Bitline1", 0 0, p0x13806b450;  1 drivers, strength-aware
v0x600001658090_0 .net8 "Bitline2", 0 0, p0x13806b480;  1 drivers, strength-aware
v0x600001658120_0 .net "D", 0 0, L_0x6000014cbb60;  1 drivers
v0x6000016581b0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x600001658240_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x6000016582d0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806b4b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001658360_0 name=_ivl_0
o0x13806b4e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016583f0_0 name=_ivl_4
v0x600001658480_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001658510_0 .net "ff_out", 0 0, v0x60000165fde0_0;  1 drivers
v0x6000016585a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cba20 .functor MUXZ 1, o0x13806b4b0, v0x60000165fde0_0, L_0x6000014b40a0, C4<>;
L_0x6000014cbac0 .functor MUXZ 1, o0x13806b4e0, v0x60000165fde0_0, L_0x6000014b4140, C4<>;
S_0x144e88f40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e88dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165fcc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165fd50_0 .net "d", 0 0, L_0x6000014cbb60;  alias, 1 drivers
v0x60000165fde0_0 .var "q", 0 0;
v0x60000165fe70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165ff00_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e890b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001658900_0 .net8 "Bitline1", 0 0, p0x13806b7e0;  1 drivers, strength-aware
v0x600001658990_0 .net8 "Bitline2", 0 0, p0x13806b810;  1 drivers, strength-aware
v0x600001658a20_0 .net "D", 0 0, L_0x6000014cbd40;  1 drivers
v0x600001658ab0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x600001658b40_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x600001658bd0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806b840 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001658c60_0 name=_ivl_0
o0x13806b870 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001658cf0_0 name=_ivl_4
v0x600001658d80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001658e10_0 .net "ff_out", 0 0, v0x600001658750_0;  1 drivers
v0x600001658ea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cbc00 .functor MUXZ 1, o0x13806b840, v0x600001658750_0, L_0x6000014b40a0, C4<>;
L_0x6000014cbca0 .functor MUXZ 1, o0x13806b870, v0x600001658750_0, L_0x6000014b4140, C4<>;
S_0x144e89220 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e890b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001658630_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016586c0_0 .net "d", 0 0, L_0x6000014cbd40;  alias, 1 drivers
v0x600001658750_0 .var "q", 0 0;
v0x6000016587e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001658870_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e89390 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001659200_0 .net8 "Bitline1", 0 0, p0x13806bb70;  1 drivers, strength-aware
v0x600001659290_0 .net8 "Bitline2", 0 0, p0x13806bba0;  1 drivers, strength-aware
v0x600001659320_0 .net "D", 0 0, L_0x6000014cbf20;  1 drivers
v0x6000016593b0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x600001659440_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x6000016594d0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806bbd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001659560_0 name=_ivl_0
o0x13806bc00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016595f0_0 name=_ivl_4
v0x600001659680_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001659710_0 .net "ff_out", 0 0, v0x600001659050_0;  1 drivers
v0x6000016597a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cbde0 .functor MUXZ 1, o0x13806bbd0, v0x600001659050_0, L_0x6000014b40a0, C4<>;
L_0x6000014cbe80 .functor MUXZ 1, o0x13806bc00, v0x600001659050_0, L_0x6000014b4140, C4<>;
S_0x144e89500 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e89390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001658f30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001658fc0_0 .net "d", 0 0, L_0x6000014cbf20;  alias, 1 drivers
v0x600001659050_0 .var "q", 0 0;
v0x6000016590e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001659170_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e89670 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001659b00_0 .net8 "Bitline1", 0 0, p0x13806bf00;  1 drivers, strength-aware
v0x600001659b90_0 .net8 "Bitline2", 0 0, p0x13806bf30;  1 drivers, strength-aware
v0x600001659c20_0 .net "D", 0 0, L_0x6000014ca6c0;  1 drivers
v0x600001659cb0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x600001659d40_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x600001659dd0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806bf60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001659e60_0 name=_ivl_0
o0x13806bf90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001659ef0_0 name=_ivl_4
v0x600001659f80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165a010_0 .net "ff_out", 0 0, v0x600001659950_0;  1 drivers
v0x60000165a0a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ca580 .functor MUXZ 1, o0x13806bf60, v0x600001659950_0, L_0x6000014b40a0, C4<>;
L_0x6000014ca620 .functor MUXZ 1, o0x13806bf90, v0x600001659950_0, L_0x6000014b4140, C4<>;
S_0x144e897e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e89670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001659830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016598c0_0 .net "d", 0 0, L_0x6000014ca6c0;  alias, 1 drivers
v0x600001659950_0 .var "q", 0 0;
v0x6000016599e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001659a70_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e89b50 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165a400_0 .net8 "Bitline1", 0 0, p0x13806c290;  1 drivers, strength-aware
v0x60000165a490_0 .net8 "Bitline2", 0 0, p0x13806c2c0;  1 drivers, strength-aware
v0x60000165a520_0 .net "D", 0 0, L_0x6000014ca8a0;  1 drivers
v0x60000165a5b0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165a640_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165a6d0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806c2f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165a760_0 name=_ivl_0
o0x13806c320 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165a7f0_0 name=_ivl_4
v0x60000165a880_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165a910_0 .net "ff_out", 0 0, v0x60000165a250_0;  1 drivers
v0x60000165a9a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ca760 .functor MUXZ 1, o0x13806c2f0, v0x60000165a250_0, L_0x6000014b40a0, C4<>;
L_0x6000014ca800 .functor MUXZ 1, o0x13806c320, v0x60000165a250_0, L_0x6000014b4140, C4<>;
S_0x144e89cc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e89b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165a130_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165a1c0_0 .net "d", 0 0, L_0x6000014ca8a0;  alias, 1 drivers
v0x60000165a250_0 .var "q", 0 0;
v0x60000165a2e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165a370_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e89e30 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165ad00_0 .net8 "Bitline1", 0 0, p0x13806c620;  1 drivers, strength-aware
v0x60000165ad90_0 .net8 "Bitline2", 0 0, p0x13806c650;  1 drivers, strength-aware
v0x60000165ae20_0 .net "D", 0 0, L_0x6000014caa80;  1 drivers
v0x60000165aeb0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165af40_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165afd0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806c680 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165b060_0 name=_ivl_0
o0x13806c6b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165b0f0_0 name=_ivl_4
v0x60000165b180_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165b210_0 .net "ff_out", 0 0, v0x60000165ab50_0;  1 drivers
v0x60000165b2a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014ca940 .functor MUXZ 1, o0x13806c680, v0x60000165ab50_0, L_0x6000014b40a0, C4<>;
L_0x6000014ca9e0 .functor MUXZ 1, o0x13806c6b0, v0x60000165ab50_0, L_0x6000014b4140, C4<>;
S_0x144e89fa0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e89e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165aa30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165aac0_0 .net "d", 0 0, L_0x6000014caa80;  alias, 1 drivers
v0x60000165ab50_0 .var "q", 0 0;
v0x60000165abe0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165ac70_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e8a110 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165b600_0 .net8 "Bitline1", 0 0, p0x13806c9b0;  1 drivers, strength-aware
v0x60000165b690_0 .net8 "Bitline2", 0 0, p0x13806c9e0;  1 drivers, strength-aware
v0x60000165b720_0 .net "D", 0 0, L_0x6000014cac60;  1 drivers
v0x60000165b7b0_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x60000165b840_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x60000165b8d0_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806ca10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165b960_0 name=_ivl_0
o0x13806ca40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000165b9f0_0 name=_ivl_4
v0x60000165ba80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165bb10_0 .net "ff_out", 0 0, v0x60000165b450_0;  1 drivers
v0x60000165bba0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cab20 .functor MUXZ 1, o0x13806ca10, v0x60000165b450_0, L_0x6000014b40a0, C4<>;
L_0x6000014cabc0 .functor MUXZ 1, o0x13806ca40, v0x60000165b450_0, L_0x6000014b4140, C4<>;
S_0x144e8a280 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165b330_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165b3c0_0 .net "d", 0 0, L_0x6000014cac60;  alias, 1 drivers
v0x60000165b450_0 .var "q", 0 0;
v0x60000165b4e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165b570_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e8a3f0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000165bf00_0 .net8 "Bitline1", 0 0, p0x13806cd40;  1 drivers, strength-aware
v0x600001644000_0 .net8 "Bitline2", 0 0, p0x13806cd70;  1 drivers, strength-aware
v0x600001644090_0 .net "D", 0 0, L_0x6000014cae40;  1 drivers
v0x600001644120_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x6000016441b0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x600001644240_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806cda0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016442d0_0 name=_ivl_0
o0x13806cdd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001644360_0 name=_ivl_4
v0x6000016443f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001644480_0 .net "ff_out", 0 0, v0x60000165bd50_0;  1 drivers
v0x600001644510_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cad00 .functor MUXZ 1, o0x13806cda0, v0x60000165bd50_0, L_0x6000014b40a0, C4<>;
L_0x6000014cada0 .functor MUXZ 1, o0x13806cdd0, v0x60000165bd50_0, L_0x6000014b4140, C4<>;
S_0x144e8a560 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8a3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000165bc30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000165bcc0_0 .net "d", 0 0, L_0x6000014cae40;  alias, 1 drivers
v0x60000165bd50_0 .var "q", 0 0;
v0x60000165bde0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000165be70_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e8a6d0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001644870_0 .net8 "Bitline1", 0 0, p0x13806d0d0;  1 drivers, strength-aware
v0x600001644900_0 .net8 "Bitline2", 0 0, p0x13806d100;  1 drivers, strength-aware
v0x600001644990_0 .net "D", 0 0, L_0x6000014cb020;  1 drivers
v0x600001644a20_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x600001644ab0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x600001644b40_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806d130 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001644bd0_0 name=_ivl_0
o0x13806d160 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001644c60_0 name=_ivl_4
v0x600001644cf0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001644d80_0 .net "ff_out", 0 0, v0x6000016446c0_0;  1 drivers
v0x600001644e10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014caee0 .functor MUXZ 1, o0x13806d130, v0x6000016446c0_0, L_0x6000014b40a0, C4<>;
L_0x6000014caf80 .functor MUXZ 1, o0x13806d160, v0x6000016446c0_0, L_0x6000014b4140, C4<>;
S_0x144e8a840 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8a6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016445a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001644630_0 .net "d", 0 0, L_0x6000014cb020;  alias, 1 drivers
v0x6000016446c0_0 .var "q", 0 0;
v0x600001644750_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016447e0_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e8a9b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001645170_0 .net8 "Bitline1", 0 0, p0x13806d460;  1 drivers, strength-aware
v0x600001645200_0 .net8 "Bitline2", 0 0, p0x13806d490;  1 drivers, strength-aware
v0x600001645290_0 .net "D", 0 0, L_0x6000014cb200;  1 drivers
v0x600001645320_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x6000016453b0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x600001645440_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806d4c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016454d0_0 name=_ivl_0
o0x13806d4f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001645560_0 name=_ivl_4
v0x6000016455f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001645680_0 .net "ff_out", 0 0, v0x600001644fc0_0;  1 drivers
v0x600001645710_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cb0c0 .functor MUXZ 1, o0x13806d4c0, v0x600001644fc0_0, L_0x6000014b40a0, C4<>;
L_0x6000014cb160 .functor MUXZ 1, o0x13806d4f0, v0x600001644fc0_0, L_0x6000014b4140, C4<>;
S_0x144e8ab20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8a9b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001644ea0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001644f30_0 .net "d", 0 0, L_0x6000014cb200;  alias, 1 drivers
v0x600001644fc0_0 .var "q", 0 0;
v0x600001645050_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016450e0_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e8ac90 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e86550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001645a70_0 .net8 "Bitline1", 0 0, p0x13806d7f0;  1 drivers, strength-aware
v0x600001645b00_0 .net8 "Bitline2", 0 0, p0x13806d820;  1 drivers, strength-aware
v0x600001645b90_0 .net "D", 0 0, L_0x6000014cb3e0;  1 drivers
v0x600001645c20_0 .net "ReadEnable1", 0 0, L_0x6000014b40a0;  alias, 1 drivers
v0x600001645cb0_0 .net "ReadEnable2", 0 0, L_0x6000014b4140;  alias, 1 drivers
v0x600001645d40_0 .net "WriteEnable", 0 0, L_0x6000014b4000;  alias, 1 drivers
o0x13806d850 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001645dd0_0 name=_ivl_0
o0x13806d880 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001645e60_0 name=_ivl_4
v0x600001645ef0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001645f80_0 .net "ff_out", 0 0, v0x6000016458c0_0;  1 drivers
v0x600001646010_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014cb2a0 .functor MUXZ 1, o0x13806d850, v0x6000016458c0_0, L_0x6000014b40a0, C4<>;
L_0x6000014cb340 .functor MUXZ 1, o0x13806d880, v0x6000016458c0_0, L_0x6000014b4140, C4<>;
S_0x144e8ae00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8ac90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016457a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001645830_0 .net "d", 0 0, L_0x6000014cb3e0;  alias, 1 drivers
v0x6000016458c0_0 .var "q", 0 0;
v0x600001645950_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016459e0_0 .net "wen", 0 0, L_0x6000014b4000;  alias, 1 drivers
S_0x144e89950 .scope module, "reg4" "Register" 18 20, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000164f600_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x60000164f690_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x60000164f720_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000164f7b0_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  1 drivers
v0x60000164f840_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  1 drivers
v0x60000164f8d0_0 .net "WriteReg", 0 0, L_0x6000014b5fe0;  1 drivers
v0x60000164f960_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164f9f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b4320 .part L_0x6000014c6800, 0, 1;
L_0x6000014b4500 .part L_0x6000014c6800, 1, 1;
L_0x6000014b46e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014b48c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014b4aa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014b4c80 .part L_0x6000014c6800, 5, 1;
L_0x6000014b4e60 .part L_0x6000014c6800, 6, 1;
L_0x6000014b5040 .part L_0x6000014c6800, 7, 1;
L_0x6000014b5220 .part L_0x6000014c6800, 8, 1;
L_0x6000014b5400 .part L_0x6000014c6800, 9, 1;
L_0x6000014b55e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014b57c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014b59a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014b5b80 .part L_0x6000014c6800, 13, 1;
L_0x6000014b5d60 .part L_0x6000014c6800, 14, 1;
L_0x6000014b5f40 .part L_0x6000014c6800, 15, 1;
p0x13806dd30 .port I0x6000025b1fe0, L_0x6000014b41e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x13806dd30;
p0x13806dd60 .port I0x6000024c9fe0, L_0x6000014b4280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x13806dd60;
p0x13806e120 .port I0x6000025b1fe0, L_0x6000014b43c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x13806e120;
p0x13806e150 .port I0x6000024c9fe0, L_0x6000014b4460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x13806e150;
p0x13806fa10 .port I0x6000025b1fe0, L_0x6000014b45a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13806fa10;
p0x13806fa40 .port I0x6000024c9fe0, L_0x6000014b4640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13806fa40;
p0x13806fda0 .port I0x6000025b1fe0, L_0x6000014b4780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13806fda0;
p0x13806fdd0 .port I0x6000024c9fe0, L_0x6000014b4820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13806fdd0;
p0x138078130 .port I0x6000025b1fe0, L_0x6000014b4960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x138078130;
p0x138078160 .port I0x6000024c9fe0, L_0x6000014b4a00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138078160;
p0x1380784c0 .port I0x6000025b1fe0, L_0x6000014b4b40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x1380784c0;
p0x1380784f0 .port I0x6000024c9fe0, L_0x6000014b4be0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x1380784f0;
p0x138078850 .port I0x6000025b1fe0, L_0x6000014b4d20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138078850;
p0x138078880 .port I0x6000024c9fe0, L_0x6000014b4dc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x138078880;
p0x138078be0 .port I0x6000025b1fe0, L_0x6000014b4f00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138078be0;
p0x138078c10 .port I0x6000024c9fe0, L_0x6000014b4fa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138078c10;
p0x138078f70 .port I0x6000025b1fe0, L_0x6000014b50e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138078f70;
p0x138078fa0 .port I0x6000024c9fe0, L_0x6000014b5180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138078fa0;
p0x138079300 .port I0x6000025b1fe0, L_0x6000014b52c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138079300;
p0x138079330 .port I0x6000024c9fe0, L_0x6000014b5360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138079330;
p0x13806e4b0 .port I0x6000025b1fe0, L_0x6000014b54a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x13806e4b0;
p0x13806e4e0 .port I0x6000024c9fe0, L_0x6000014b5540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x13806e4e0;
p0x13806e840 .port I0x6000025b1fe0, L_0x6000014b5680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13806e840;
p0x13806e870 .port I0x6000024c9fe0, L_0x6000014b5720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13806e870;
p0x13806ebd0 .port I0x6000025b1fe0, L_0x6000014b5860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13806ebd0;
p0x13806ec00 .port I0x6000024c9fe0, L_0x6000014b5900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13806ec00;
p0x13806ef60 .port I0x6000025b1fe0, L_0x6000014b5a40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13806ef60;
p0x13806ef90 .port I0x6000024c9fe0, L_0x6000014b5ae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13806ef90;
p0x13806f2f0 .port I0x6000025b1fe0, L_0x6000014b5c20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13806f2f0;
p0x13806f320 .port I0x6000024c9fe0, L_0x6000014b5cc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13806f320;
p0x13806f680 .port I0x6000025b1fe0, L_0x6000014b5e00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13806f680;
p0x13806f6b0 .port I0x6000024c9fe0, L_0x6000014b5ea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13806f6b0;
S_0x144e8b370 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016467f0_0 .net8 "Bitline1", 0 0, p0x13806dd30;  1 drivers, strength-aware
v0x600001646880_0 .net8 "Bitline2", 0 0, p0x13806dd60;  1 drivers, strength-aware
v0x600001646910_0 .net "D", 0 0, L_0x6000014b4320;  1 drivers
v0x6000016469a0_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x600001646a30_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001646ac0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806ddf0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001646b50_0 name=_ivl_0
o0x13806de20 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001646be0_0 name=_ivl_4
v0x600001646c70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001646d00_0 .net "ff_out", 0 0, v0x600001646640_0;  1 drivers
v0x600001646d90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b41e0 .functor MUXZ 1, o0x13806ddf0, v0x600001646640_0, L_0x6000014b6080, C4<>;
L_0x6000014b4280 .functor MUXZ 1, o0x13806de20, v0x600001646640_0, L_0x6000014b6120, C4<>;
S_0x144e8b4e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8b370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001646520_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016465b0_0 .net "d", 0 0, L_0x6000014b4320;  alias, 1 drivers
v0x600001646640_0 .var "q", 0 0;
v0x6000016466d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001646760_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8b650 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016470f0_0 .net8 "Bitline1", 0 0, p0x13806e120;  1 drivers, strength-aware
v0x600001647180_0 .net8 "Bitline2", 0 0, p0x13806e150;  1 drivers, strength-aware
v0x600001647210_0 .net "D", 0 0, L_0x6000014b4500;  1 drivers
v0x6000016472a0_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x600001647330_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x6000016473c0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806e180 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001647450_0 name=_ivl_0
o0x13806e1b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016474e0_0 name=_ivl_4
v0x600001647570_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001647600_0 .net "ff_out", 0 0, v0x600001646f40_0;  1 drivers
v0x600001647690_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b43c0 .functor MUXZ 1, o0x13806e180, v0x600001646f40_0, L_0x6000014b6080, C4<>;
L_0x6000014b4460 .functor MUXZ 1, o0x13806e1b0, v0x600001646f40_0, L_0x6000014b6120, C4<>;
S_0x144e8b7c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8b650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001646e20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001646eb0_0 .net "d", 0 0, L_0x6000014b4500;  alias, 1 drivers
v0x600001646f40_0 .var "q", 0 0;
v0x600001646fd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001647060_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8b930 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016479f0_0 .net8 "Bitline1", 0 0, p0x13806e4b0;  1 drivers, strength-aware
v0x600001647a80_0 .net8 "Bitline2", 0 0, p0x13806e4e0;  1 drivers, strength-aware
v0x600001647b10_0 .net "D", 0 0, L_0x6000014b55e0;  1 drivers
v0x600001647ba0_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x600001647c30_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001647cc0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806e510 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001647d50_0 name=_ivl_0
o0x13806e540 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001647de0_0 name=_ivl_4
v0x600001647e70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001647f00_0 .net "ff_out", 0 0, v0x600001647840_0;  1 drivers
v0x600001640000_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b54a0 .functor MUXZ 1, o0x13806e510, v0x600001647840_0, L_0x6000014b6080, C4<>;
L_0x6000014b5540 .functor MUXZ 1, o0x13806e540, v0x600001647840_0, L_0x6000014b6120, C4<>;
S_0x144e8baa0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8b930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001647720_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016477b0_0 .net "d", 0 0, L_0x6000014b55e0;  alias, 1 drivers
v0x600001647840_0 .var "q", 0 0;
v0x6000016478d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001647960_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8bc10 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001640360_0 .net8 "Bitline1", 0 0, p0x13806e840;  1 drivers, strength-aware
v0x6000016403f0_0 .net8 "Bitline2", 0 0, p0x13806e870;  1 drivers, strength-aware
v0x600001640480_0 .net "D", 0 0, L_0x6000014b57c0;  1 drivers
v0x600001640510_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x6000016405a0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001640630_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806e8a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016406c0_0 name=_ivl_0
o0x13806e8d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001640750_0 name=_ivl_4
v0x6000016407e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001640870_0 .net "ff_out", 0 0, v0x6000016401b0_0;  1 drivers
v0x600001640900_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b5680 .functor MUXZ 1, o0x13806e8a0, v0x6000016401b0_0, L_0x6000014b6080, C4<>;
L_0x6000014b5720 .functor MUXZ 1, o0x13806e8d0, v0x6000016401b0_0, L_0x6000014b6120, C4<>;
S_0x144e8bd80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8bc10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001640090_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001640120_0 .net "d", 0 0, L_0x6000014b57c0;  alias, 1 drivers
v0x6000016401b0_0 .var "q", 0 0;
v0x600001640240_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016402d0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8bef0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001640c60_0 .net8 "Bitline1", 0 0, p0x13806ebd0;  1 drivers, strength-aware
v0x600001640cf0_0 .net8 "Bitline2", 0 0, p0x13806ec00;  1 drivers, strength-aware
v0x600001640d80_0 .net "D", 0 0, L_0x6000014b59a0;  1 drivers
v0x600001640e10_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x600001640ea0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001640f30_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806ec30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001640fc0_0 name=_ivl_0
o0x13806ec60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001641050_0 name=_ivl_4
v0x6000016410e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001641170_0 .net "ff_out", 0 0, v0x600001640ab0_0;  1 drivers
v0x600001641200_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b5860 .functor MUXZ 1, o0x13806ec30, v0x600001640ab0_0, L_0x6000014b6080, C4<>;
L_0x6000014b5900 .functor MUXZ 1, o0x13806ec60, v0x600001640ab0_0, L_0x6000014b6120, C4<>;
S_0x144e8c060 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8bef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001640990_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001640a20_0 .net "d", 0 0, L_0x6000014b59a0;  alias, 1 drivers
v0x600001640ab0_0 .var "q", 0 0;
v0x600001640b40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001640bd0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8c1d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001641560_0 .net8 "Bitline1", 0 0, p0x13806ef60;  1 drivers, strength-aware
v0x6000016415f0_0 .net8 "Bitline2", 0 0, p0x13806ef90;  1 drivers, strength-aware
v0x600001641680_0 .net "D", 0 0, L_0x6000014b5b80;  1 drivers
v0x600001641710_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x6000016417a0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001641830_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806efc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016418c0_0 name=_ivl_0
o0x13806eff0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001641950_0 name=_ivl_4
v0x6000016419e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001641a70_0 .net "ff_out", 0 0, v0x6000016413b0_0;  1 drivers
v0x600001641b00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b5a40 .functor MUXZ 1, o0x13806efc0, v0x6000016413b0_0, L_0x6000014b6080, C4<>;
L_0x6000014b5ae0 .functor MUXZ 1, o0x13806eff0, v0x6000016413b0_0, L_0x6000014b6120, C4<>;
S_0x144e8c340 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8c1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001641290_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001641320_0 .net "d", 0 0, L_0x6000014b5b80;  alias, 1 drivers
v0x6000016413b0_0 .var "q", 0 0;
v0x600001641440_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016414d0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8c4b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001641e60_0 .net8 "Bitline1", 0 0, p0x13806f2f0;  1 drivers, strength-aware
v0x600001641ef0_0 .net8 "Bitline2", 0 0, p0x13806f320;  1 drivers, strength-aware
v0x600001641f80_0 .net "D", 0 0, L_0x6000014b5d60;  1 drivers
v0x600001642010_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x6000016420a0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001642130_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806f350 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016421c0_0 name=_ivl_0
o0x13806f380 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001642250_0 name=_ivl_4
v0x6000016422e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001642370_0 .net "ff_out", 0 0, v0x600001641cb0_0;  1 drivers
v0x600001642400_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b5c20 .functor MUXZ 1, o0x13806f350, v0x600001641cb0_0, L_0x6000014b6080, C4<>;
L_0x6000014b5cc0 .functor MUXZ 1, o0x13806f380, v0x600001641cb0_0, L_0x6000014b6120, C4<>;
S_0x144e8c620 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8c4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001641b90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001641c20_0 .net "d", 0 0, L_0x6000014b5d60;  alias, 1 drivers
v0x600001641cb0_0 .var "q", 0 0;
v0x600001641d40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001641dd0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8c790 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001642760_0 .net8 "Bitline1", 0 0, p0x13806f680;  1 drivers, strength-aware
v0x6000016427f0_0 .net8 "Bitline2", 0 0, p0x13806f6b0;  1 drivers, strength-aware
v0x600001642880_0 .net "D", 0 0, L_0x6000014b5f40;  1 drivers
v0x600001642910_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x6000016429a0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001642a30_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806f6e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001642ac0_0 name=_ivl_0
o0x13806f710 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001642b50_0 name=_ivl_4
v0x600001642be0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001642c70_0 .net "ff_out", 0 0, v0x6000016425b0_0;  1 drivers
v0x600001642d00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b5e00 .functor MUXZ 1, o0x13806f6e0, v0x6000016425b0_0, L_0x6000014b6080, C4<>;
L_0x6000014b5ea0 .functor MUXZ 1, o0x13806f710, v0x6000016425b0_0, L_0x6000014b6120, C4<>;
S_0x144e8c900 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8c790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001642490_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001642520_0 .net "d", 0 0, L_0x6000014b5f40;  alias, 1 drivers
v0x6000016425b0_0 .var "q", 0 0;
v0x600001642640_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016426d0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8ca70 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001643060_0 .net8 "Bitline1", 0 0, p0x13806fa10;  1 drivers, strength-aware
v0x6000016430f0_0 .net8 "Bitline2", 0 0, p0x13806fa40;  1 drivers, strength-aware
v0x600001643180_0 .net "D", 0 0, L_0x6000014b46e0;  1 drivers
v0x600001643210_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x6000016432a0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001643330_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806fa70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016433c0_0 name=_ivl_0
o0x13806faa0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001643450_0 name=_ivl_4
v0x6000016434e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001643570_0 .net "ff_out", 0 0, v0x600001642eb0_0;  1 drivers
v0x600001643600_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b45a0 .functor MUXZ 1, o0x13806fa70, v0x600001642eb0_0, L_0x6000014b6080, C4<>;
L_0x6000014b4640 .functor MUXZ 1, o0x13806faa0, v0x600001642eb0_0, L_0x6000014b6120, C4<>;
S_0x144e8cbe0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8ca70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001642d90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001642e20_0 .net "d", 0 0, L_0x6000014b46e0;  alias, 1 drivers
v0x600001642eb0_0 .var "q", 0 0;
v0x600001642f40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001642fd0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8cf50 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001643960_0 .net8 "Bitline1", 0 0, p0x13806fda0;  1 drivers, strength-aware
v0x6000016439f0_0 .net8 "Bitline2", 0 0, p0x13806fdd0;  1 drivers, strength-aware
v0x600001643a80_0 .net "D", 0 0, L_0x6000014b48c0;  1 drivers
v0x600001643b10_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x600001643ba0_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x600001643c30_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x13806fe00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001643cc0_0 name=_ivl_0
o0x13806fe30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001643d50_0 name=_ivl_4
v0x600001643de0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001643e70_0 .net "ff_out", 0 0, v0x6000016437b0_0;  1 drivers
v0x600001643f00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b4780 .functor MUXZ 1, o0x13806fe00, v0x6000016437b0_0, L_0x6000014b6080, C4<>;
L_0x6000014b4820 .functor MUXZ 1, o0x13806fe30, v0x6000016437b0_0, L_0x6000014b6120, C4<>;
S_0x144e8d0c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8cf50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001643690_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001643720_0 .net "d", 0 0, L_0x6000014b48c0;  alias, 1 drivers
v0x6000016437b0_0 .var "q", 0 0;
v0x600001643840_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016438d0_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8d230 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164c2d0_0 .net8 "Bitline1", 0 0, p0x138078130;  1 drivers, strength-aware
v0x60000164c360_0 .net8 "Bitline2", 0 0, p0x138078160;  1 drivers, strength-aware
v0x60000164c3f0_0 .net "D", 0 0, L_0x6000014b4aa0;  1 drivers
v0x60000164c480_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x60000164c510_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x60000164c5a0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x138078190 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164c630_0 name=_ivl_0
o0x1380781c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164c6c0_0 name=_ivl_4
v0x60000164c750_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164c7e0_0 .net "ff_out", 0 0, v0x60000164c120_0;  1 drivers
v0x60000164c870_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b4960 .functor MUXZ 1, o0x138078190, v0x60000164c120_0, L_0x6000014b6080, C4<>;
L_0x6000014b4a00 .functor MUXZ 1, o0x1380781c0, v0x60000164c120_0, L_0x6000014b6120, C4<>;
S_0x144e8d3a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8d230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164c000_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164c090_0 .net "d", 0 0, L_0x6000014b4aa0;  alias, 1 drivers
v0x60000164c120_0 .var "q", 0 0;
v0x60000164c1b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164c240_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8d510 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164cbd0_0 .net8 "Bitline1", 0 0, p0x1380784c0;  1 drivers, strength-aware
v0x60000164cc60_0 .net8 "Bitline2", 0 0, p0x1380784f0;  1 drivers, strength-aware
v0x60000164ccf0_0 .net "D", 0 0, L_0x6000014b4c80;  1 drivers
v0x60000164cd80_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x60000164ce10_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x60000164cea0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x138078520 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164cf30_0 name=_ivl_0
o0x138078550 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164cfc0_0 name=_ivl_4
v0x60000164d050_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164d0e0_0 .net "ff_out", 0 0, v0x60000164ca20_0;  1 drivers
v0x60000164d170_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b4b40 .functor MUXZ 1, o0x138078520, v0x60000164ca20_0, L_0x6000014b6080, C4<>;
L_0x6000014b4be0 .functor MUXZ 1, o0x138078550, v0x60000164ca20_0, L_0x6000014b6120, C4<>;
S_0x144e8d680 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8d510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164c900_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164c990_0 .net "d", 0 0, L_0x6000014b4c80;  alias, 1 drivers
v0x60000164ca20_0 .var "q", 0 0;
v0x60000164cab0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164cb40_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8d7f0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164d4d0_0 .net8 "Bitline1", 0 0, p0x138078850;  1 drivers, strength-aware
v0x60000164d560_0 .net8 "Bitline2", 0 0, p0x138078880;  1 drivers, strength-aware
v0x60000164d5f0_0 .net "D", 0 0, L_0x6000014b4e60;  1 drivers
v0x60000164d680_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x60000164d710_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x60000164d7a0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x1380788b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164d830_0 name=_ivl_0
o0x1380788e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164d8c0_0 name=_ivl_4
v0x60000164d950_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164d9e0_0 .net "ff_out", 0 0, v0x60000164d320_0;  1 drivers
v0x60000164da70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b4d20 .functor MUXZ 1, o0x1380788b0, v0x60000164d320_0, L_0x6000014b6080, C4<>;
L_0x6000014b4dc0 .functor MUXZ 1, o0x1380788e0, v0x60000164d320_0, L_0x6000014b6120, C4<>;
S_0x144e8d960 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8d7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164d200_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164d290_0 .net "d", 0 0, L_0x6000014b4e60;  alias, 1 drivers
v0x60000164d320_0 .var "q", 0 0;
v0x60000164d3b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164d440_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8dad0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164ddd0_0 .net8 "Bitline1", 0 0, p0x138078be0;  1 drivers, strength-aware
v0x60000164de60_0 .net8 "Bitline2", 0 0, p0x138078c10;  1 drivers, strength-aware
v0x60000164def0_0 .net "D", 0 0, L_0x6000014b5040;  1 drivers
v0x60000164df80_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x60000164e010_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x60000164e0a0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x138078c40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164e130_0 name=_ivl_0
o0x138078c70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164e1c0_0 name=_ivl_4
v0x60000164e250_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164e2e0_0 .net "ff_out", 0 0, v0x60000164dc20_0;  1 drivers
v0x60000164e370_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b4f00 .functor MUXZ 1, o0x138078c40, v0x60000164dc20_0, L_0x6000014b6080, C4<>;
L_0x6000014b4fa0 .functor MUXZ 1, o0x138078c70, v0x60000164dc20_0, L_0x6000014b6120, C4<>;
S_0x144e8dc40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8dad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164db00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164db90_0 .net "d", 0 0, L_0x6000014b5040;  alias, 1 drivers
v0x60000164dc20_0 .var "q", 0 0;
v0x60000164dcb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164dd40_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8ddb0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164e6d0_0 .net8 "Bitline1", 0 0, p0x138078f70;  1 drivers, strength-aware
v0x60000164e760_0 .net8 "Bitline2", 0 0, p0x138078fa0;  1 drivers, strength-aware
v0x60000164e7f0_0 .net "D", 0 0, L_0x6000014b5220;  1 drivers
v0x60000164e880_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x60000164e910_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x60000164e9a0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x138078fd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164ea30_0 name=_ivl_0
o0x138079000 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164eac0_0 name=_ivl_4
v0x60000164eb50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164ebe0_0 .net "ff_out", 0 0, v0x60000164e520_0;  1 drivers
v0x60000164ec70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b50e0 .functor MUXZ 1, o0x138078fd0, v0x60000164e520_0, L_0x6000014b6080, C4<>;
L_0x6000014b5180 .functor MUXZ 1, o0x138079000, v0x60000164e520_0, L_0x6000014b6120, C4<>;
S_0x144e8df20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8ddb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164e400_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164e490_0 .net "d", 0 0, L_0x6000014b5220;  alias, 1 drivers
v0x60000164e520_0 .var "q", 0 0;
v0x60000164e5b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164e640_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8e090 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e89950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164efd0_0 .net8 "Bitline1", 0 0, p0x138079300;  1 drivers, strength-aware
v0x60000164f060_0 .net8 "Bitline2", 0 0, p0x138079330;  1 drivers, strength-aware
v0x60000164f0f0_0 .net "D", 0 0, L_0x6000014b5400;  1 drivers
v0x60000164f180_0 .net "ReadEnable1", 0 0, L_0x6000014b6080;  alias, 1 drivers
v0x60000164f210_0 .net "ReadEnable2", 0 0, L_0x6000014b6120;  alias, 1 drivers
v0x60000164f2a0_0 .net "WriteEnable", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
o0x138079360 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164f330_0 name=_ivl_0
o0x138079390 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164f3c0_0 name=_ivl_4
v0x60000164f450_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164f4e0_0 .net "ff_out", 0 0, v0x60000164ee20_0;  1 drivers
v0x60000164f570_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b52c0 .functor MUXZ 1, o0x138079360, v0x60000164ee20_0, L_0x6000014b6080, C4<>;
L_0x6000014b5360 .functor MUXZ 1, o0x138079390, v0x60000164ee20_0, L_0x6000014b6120, C4<>;
S_0x144e8e200 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8e090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164ed00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164ed90_0 .net "d", 0 0, L_0x6000014b5400;  alias, 1 drivers
v0x60000164ee20_0 .var "q", 0 0;
v0x60000164eeb0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164ef40_0 .net "wen", 0 0, L_0x6000014b5fe0;  alias, 1 drivers
S_0x144e8cd50 .scope module, "reg5" "Register" 18 21, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001630bd0_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001630c60_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001630cf0_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001630d80_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  1 drivers
v0x600001630e10_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  1 drivers
v0x600001630ea0_0 .net "WriteReg", 0 0, L_0x6000014b0000;  1 drivers
v0x600001630f30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001630fc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6300 .part L_0x6000014c6800, 0, 1;
L_0x6000014b64e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014b66c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014b68a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014b6a80 .part L_0x6000014c6800, 4, 1;
L_0x6000014b6c60 .part L_0x6000014c6800, 5, 1;
L_0x6000014b6e40 .part L_0x6000014c6800, 6, 1;
L_0x6000014b7020 .part L_0x6000014c6800, 7, 1;
L_0x6000014b7200 .part L_0x6000014c6800, 8, 1;
L_0x6000014b73e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014b75c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014b77a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014b7980 .part L_0x6000014c6800, 12, 1;
L_0x6000014b7b60 .part L_0x6000014c6800, 13, 1;
L_0x6000014b7d40 .part L_0x6000014c6800, 14, 1;
L_0x6000014b7f20 .part L_0x6000014c6800, 15, 1;
p0x138079840 .port I0x6000025b1fe0, L_0x6000014b61c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138079840;
p0x138079870 .port I0x6000024c9fe0, L_0x6000014b6260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138079870;
p0x138079c30 .port I0x6000025b1fe0, L_0x6000014b63a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138079c30;
p0x138079c60 .port I0x6000024c9fe0, L_0x6000014b6440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138079c60;
p0x13807b520 .port I0x6000025b1fe0, L_0x6000014b6580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13807b520;
p0x13807b550 .port I0x6000024c9fe0, L_0x6000014b6620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13807b550;
p0x13807b8b0 .port I0x6000025b1fe0, L_0x6000014b6760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13807b8b0;
p0x13807b8e0 .port I0x6000024c9fe0, L_0x6000014b6800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13807b8e0;
p0x13807bc40 .port I0x6000025b1fe0, L_0x6000014b6940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13807bc40;
p0x13807bc70 .port I0x6000024c9fe0, L_0x6000014b69e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13807bc70;
p0x13807bfd0 .port I0x6000025b1fe0, L_0x6000014b6b20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13807bfd0;
p0x13807c000 .port I0x6000024c9fe0, L_0x6000014b6bc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13807c000;
p0x13807c360 .port I0x6000025b1fe0, L_0x6000014b6d00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13807c360;
p0x13807c390 .port I0x6000024c9fe0, L_0x6000014b6da0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13807c390;
p0x13807c6f0 .port I0x6000025b1fe0, L_0x6000014b6ee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13807c6f0;
p0x13807c720 .port I0x6000024c9fe0, L_0x6000014b6f80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13807c720;
p0x13807ca80 .port I0x6000025b1fe0, L_0x6000014b70c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13807ca80;
p0x13807cab0 .port I0x6000024c9fe0, L_0x6000014b7160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13807cab0;
p0x13807ce10 .port I0x6000025b1fe0, L_0x6000014b72a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13807ce10;
p0x13807ce40 .port I0x6000024c9fe0, L_0x6000014b7340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13807ce40;
p0x138079fc0 .port I0x6000025b1fe0, L_0x6000014b7480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138079fc0;
p0x138079ff0 .port I0x6000024c9fe0, L_0x6000014b7520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138079ff0;
p0x13807a350 .port I0x6000025b1fe0, L_0x6000014b7660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13807a350;
p0x13807a380 .port I0x6000024c9fe0, L_0x6000014b7700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13807a380;
p0x13807a6e0 .port I0x6000025b1fe0, L_0x6000014b7840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13807a6e0;
p0x13807a710 .port I0x6000024c9fe0, L_0x6000014b78e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13807a710;
p0x13807aa70 .port I0x6000025b1fe0, L_0x6000014b7a20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13807aa70;
p0x13807aaa0 .port I0x6000024c9fe0, L_0x6000014b7ac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13807aaa0;
p0x13807ae00 .port I0x6000025b1fe0, L_0x6000014b7c00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13807ae00;
p0x13807ae30 .port I0x6000024c9fe0, L_0x6000014b7ca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13807ae30;
p0x13807b190 .port I0x6000025b1fe0, L_0x6000014b7de0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13807b190;
p0x13807b1c0 .port I0x6000024c9fe0, L_0x6000014b7e80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13807b1c0;
S_0x144e8e770 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164fd50_0 .net8 "Bitline1", 0 0, p0x138079840;  1 drivers, strength-aware
v0x60000164fde0_0 .net8 "Bitline2", 0 0, p0x138079870;  1 drivers, strength-aware
v0x60000164fe70_0 .net "D", 0 0, L_0x6000014b6300;  1 drivers
v0x60000164ff00_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001648000_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001648090_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x138079900 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001648120_0 name=_ivl_0
o0x138079930 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016481b0_0 name=_ivl_4
v0x600001648240_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016482d0_0 .net "ff_out", 0 0, v0x60000164fba0_0;  1 drivers
v0x600001648360_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b61c0 .functor MUXZ 1, o0x138079900, v0x60000164fba0_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6260 .functor MUXZ 1, o0x138079930, v0x60000164fba0_0, L_0x6000014b0140, C4<>;
S_0x144e8e8e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8e770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164fa80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164fb10_0 .net "d", 0 0, L_0x6000014b6300;  alias, 1 drivers
v0x60000164fba0_0 .var "q", 0 0;
v0x60000164fc30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164fcc0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8ea50 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016486c0_0 .net8 "Bitline1", 0 0, p0x138079c30;  1 drivers, strength-aware
v0x600001648750_0 .net8 "Bitline2", 0 0, p0x138079c60;  1 drivers, strength-aware
v0x6000016487e0_0 .net "D", 0 0, L_0x6000014b64e0;  1 drivers
v0x600001648870_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001648900_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001648990_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x138079c90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001648a20_0 name=_ivl_0
o0x138079cc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001648ab0_0 name=_ivl_4
v0x600001648b40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001648bd0_0 .net "ff_out", 0 0, v0x600001648510_0;  1 drivers
v0x600001648c60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b63a0 .functor MUXZ 1, o0x138079c90, v0x600001648510_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6440 .functor MUXZ 1, o0x138079cc0, v0x600001648510_0, L_0x6000014b0140, C4<>;
S_0x144e8ebc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8ea50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016483f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001648480_0 .net "d", 0 0, L_0x6000014b64e0;  alias, 1 drivers
v0x600001648510_0 .var "q", 0 0;
v0x6000016485a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001648630_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8ed30 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001648fc0_0 .net8 "Bitline1", 0 0, p0x138079fc0;  1 drivers, strength-aware
v0x600001649050_0 .net8 "Bitline2", 0 0, p0x138079ff0;  1 drivers, strength-aware
v0x6000016490e0_0 .net "D", 0 0, L_0x6000014b75c0;  1 drivers
v0x600001649170_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001649200_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001649290_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807a020 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001649320_0 name=_ivl_0
o0x13807a050 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016493b0_0 name=_ivl_4
v0x600001649440_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016494d0_0 .net "ff_out", 0 0, v0x600001648e10_0;  1 drivers
v0x600001649560_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b7480 .functor MUXZ 1, o0x13807a020, v0x600001648e10_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7520 .functor MUXZ 1, o0x13807a050, v0x600001648e10_0, L_0x6000014b0140, C4<>;
S_0x144e8eea0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8ed30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001648cf0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001648d80_0 .net "d", 0 0, L_0x6000014b75c0;  alias, 1 drivers
v0x600001648e10_0 .var "q", 0 0;
v0x600001648ea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001648f30_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8f010 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016498c0_0 .net8 "Bitline1", 0 0, p0x13807a350;  1 drivers, strength-aware
v0x600001649950_0 .net8 "Bitline2", 0 0, p0x13807a380;  1 drivers, strength-aware
v0x6000016499e0_0 .net "D", 0 0, L_0x6000014b77a0;  1 drivers
v0x600001649a70_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001649b00_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001649b90_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807a3b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001649c20_0 name=_ivl_0
o0x13807a3e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001649cb0_0 name=_ivl_4
v0x600001649d40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001649dd0_0 .net "ff_out", 0 0, v0x600001649710_0;  1 drivers
v0x600001649e60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b7660 .functor MUXZ 1, o0x13807a3b0, v0x600001649710_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7700 .functor MUXZ 1, o0x13807a3e0, v0x600001649710_0, L_0x6000014b0140, C4<>;
S_0x144e8f180 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8f010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016495f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001649680_0 .net "d", 0 0, L_0x6000014b77a0;  alias, 1 drivers
v0x600001649710_0 .var "q", 0 0;
v0x6000016497a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001649830_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8f2f0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164a1c0_0 .net8 "Bitline1", 0 0, p0x13807a6e0;  1 drivers, strength-aware
v0x60000164a250_0 .net8 "Bitline2", 0 0, p0x13807a710;  1 drivers, strength-aware
v0x60000164a2e0_0 .net "D", 0 0, L_0x6000014b7980;  1 drivers
v0x60000164a370_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x60000164a400_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x60000164a490_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807a740 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164a520_0 name=_ivl_0
o0x13807a770 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164a5b0_0 name=_ivl_4
v0x60000164a640_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164a6d0_0 .net "ff_out", 0 0, v0x60000164a010_0;  1 drivers
v0x60000164a760_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b7840 .functor MUXZ 1, o0x13807a740, v0x60000164a010_0, L_0x6000014b00a0, C4<>;
L_0x6000014b78e0 .functor MUXZ 1, o0x13807a770, v0x60000164a010_0, L_0x6000014b0140, C4<>;
S_0x144e8f460 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8f2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001649ef0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001649f80_0 .net "d", 0 0, L_0x6000014b7980;  alias, 1 drivers
v0x60000164a010_0 .var "q", 0 0;
v0x60000164a0a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164a130_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8f5d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164aac0_0 .net8 "Bitline1", 0 0, p0x13807aa70;  1 drivers, strength-aware
v0x60000164ab50_0 .net8 "Bitline2", 0 0, p0x13807aaa0;  1 drivers, strength-aware
v0x60000164abe0_0 .net "D", 0 0, L_0x6000014b7b60;  1 drivers
v0x60000164ac70_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x60000164ad00_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x60000164ad90_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807aad0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164ae20_0 name=_ivl_0
o0x13807ab00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164aeb0_0 name=_ivl_4
v0x60000164af40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164afd0_0 .net "ff_out", 0 0, v0x60000164a910_0;  1 drivers
v0x60000164b060_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b7a20 .functor MUXZ 1, o0x13807aad0, v0x60000164a910_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7ac0 .functor MUXZ 1, o0x13807ab00, v0x60000164a910_0, L_0x6000014b0140, C4<>;
S_0x144e8f740 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8f5d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164a7f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164a880_0 .net "d", 0 0, L_0x6000014b7b60;  alias, 1 drivers
v0x60000164a910_0 .var "q", 0 0;
v0x60000164a9a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164aa30_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8f8b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164b3c0_0 .net8 "Bitline1", 0 0, p0x13807ae00;  1 drivers, strength-aware
v0x60000164b450_0 .net8 "Bitline2", 0 0, p0x13807ae30;  1 drivers, strength-aware
v0x60000164b4e0_0 .net "D", 0 0, L_0x6000014b7d40;  1 drivers
v0x60000164b570_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x60000164b600_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x60000164b690_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807ae60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164b720_0 name=_ivl_0
o0x13807ae90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000164b7b0_0 name=_ivl_4
v0x60000164b840_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164b8d0_0 .net "ff_out", 0 0, v0x60000164b210_0;  1 drivers
v0x60000164b960_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b7c00 .functor MUXZ 1, o0x13807ae60, v0x60000164b210_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7ca0 .functor MUXZ 1, o0x13807ae90, v0x60000164b210_0, L_0x6000014b0140, C4<>;
S_0x144e8fa20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8f8b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164b0f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164b180_0 .net "d", 0 0, L_0x6000014b7d40;  alias, 1 drivers
v0x60000164b210_0 .var "q", 0 0;
v0x60000164b2a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164b330_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8fb90 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000164bcc0_0 .net8 "Bitline1", 0 0, p0x13807b190;  1 drivers, strength-aware
v0x60000164bd50_0 .net8 "Bitline2", 0 0, p0x13807b1c0;  1 drivers, strength-aware
v0x60000164bde0_0 .net "D", 0 0, L_0x6000014b7f20;  1 drivers
v0x60000164be70_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x60000164bf00_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001634000_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807b1f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001634090_0 name=_ivl_0
o0x13807b220 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001634120_0 name=_ivl_4
v0x6000016341b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001634240_0 .net "ff_out", 0 0, v0x60000164bb10_0;  1 drivers
v0x6000016342d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b7de0 .functor MUXZ 1, o0x13807b1f0, v0x60000164bb10_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7e80 .functor MUXZ 1, o0x13807b220, v0x60000164bb10_0, L_0x6000014b0140, C4<>;
S_0x144e8fd00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8fb90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000164b9f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000164ba80_0 .net "d", 0 0, L_0x6000014b7f20;  alias, 1 drivers
v0x60000164bb10_0 .var "q", 0 0;
v0x60000164bba0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000164bc30_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e8fe70 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001634630_0 .net8 "Bitline1", 0 0, p0x13807b520;  1 drivers, strength-aware
v0x6000016346c0_0 .net8 "Bitline2", 0 0, p0x13807b550;  1 drivers, strength-aware
v0x600001634750_0 .net "D", 0 0, L_0x6000014b66c0;  1 drivers
v0x6000016347e0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001634870_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001634900_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807b580 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001634990_0 name=_ivl_0
o0x13807b5b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001634a20_0 name=_ivl_4
v0x600001634ab0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001634b40_0 .net "ff_out", 0 0, v0x600001634480_0;  1 drivers
v0x600001634bd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6580 .functor MUXZ 1, o0x13807b580, v0x600001634480_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6620 .functor MUXZ 1, o0x13807b5b0, v0x600001634480_0, L_0x6000014b0140, C4<>;
S_0x144e8ffe0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e8fe70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001634360_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016343f0_0 .net "d", 0 0, L_0x6000014b66c0;  alias, 1 drivers
v0x600001634480_0 .var "q", 0 0;
v0x600001634510_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016345a0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e90350 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001634f30_0 .net8 "Bitline1", 0 0, p0x13807b8b0;  1 drivers, strength-aware
v0x600001634fc0_0 .net8 "Bitline2", 0 0, p0x13807b8e0;  1 drivers, strength-aware
v0x600001635050_0 .net "D", 0 0, L_0x6000014b68a0;  1 drivers
v0x6000016350e0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001635170_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001635200_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807b910 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001635290_0 name=_ivl_0
o0x13807b940 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001635320_0 name=_ivl_4
v0x6000016353b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001635440_0 .net "ff_out", 0 0, v0x600001634d80_0;  1 drivers
v0x6000016354d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6760 .functor MUXZ 1, o0x13807b910, v0x600001634d80_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6800 .functor MUXZ 1, o0x13807b940, v0x600001634d80_0, L_0x6000014b0140, C4<>;
S_0x144e904c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e90350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001634c60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001634cf0_0 .net "d", 0 0, L_0x6000014b68a0;  alias, 1 drivers
v0x600001634d80_0 .var "q", 0 0;
v0x600001634e10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001634ea0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e90630 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001635830_0 .net8 "Bitline1", 0 0, p0x13807bc40;  1 drivers, strength-aware
v0x6000016358c0_0 .net8 "Bitline2", 0 0, p0x13807bc70;  1 drivers, strength-aware
v0x600001635950_0 .net "D", 0 0, L_0x6000014b6a80;  1 drivers
v0x6000016359e0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001635a70_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001635b00_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807bca0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001635b90_0 name=_ivl_0
o0x13807bcd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001635c20_0 name=_ivl_4
v0x600001635cb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001635d40_0 .net "ff_out", 0 0, v0x600001635680_0;  1 drivers
v0x600001635dd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6940 .functor MUXZ 1, o0x13807bca0, v0x600001635680_0, L_0x6000014b00a0, C4<>;
L_0x6000014b69e0 .functor MUXZ 1, o0x13807bcd0, v0x600001635680_0, L_0x6000014b0140, C4<>;
S_0x144e907a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e90630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001635560_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016355f0_0 .net "d", 0 0, L_0x6000014b6a80;  alias, 1 drivers
v0x600001635680_0 .var "q", 0 0;
v0x600001635710_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016357a0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e90910 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001636130_0 .net8 "Bitline1", 0 0, p0x13807bfd0;  1 drivers, strength-aware
v0x6000016361c0_0 .net8 "Bitline2", 0 0, p0x13807c000;  1 drivers, strength-aware
v0x600001636250_0 .net "D", 0 0, L_0x6000014b6c60;  1 drivers
v0x6000016362e0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001636370_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001636400_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807c030 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001636490_0 name=_ivl_0
o0x13807c060 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001636520_0 name=_ivl_4
v0x6000016365b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001636640_0 .net "ff_out", 0 0, v0x600001635f80_0;  1 drivers
v0x6000016366d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6b20 .functor MUXZ 1, o0x13807c030, v0x600001635f80_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6bc0 .functor MUXZ 1, o0x13807c060, v0x600001635f80_0, L_0x6000014b0140, C4<>;
S_0x144e90a80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e90910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001635e60_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001635ef0_0 .net "d", 0 0, L_0x6000014b6c60;  alias, 1 drivers
v0x600001635f80_0 .var "q", 0 0;
v0x600001636010_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016360a0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e90bf0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001636a30_0 .net8 "Bitline1", 0 0, p0x13807c360;  1 drivers, strength-aware
v0x600001636ac0_0 .net8 "Bitline2", 0 0, p0x13807c390;  1 drivers, strength-aware
v0x600001636b50_0 .net "D", 0 0, L_0x6000014b6e40;  1 drivers
v0x600001636be0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001636c70_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001636d00_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807c3c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001636d90_0 name=_ivl_0
o0x13807c3f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001636e20_0 name=_ivl_4
v0x600001636eb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001636f40_0 .net "ff_out", 0 0, v0x600001636880_0;  1 drivers
v0x600001636fd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6d00 .functor MUXZ 1, o0x13807c3c0, v0x600001636880_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6da0 .functor MUXZ 1, o0x13807c3f0, v0x600001636880_0, L_0x6000014b0140, C4<>;
S_0x144e90d60 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e90bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001636760_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016367f0_0 .net "d", 0 0, L_0x6000014b6e40;  alias, 1 drivers
v0x600001636880_0 .var "q", 0 0;
v0x600001636910_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016369a0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e90ed0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001637330_0 .net8 "Bitline1", 0 0, p0x13807c6f0;  1 drivers, strength-aware
v0x6000016373c0_0 .net8 "Bitline2", 0 0, p0x13807c720;  1 drivers, strength-aware
v0x600001637450_0 .net "D", 0 0, L_0x6000014b7020;  1 drivers
v0x6000016374e0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001637570_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001637600_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807c750 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001637690_0 name=_ivl_0
o0x13807c780 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001637720_0 name=_ivl_4
v0x6000016377b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001637840_0 .net "ff_out", 0 0, v0x600001637180_0;  1 drivers
v0x6000016378d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b6ee0 .functor MUXZ 1, o0x13807c750, v0x600001637180_0, L_0x6000014b00a0, C4<>;
L_0x6000014b6f80 .functor MUXZ 1, o0x13807c780, v0x600001637180_0, L_0x6000014b0140, C4<>;
S_0x144e91040 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e90ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001637060_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016370f0_0 .net "d", 0 0, L_0x6000014b7020;  alias, 1 drivers
v0x600001637180_0 .var "q", 0 0;
v0x600001637210_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016372a0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e911b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001637c30_0 .net8 "Bitline1", 0 0, p0x13807ca80;  1 drivers, strength-aware
v0x600001637cc0_0 .net8 "Bitline2", 0 0, p0x13807cab0;  1 drivers, strength-aware
v0x600001637d50_0 .net "D", 0 0, L_0x6000014b7200;  1 drivers
v0x600001637de0_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x600001637e70_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001637f00_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807cae0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001630000_0 name=_ivl_0
o0x13807cb10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001630090_0 name=_ivl_4
v0x600001630120_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016301b0_0 .net "ff_out", 0 0, v0x600001637a80_0;  1 drivers
v0x600001630240_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b70c0 .functor MUXZ 1, o0x13807cae0, v0x600001637a80_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7160 .functor MUXZ 1, o0x13807cb10, v0x600001637a80_0, L_0x6000014b0140, C4<>;
S_0x144e91320 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e911b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001637960_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016379f0_0 .net "d", 0 0, L_0x6000014b7200;  alias, 1 drivers
v0x600001637a80_0 .var "q", 0 0;
v0x600001637b10_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001637ba0_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e91490 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e8cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016305a0_0 .net8 "Bitline1", 0 0, p0x13807ce10;  1 drivers, strength-aware
v0x600001630630_0 .net8 "Bitline2", 0 0, p0x13807ce40;  1 drivers, strength-aware
v0x6000016306c0_0 .net "D", 0 0, L_0x6000014b73e0;  1 drivers
v0x600001630750_0 .net "ReadEnable1", 0 0, L_0x6000014b00a0;  alias, 1 drivers
v0x6000016307e0_0 .net "ReadEnable2", 0 0, L_0x6000014b0140;  alias, 1 drivers
v0x600001630870_0 .net "WriteEnable", 0 0, L_0x6000014b0000;  alias, 1 drivers
o0x13807ce70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001630900_0 name=_ivl_0
o0x13807cea0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001630990_0 name=_ivl_4
v0x600001630a20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001630ab0_0 .net "ff_out", 0 0, v0x6000016303f0_0;  1 drivers
v0x600001630b40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b72a0 .functor MUXZ 1, o0x13807ce70, v0x6000016303f0_0, L_0x6000014b00a0, C4<>;
L_0x6000014b7340 .functor MUXZ 1, o0x13807cea0, v0x6000016303f0_0, L_0x6000014b0140, C4<>;
S_0x144e91600 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e91490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016302d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001630360_0 .net "d", 0 0, L_0x6000014b73e0;  alias, 1 drivers
v0x6000016303f0_0 .var "q", 0 0;
v0x600001630480_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001630510_0 .net "wen", 0 0, L_0x6000014b0000;  alias, 1 drivers
S_0x144e90150 .scope module, "reg6" "Register" 18 22, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000163a130_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x60000163a1c0_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x60000163a250_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000163a2e0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  1 drivers
v0x60000163a370_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  1 drivers
v0x60000163a400_0 .net "WriteReg", 0 0, L_0x6000014b1fe0;  1 drivers
v0x60000163a490_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163a520_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b0320 .part L_0x6000014c6800, 0, 1;
L_0x6000014b0500 .part L_0x6000014c6800, 1, 1;
L_0x6000014b06e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014b08c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014b0aa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014b0c80 .part L_0x6000014c6800, 5, 1;
L_0x6000014b0e60 .part L_0x6000014c6800, 6, 1;
L_0x6000014b1040 .part L_0x6000014c6800, 7, 1;
L_0x6000014b1220 .part L_0x6000014c6800, 8, 1;
L_0x6000014b1400 .part L_0x6000014c6800, 9, 1;
L_0x6000014b15e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014b17c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014b19a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014b1b80 .part L_0x6000014c6800, 13, 1;
L_0x6000014b1d60 .part L_0x6000014c6800, 14, 1;
L_0x6000014b1f40 .part L_0x6000014c6800, 15, 1;
p0x13807d350 .port I0x6000025b1fe0, L_0x6000014b01e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x13807d350;
p0x13807d380 .port I0x6000024c9fe0, L_0x6000014b0280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x13807d380;
p0x13807d740 .port I0x6000025b1fe0, L_0x6000014b03c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x13807d740;
p0x13807d770 .port I0x6000024c9fe0, L_0x6000014b0460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x13807d770;
p0x13807f030 .port I0x6000025b1fe0, L_0x6000014b05a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13807f030;
p0x13807f060 .port I0x6000024c9fe0, L_0x6000014b0640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13807f060;
p0x13807f3c0 .port I0x6000025b1fe0, L_0x6000014b0780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13807f3c0;
p0x13807f3f0 .port I0x6000024c9fe0, L_0x6000014b0820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13807f3f0;
p0x13807f750 .port I0x6000025b1fe0, L_0x6000014b0960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13807f750;
p0x13807f780 .port I0x6000024c9fe0, L_0x6000014b0a00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13807f780;
p0x13807fae0 .port I0x6000025b1fe0, L_0x6000014b0b40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13807fae0;
p0x13807fb10 .port I0x6000024c9fe0, L_0x6000014b0be0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13807fb10;
p0x13807fe70 .port I0x6000025b1fe0, L_0x6000014b0d20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13807fe70;
p0x13807fea0 .port I0x6000024c9fe0, L_0x6000014b0dc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13807fea0;
p0x138080200 .port I0x6000025b1fe0, L_0x6000014b0f00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138080200;
p0x138080230 .port I0x6000024c9fe0, L_0x6000014b0fa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138080230;
p0x138080590 .port I0x6000025b1fe0, L_0x6000014b10e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138080590;
p0x1380805c0 .port I0x6000024c9fe0, L_0x6000014b1180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x1380805c0;
p0x138080920 .port I0x6000025b1fe0, L_0x6000014b12c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138080920;
p0x138080950 .port I0x6000024c9fe0, L_0x6000014b1360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138080950;
p0x13807dad0 .port I0x6000025b1fe0, L_0x6000014b14a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x13807dad0;
p0x13807db00 .port I0x6000024c9fe0, L_0x6000014b1540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x13807db00;
p0x13807de60 .port I0x6000025b1fe0, L_0x6000014b1680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x13807de60;
p0x13807de90 .port I0x6000024c9fe0, L_0x6000014b1720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x13807de90;
p0x13807e1f0 .port I0x6000025b1fe0, L_0x6000014b1860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x13807e1f0;
p0x13807e220 .port I0x6000024c9fe0, L_0x6000014b1900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x13807e220;
p0x13807e580 .port I0x6000025b1fe0, L_0x6000014b1a40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x13807e580;
p0x13807e5b0 .port I0x6000024c9fe0, L_0x6000014b1ae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x13807e5b0;
p0x13807e910 .port I0x6000025b1fe0, L_0x6000014b1c20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x13807e910;
p0x13807e940 .port I0x6000024c9fe0, L_0x6000014b1cc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x13807e940;
p0x13807eca0 .port I0x6000025b1fe0, L_0x6000014b1e00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x13807eca0;
p0x13807ecd0 .port I0x6000024c9fe0, L_0x6000014b1ea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x13807ecd0;
S_0x144e91b70 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001631320_0 .net8 "Bitline1", 0 0, p0x13807d350;  1 drivers, strength-aware
v0x6000016313b0_0 .net8 "Bitline2", 0 0, p0x13807d380;  1 drivers, strength-aware
v0x600001631440_0 .net "D", 0 0, L_0x6000014b0320;  1 drivers
v0x6000016314d0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001631560_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x6000016315f0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807d410 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001631680_0 name=_ivl_0
o0x13807d440 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001631710_0 name=_ivl_4
v0x6000016317a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001631830_0 .net "ff_out", 0 0, v0x600001631170_0;  1 drivers
v0x6000016318c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b01e0 .functor MUXZ 1, o0x13807d410, v0x600001631170_0, L_0x6000014b2120, C4<>;
L_0x6000014b0280 .functor MUXZ 1, o0x13807d440, v0x600001631170_0, L_0x6000014b21c0, C4<>;
S_0x144e91ce0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e91b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001631050_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016310e0_0 .net "d", 0 0, L_0x6000014b0320;  alias, 1 drivers
v0x600001631170_0 .var "q", 0 0;
v0x600001631200_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001631290_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e91e50 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001631c20_0 .net8 "Bitline1", 0 0, p0x13807d740;  1 drivers, strength-aware
v0x600001631cb0_0 .net8 "Bitline2", 0 0, p0x13807d770;  1 drivers, strength-aware
v0x600001631d40_0 .net "D", 0 0, L_0x6000014b0500;  1 drivers
v0x600001631dd0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001631e60_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x600001631ef0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807d7a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001631f80_0 name=_ivl_0
o0x13807d7d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001632010_0 name=_ivl_4
v0x6000016320a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001632130_0 .net "ff_out", 0 0, v0x600001631a70_0;  1 drivers
v0x6000016321c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b03c0 .functor MUXZ 1, o0x13807d7a0, v0x600001631a70_0, L_0x6000014b2120, C4<>;
L_0x6000014b0460 .functor MUXZ 1, o0x13807d7d0, v0x600001631a70_0, L_0x6000014b21c0, C4<>;
S_0x144e91fc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e91e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001631950_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016319e0_0 .net "d", 0 0, L_0x6000014b0500;  alias, 1 drivers
v0x600001631a70_0 .var "q", 0 0;
v0x600001631b00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001631b90_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e92130 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001632520_0 .net8 "Bitline1", 0 0, p0x13807dad0;  1 drivers, strength-aware
v0x6000016325b0_0 .net8 "Bitline2", 0 0, p0x13807db00;  1 drivers, strength-aware
v0x600001632640_0 .net "D", 0 0, L_0x6000014b15e0;  1 drivers
v0x6000016326d0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001632760_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x6000016327f0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807db30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001632880_0 name=_ivl_0
o0x13807db60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001632910_0 name=_ivl_4
v0x6000016329a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001632a30_0 .net "ff_out", 0 0, v0x600001632370_0;  1 drivers
v0x600001632ac0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b14a0 .functor MUXZ 1, o0x13807db30, v0x600001632370_0, L_0x6000014b2120, C4<>;
L_0x6000014b1540 .functor MUXZ 1, o0x13807db60, v0x600001632370_0, L_0x6000014b21c0, C4<>;
S_0x144e922a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e92130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001632250_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016322e0_0 .net "d", 0 0, L_0x6000014b15e0;  alias, 1 drivers
v0x600001632370_0 .var "q", 0 0;
v0x600001632400_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001632490_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e92410 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001632e20_0 .net8 "Bitline1", 0 0, p0x13807de60;  1 drivers, strength-aware
v0x600001632eb0_0 .net8 "Bitline2", 0 0, p0x13807de90;  1 drivers, strength-aware
v0x600001632f40_0 .net "D", 0 0, L_0x6000014b17c0;  1 drivers
v0x600001632fd0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001633060_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x6000016330f0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807dec0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001633180_0 name=_ivl_0
o0x13807def0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001633210_0 name=_ivl_4
v0x6000016332a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001633330_0 .net "ff_out", 0 0, v0x600001632c70_0;  1 drivers
v0x6000016333c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b1680 .functor MUXZ 1, o0x13807dec0, v0x600001632c70_0, L_0x6000014b2120, C4<>;
L_0x6000014b1720 .functor MUXZ 1, o0x13807def0, v0x600001632c70_0, L_0x6000014b21c0, C4<>;
S_0x144e92580 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e92410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001632b50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001632be0_0 .net "d", 0 0, L_0x6000014b17c0;  alias, 1 drivers
v0x600001632c70_0 .var "q", 0 0;
v0x600001632d00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001632d90_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e926f0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001633720_0 .net8 "Bitline1", 0 0, p0x13807e1f0;  1 drivers, strength-aware
v0x6000016337b0_0 .net8 "Bitline2", 0 0, p0x13807e220;  1 drivers, strength-aware
v0x600001633840_0 .net "D", 0 0, L_0x6000014b19a0;  1 drivers
v0x6000016338d0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001633960_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x6000016339f0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807e250 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001633a80_0 name=_ivl_0
o0x13807e280 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001633b10_0 name=_ivl_4
v0x600001633ba0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001633c30_0 .net "ff_out", 0 0, v0x600001633570_0;  1 drivers
v0x600001633cc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b1860 .functor MUXZ 1, o0x13807e250, v0x600001633570_0, L_0x6000014b2120, C4<>;
L_0x6000014b1900 .functor MUXZ 1, o0x13807e280, v0x600001633570_0, L_0x6000014b21c0, C4<>;
S_0x144e92860 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e926f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001633450_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016334e0_0 .net "d", 0 0, L_0x6000014b19a0;  alias, 1 drivers
v0x600001633570_0 .var "q", 0 0;
v0x600001633600_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001633690_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e929d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163c090_0 .net8 "Bitline1", 0 0, p0x13807e580;  1 drivers, strength-aware
v0x60000163c120_0 .net8 "Bitline2", 0 0, p0x13807e5b0;  1 drivers, strength-aware
v0x60000163c1b0_0 .net "D", 0 0, L_0x6000014b1b80;  1 drivers
v0x60000163c240_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163c2d0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163c360_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807e5e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163c3f0_0 name=_ivl_0
o0x13807e610 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163c480_0 name=_ivl_4
v0x60000163c510_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163c5a0_0 .net "ff_out", 0 0, v0x600001633e70_0;  1 drivers
v0x60000163c630_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b1a40 .functor MUXZ 1, o0x13807e5e0, v0x600001633e70_0, L_0x6000014b2120, C4<>;
L_0x6000014b1ae0 .functor MUXZ 1, o0x13807e610, v0x600001633e70_0, L_0x6000014b21c0, C4<>;
S_0x144e92b40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e929d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001633d50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001633de0_0 .net "d", 0 0, L_0x6000014b1b80;  alias, 1 drivers
v0x600001633e70_0 .var "q", 0 0;
v0x600001633f00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163c000_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e92cb0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163c990_0 .net8 "Bitline1", 0 0, p0x13807e910;  1 drivers, strength-aware
v0x60000163ca20_0 .net8 "Bitline2", 0 0, p0x13807e940;  1 drivers, strength-aware
v0x60000163cab0_0 .net "D", 0 0, L_0x6000014b1d60;  1 drivers
v0x60000163cb40_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163cbd0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163cc60_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807e970 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163ccf0_0 name=_ivl_0
o0x13807e9a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163cd80_0 name=_ivl_4
v0x60000163ce10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163cea0_0 .net "ff_out", 0 0, v0x60000163c7e0_0;  1 drivers
v0x60000163cf30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b1c20 .functor MUXZ 1, o0x13807e970, v0x60000163c7e0_0, L_0x6000014b2120, C4<>;
L_0x6000014b1cc0 .functor MUXZ 1, o0x13807e9a0, v0x60000163c7e0_0, L_0x6000014b21c0, C4<>;
S_0x144e92e20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e92cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163c6c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163c750_0 .net "d", 0 0, L_0x6000014b1d60;  alias, 1 drivers
v0x60000163c7e0_0 .var "q", 0 0;
v0x60000163c870_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163c900_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e92f90 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163d290_0 .net8 "Bitline1", 0 0, p0x13807eca0;  1 drivers, strength-aware
v0x60000163d320_0 .net8 "Bitline2", 0 0, p0x13807ecd0;  1 drivers, strength-aware
v0x60000163d3b0_0 .net "D", 0 0, L_0x6000014b1f40;  1 drivers
v0x60000163d440_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163d4d0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163d560_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807ed00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163d5f0_0 name=_ivl_0
o0x13807ed30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163d680_0 name=_ivl_4
v0x60000163d710_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163d7a0_0 .net "ff_out", 0 0, v0x60000163d0e0_0;  1 drivers
v0x60000163d830_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b1e00 .functor MUXZ 1, o0x13807ed00, v0x60000163d0e0_0, L_0x6000014b2120, C4<>;
L_0x6000014b1ea0 .functor MUXZ 1, o0x13807ed30, v0x60000163d0e0_0, L_0x6000014b21c0, C4<>;
S_0x144e93100 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e92f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163cfc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163d050_0 .net "d", 0 0, L_0x6000014b1f40;  alias, 1 drivers
v0x60000163d0e0_0 .var "q", 0 0;
v0x60000163d170_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163d200_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e93270 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163db90_0 .net8 "Bitline1", 0 0, p0x13807f030;  1 drivers, strength-aware
v0x60000163dc20_0 .net8 "Bitline2", 0 0, p0x13807f060;  1 drivers, strength-aware
v0x60000163dcb0_0 .net "D", 0 0, L_0x6000014b06e0;  1 drivers
v0x60000163dd40_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163ddd0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163de60_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807f090 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163def0_0 name=_ivl_0
o0x13807f0c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163df80_0 name=_ivl_4
v0x60000163e010_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163e0a0_0 .net "ff_out", 0 0, v0x60000163d9e0_0;  1 drivers
v0x60000163e130_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b05a0 .functor MUXZ 1, o0x13807f090, v0x60000163d9e0_0, L_0x6000014b2120, C4<>;
L_0x6000014b0640 .functor MUXZ 1, o0x13807f0c0, v0x60000163d9e0_0, L_0x6000014b21c0, C4<>;
S_0x144e933e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e93270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163d8c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163d950_0 .net "d", 0 0, L_0x6000014b06e0;  alias, 1 drivers
v0x60000163d9e0_0 .var "q", 0 0;
v0x60000163da70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163db00_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e93750 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163e490_0 .net8 "Bitline1", 0 0, p0x13807f3c0;  1 drivers, strength-aware
v0x60000163e520_0 .net8 "Bitline2", 0 0, p0x13807f3f0;  1 drivers, strength-aware
v0x60000163e5b0_0 .net "D", 0 0, L_0x6000014b08c0;  1 drivers
v0x60000163e640_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163e6d0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163e760_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807f420 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163e7f0_0 name=_ivl_0
o0x13807f450 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163e880_0 name=_ivl_4
v0x60000163e910_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163e9a0_0 .net "ff_out", 0 0, v0x60000163e2e0_0;  1 drivers
v0x60000163ea30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b0780 .functor MUXZ 1, o0x13807f420, v0x60000163e2e0_0, L_0x6000014b2120, C4<>;
L_0x6000014b0820 .functor MUXZ 1, o0x13807f450, v0x60000163e2e0_0, L_0x6000014b21c0, C4<>;
S_0x144e938c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e93750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163e1c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163e250_0 .net "d", 0 0, L_0x6000014b08c0;  alias, 1 drivers
v0x60000163e2e0_0 .var "q", 0 0;
v0x60000163e370_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163e400_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e93a30 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163ed90_0 .net8 "Bitline1", 0 0, p0x13807f750;  1 drivers, strength-aware
v0x60000163ee20_0 .net8 "Bitline2", 0 0, p0x13807f780;  1 drivers, strength-aware
v0x60000163eeb0_0 .net "D", 0 0, L_0x6000014b0aa0;  1 drivers
v0x60000163ef40_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163efd0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163f060_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807f7b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163f0f0_0 name=_ivl_0
o0x13807f7e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163f180_0 name=_ivl_4
v0x60000163f210_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163f2a0_0 .net "ff_out", 0 0, v0x60000163ebe0_0;  1 drivers
v0x60000163f330_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b0960 .functor MUXZ 1, o0x13807f7b0, v0x60000163ebe0_0, L_0x6000014b2120, C4<>;
L_0x6000014b0a00 .functor MUXZ 1, o0x13807f7e0, v0x60000163ebe0_0, L_0x6000014b21c0, C4<>;
S_0x144e93ba0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e93a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163eac0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163eb50_0 .net "d", 0 0, L_0x6000014b0aa0;  alias, 1 drivers
v0x60000163ebe0_0 .var "q", 0 0;
v0x60000163ec70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163ed00_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e93d10 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163f690_0 .net8 "Bitline1", 0 0, p0x13807fae0;  1 drivers, strength-aware
v0x60000163f720_0 .net8 "Bitline2", 0 0, p0x13807fb10;  1 drivers, strength-aware
v0x60000163f7b0_0 .net "D", 0 0, L_0x6000014b0c80;  1 drivers
v0x60000163f840_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x60000163f8d0_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x60000163f960_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807fb40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163f9f0_0 name=_ivl_0
o0x13807fb70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163fa80_0 name=_ivl_4
v0x60000163fb10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163fba0_0 .net "ff_out", 0 0, v0x60000163f4e0_0;  1 drivers
v0x60000163fc30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b0b40 .functor MUXZ 1, o0x13807fb40, v0x60000163f4e0_0, L_0x6000014b2120, C4<>;
L_0x6000014b0be0 .functor MUXZ 1, o0x13807fb70, v0x60000163f4e0_0, L_0x6000014b21c0, C4<>;
S_0x144e93e80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e93d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163f3c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163f450_0 .net "d", 0 0, L_0x6000014b0c80;  alias, 1 drivers
v0x60000163f4e0_0 .var "q", 0 0;
v0x60000163f570_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163f600_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e93ff0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001638000_0 .net8 "Bitline1", 0 0, p0x13807fe70;  1 drivers, strength-aware
v0x600001638090_0 .net8 "Bitline2", 0 0, p0x13807fea0;  1 drivers, strength-aware
v0x600001638120_0 .net "D", 0 0, L_0x6000014b0e60;  1 drivers
v0x6000016381b0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001638240_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x6000016382d0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x13807fed0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001638360_0 name=_ivl_0
o0x13807ff00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016383f0_0 name=_ivl_4
v0x600001638480_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001638510_0 .net "ff_out", 0 0, v0x60000163fde0_0;  1 drivers
v0x6000016385a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b0d20 .functor MUXZ 1, o0x13807fed0, v0x60000163fde0_0, L_0x6000014b2120, C4<>;
L_0x6000014b0dc0 .functor MUXZ 1, o0x13807ff00, v0x60000163fde0_0, L_0x6000014b21c0, C4<>;
S_0x144e94160 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e93ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163fcc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163fd50_0 .net "d", 0 0, L_0x6000014b0e60;  alias, 1 drivers
v0x60000163fde0_0 .var "q", 0 0;
v0x60000163fe70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163ff00_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e942d0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001638900_0 .net8 "Bitline1", 0 0, p0x138080200;  1 drivers, strength-aware
v0x600001638990_0 .net8 "Bitline2", 0 0, p0x138080230;  1 drivers, strength-aware
v0x600001638a20_0 .net "D", 0 0, L_0x6000014b1040;  1 drivers
v0x600001638ab0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001638b40_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x600001638bd0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x138080260 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001638c60_0 name=_ivl_0
o0x138080290 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001638cf0_0 name=_ivl_4
v0x600001638d80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001638e10_0 .net "ff_out", 0 0, v0x600001638750_0;  1 drivers
v0x600001638ea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b0f00 .functor MUXZ 1, o0x138080260, v0x600001638750_0, L_0x6000014b2120, C4<>;
L_0x6000014b0fa0 .functor MUXZ 1, o0x138080290, v0x600001638750_0, L_0x6000014b21c0, C4<>;
S_0x144e94440 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e942d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001638630_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016386c0_0 .net "d", 0 0, L_0x6000014b1040;  alias, 1 drivers
v0x600001638750_0 .var "q", 0 0;
v0x6000016387e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001638870_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e945b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001639200_0 .net8 "Bitline1", 0 0, p0x138080590;  1 drivers, strength-aware
v0x600001639290_0 .net8 "Bitline2", 0 0, p0x1380805c0;  1 drivers, strength-aware
v0x600001639320_0 .net "D", 0 0, L_0x6000014b1220;  1 drivers
v0x6000016393b0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001639440_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x6000016394d0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x1380805f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001639560_0 name=_ivl_0
o0x138080620 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016395f0_0 name=_ivl_4
v0x600001639680_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001639710_0 .net "ff_out", 0 0, v0x600001639050_0;  1 drivers
v0x6000016397a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b10e0 .functor MUXZ 1, o0x1380805f0, v0x600001639050_0, L_0x6000014b2120, C4<>;
L_0x6000014b1180 .functor MUXZ 1, o0x138080620, v0x600001639050_0, L_0x6000014b21c0, C4<>;
S_0x144e94720 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e945b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001638f30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001638fc0_0 .net "d", 0 0, L_0x6000014b1220;  alias, 1 drivers
v0x600001639050_0 .var "q", 0 0;
v0x6000016390e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001639170_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e94890 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e90150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001639b00_0 .net8 "Bitline1", 0 0, p0x138080920;  1 drivers, strength-aware
v0x600001639b90_0 .net8 "Bitline2", 0 0, p0x138080950;  1 drivers, strength-aware
v0x600001639c20_0 .net "D", 0 0, L_0x6000014b1400;  1 drivers
v0x600001639cb0_0 .net "ReadEnable1", 0 0, L_0x6000014b2120;  alias, 1 drivers
v0x600001639d40_0 .net "ReadEnable2", 0 0, L_0x6000014b21c0;  alias, 1 drivers
v0x600001639dd0_0 .net "WriteEnable", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
o0x138080980 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001639e60_0 name=_ivl_0
o0x1380809b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001639ef0_0 name=_ivl_4
v0x600001639f80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163a010_0 .net "ff_out", 0 0, v0x600001639950_0;  1 drivers
v0x60000163a0a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b12c0 .functor MUXZ 1, o0x138080980, v0x600001639950_0, L_0x6000014b2120, C4<>;
L_0x6000014b1360 .functor MUXZ 1, o0x1380809b0, v0x600001639950_0, L_0x6000014b21c0, C4<>;
S_0x144e94a00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e94890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001639830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016398c0_0 .net "d", 0 0, L_0x6000014b1400;  alias, 1 drivers
v0x600001639950_0 .var "q", 0 0;
v0x6000016399e0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001639a70_0 .net "wen", 0 0, L_0x6000014b1fe0;  alias, 1 drivers
S_0x144e93550 .scope module, "reg7" "Register" 18 23, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001623690_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001623720_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x6000016237b0_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001623840_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  1 drivers
v0x6000016238d0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  1 drivers
v0x600001623960_0 .net "WriteReg", 0 0, L_0x6000014bc000;  1 drivers
v0x6000016239f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001623a80_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2300 .part L_0x6000014c6800, 0, 1;
L_0x6000014b24e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014b26c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014b28a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014b2a80 .part L_0x6000014c6800, 4, 1;
L_0x6000014b2c60 .part L_0x6000014c6800, 5, 1;
L_0x6000014b2e40 .part L_0x6000014c6800, 6, 1;
L_0x6000014b3020 .part L_0x6000014c6800, 7, 1;
L_0x6000014b3200 .part L_0x6000014c6800, 8, 1;
L_0x6000014b33e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014b35c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014b37a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014b3980 .part L_0x6000014c6800, 12, 1;
L_0x6000014b3b60 .part L_0x6000014c6800, 13, 1;
L_0x6000014b3d40 .part L_0x6000014c6800, 14, 1;
L_0x6000014b3f20 .part L_0x6000014c6800, 15, 1;
p0x138080e60 .port I0x6000025b1fe0, L_0x6000014b2080;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138080e60;
p0x138080e90 .port I0x6000024c9fe0, L_0x6000014b2260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x138080e90;
p0x138081250 .port I0x6000025b1fe0, L_0x6000014b23a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138081250;
p0x138081280 .port I0x6000024c9fe0, L_0x6000014b2440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138081280;
p0x138082b40 .port I0x6000025b1fe0, L_0x6000014b2580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x138082b40;
p0x138082b70 .port I0x6000024c9fe0, L_0x6000014b2620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x138082b70;
p0x138082ed0 .port I0x6000025b1fe0, L_0x6000014b2760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x138082ed0;
p0x138082f00 .port I0x6000024c9fe0, L_0x6000014b2800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138082f00;
p0x138083260 .port I0x6000025b1fe0, L_0x6000014b2940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x138083260;
p0x138083290 .port I0x6000024c9fe0, L_0x6000014b29e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138083290;
p0x1380835f0 .port I0x6000025b1fe0, L_0x6000014b2b20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x1380835f0;
p0x138083620 .port I0x6000024c9fe0, L_0x6000014b2bc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x138083620;
p0x138083980 .port I0x6000025b1fe0, L_0x6000014b2d00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138083980;
p0x1380839b0 .port I0x6000024c9fe0, L_0x6000014b2da0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x1380839b0;
p0x138083d10 .port I0x6000025b1fe0, L_0x6000014b2ee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138083d10;
p0x138083d40 .port I0x6000024c9fe0, L_0x6000014b2f80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138083d40;
p0x1380840a0 .port I0x6000025b1fe0, L_0x6000014b30c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x1380840a0;
p0x1380840d0 .port I0x6000024c9fe0, L_0x6000014b3160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x1380840d0;
p0x138084430 .port I0x6000025b1fe0, L_0x6000014b32a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138084430;
p0x138084460 .port I0x6000024c9fe0, L_0x6000014b3340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138084460;
p0x1380815e0 .port I0x6000025b1fe0, L_0x6000014b3480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x1380815e0;
p0x138081610 .port I0x6000024c9fe0, L_0x6000014b3520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138081610;
p0x138081970 .port I0x6000025b1fe0, L_0x6000014b3660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138081970;
p0x1380819a0 .port I0x6000024c9fe0, L_0x6000014b3700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x1380819a0;
p0x138081d00 .port I0x6000025b1fe0, L_0x6000014b3840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138081d00;
p0x138081d30 .port I0x6000024c9fe0, L_0x6000014b38e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138081d30;
p0x138082090 .port I0x6000025b1fe0, L_0x6000014b3a20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x138082090;
p0x1380820c0 .port I0x6000024c9fe0, L_0x6000014b3ac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x1380820c0;
p0x138082420 .port I0x6000025b1fe0, L_0x6000014b3c00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138082420;
p0x138082450 .port I0x6000024c9fe0, L_0x6000014b3ca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x138082450;
p0x1380827b0 .port I0x6000025b1fe0, L_0x6000014b3de0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x1380827b0;
p0x1380827e0 .port I0x6000024c9fe0, L_0x6000014b3e80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x1380827e0;
S_0x144e94f70 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163a880_0 .net8 "Bitline1", 0 0, p0x138080e60;  1 drivers, strength-aware
v0x60000163a910_0 .net8 "Bitline2", 0 0, p0x138080e90;  1 drivers, strength-aware
v0x60000163a9a0_0 .net "D", 0 0, L_0x6000014b2300;  1 drivers
v0x60000163aa30_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x60000163aac0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x60000163ab50_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138080f20 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163abe0_0 name=_ivl_0
o0x138080f50 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163ac70_0 name=_ivl_4
v0x60000163ad00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163ad90_0 .net "ff_out", 0 0, v0x60000163a6d0_0;  1 drivers
v0x60000163ae20_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2080 .functor MUXZ 1, o0x138080f20, v0x60000163a6d0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2260 .functor MUXZ 1, o0x138080f50, v0x60000163a6d0_0, L_0x6000014bc140, C4<>;
S_0x144e950e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e94f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163a5b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163a640_0 .net "d", 0 0, L_0x6000014b2300;  alias, 1 drivers
v0x60000163a6d0_0 .var "q", 0 0;
v0x60000163a760_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163a7f0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e95250 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163b180_0 .net8 "Bitline1", 0 0, p0x138081250;  1 drivers, strength-aware
v0x60000163b210_0 .net8 "Bitline2", 0 0, p0x138081280;  1 drivers, strength-aware
v0x60000163b2a0_0 .net "D", 0 0, L_0x6000014b24e0;  1 drivers
v0x60000163b330_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x60000163b3c0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x60000163b450_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x1380812b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163b4e0_0 name=_ivl_0
o0x1380812e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163b570_0 name=_ivl_4
v0x60000163b600_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163b690_0 .net "ff_out", 0 0, v0x60000163afd0_0;  1 drivers
v0x60000163b720_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b23a0 .functor MUXZ 1, o0x1380812b0, v0x60000163afd0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2440 .functor MUXZ 1, o0x1380812e0, v0x60000163afd0_0, L_0x6000014bc140, C4<>;
S_0x144e953c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e95250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163aeb0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163af40_0 .net "d", 0 0, L_0x6000014b24e0;  alias, 1 drivers
v0x60000163afd0_0 .var "q", 0 0;
v0x60000163b060_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163b0f0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e95530 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000163ba80_0 .net8 "Bitline1", 0 0, p0x1380815e0;  1 drivers, strength-aware
v0x60000163bb10_0 .net8 "Bitline2", 0 0, p0x138081610;  1 drivers, strength-aware
v0x60000163bba0_0 .net "D", 0 0, L_0x6000014b35c0;  1 drivers
v0x60000163bc30_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x60000163bcc0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x60000163bd50_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138081640 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163bde0_0 name=_ivl_0
o0x138081670 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000163be70_0 name=_ivl_4
v0x60000163bf00_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001624000_0 .net "ff_out", 0 0, v0x60000163b8d0_0;  1 drivers
v0x600001624090_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b3480 .functor MUXZ 1, o0x138081640, v0x60000163b8d0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3520 .functor MUXZ 1, o0x138081670, v0x60000163b8d0_0, L_0x6000014bc140, C4<>;
S_0x144e956a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e95530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000163b7b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000163b840_0 .net "d", 0 0, L_0x6000014b35c0;  alias, 1 drivers
v0x60000163b8d0_0 .var "q", 0 0;
v0x60000163b960_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000163b9f0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e95810 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016243f0_0 .net8 "Bitline1", 0 0, p0x138081970;  1 drivers, strength-aware
v0x600001624480_0 .net8 "Bitline2", 0 0, p0x1380819a0;  1 drivers, strength-aware
v0x600001624510_0 .net "D", 0 0, L_0x6000014b37a0;  1 drivers
v0x6000016245a0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001624630_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x6000016246c0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x1380819d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001624750_0 name=_ivl_0
o0x138081a00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016247e0_0 name=_ivl_4
v0x600001624870_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001624900_0 .net "ff_out", 0 0, v0x600001624240_0;  1 drivers
v0x600001624990_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b3660 .functor MUXZ 1, o0x1380819d0, v0x600001624240_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3700 .functor MUXZ 1, o0x138081a00, v0x600001624240_0, L_0x6000014bc140, C4<>;
S_0x144e95980 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e95810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001624120_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016241b0_0 .net "d", 0 0, L_0x6000014b37a0;  alias, 1 drivers
v0x600001624240_0 .var "q", 0 0;
v0x6000016242d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001624360_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e95af0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001624cf0_0 .net8 "Bitline1", 0 0, p0x138081d00;  1 drivers, strength-aware
v0x600001624d80_0 .net8 "Bitline2", 0 0, p0x138081d30;  1 drivers, strength-aware
v0x600001624e10_0 .net "D", 0 0, L_0x6000014b3980;  1 drivers
v0x600001624ea0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001624f30_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001624fc0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138081d60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001625050_0 name=_ivl_0
o0x138081d90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016250e0_0 name=_ivl_4
v0x600001625170_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001625200_0 .net "ff_out", 0 0, v0x600001624b40_0;  1 drivers
v0x600001625290_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b3840 .functor MUXZ 1, o0x138081d60, v0x600001624b40_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b38e0 .functor MUXZ 1, o0x138081d90, v0x600001624b40_0, L_0x6000014bc140, C4<>;
S_0x144e95c60 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e95af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001624a20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001624ab0_0 .net "d", 0 0, L_0x6000014b3980;  alias, 1 drivers
v0x600001624b40_0 .var "q", 0 0;
v0x600001624bd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001624c60_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e95dd0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016255f0_0 .net8 "Bitline1", 0 0, p0x138082090;  1 drivers, strength-aware
v0x600001625680_0 .net8 "Bitline2", 0 0, p0x1380820c0;  1 drivers, strength-aware
v0x600001625710_0 .net "D", 0 0, L_0x6000014b3b60;  1 drivers
v0x6000016257a0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001625830_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x6000016258c0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x1380820f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001625950_0 name=_ivl_0
o0x138082120 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016259e0_0 name=_ivl_4
v0x600001625a70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001625b00_0 .net "ff_out", 0 0, v0x600001625440_0;  1 drivers
v0x600001625b90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b3a20 .functor MUXZ 1, o0x1380820f0, v0x600001625440_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3ac0 .functor MUXZ 1, o0x138082120, v0x600001625440_0, L_0x6000014bc140, C4<>;
S_0x144e95f40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e95dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001625320_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016253b0_0 .net "d", 0 0, L_0x6000014b3b60;  alias, 1 drivers
v0x600001625440_0 .var "q", 0 0;
v0x6000016254d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001625560_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e960b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001625ef0_0 .net8 "Bitline1", 0 0, p0x138082420;  1 drivers, strength-aware
v0x600001625f80_0 .net8 "Bitline2", 0 0, p0x138082450;  1 drivers, strength-aware
v0x600001626010_0 .net "D", 0 0, L_0x6000014b3d40;  1 drivers
v0x6000016260a0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001626130_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x6000016261c0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138082480 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001626250_0 name=_ivl_0
o0x1380824b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016262e0_0 name=_ivl_4
v0x600001626370_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001626400_0 .net "ff_out", 0 0, v0x600001625d40_0;  1 drivers
v0x600001626490_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b3c00 .functor MUXZ 1, o0x138082480, v0x600001625d40_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3ca0 .functor MUXZ 1, o0x1380824b0, v0x600001625d40_0, L_0x6000014bc140, C4<>;
S_0x144e96220 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e960b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001625c20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001625cb0_0 .net "d", 0 0, L_0x6000014b3d40;  alias, 1 drivers
v0x600001625d40_0 .var "q", 0 0;
v0x600001625dd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001625e60_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e96390 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016267f0_0 .net8 "Bitline1", 0 0, p0x1380827b0;  1 drivers, strength-aware
v0x600001626880_0 .net8 "Bitline2", 0 0, p0x1380827e0;  1 drivers, strength-aware
v0x600001626910_0 .net "D", 0 0, L_0x6000014b3f20;  1 drivers
v0x6000016269a0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001626a30_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001626ac0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138082810 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001626b50_0 name=_ivl_0
o0x138082840 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001626be0_0 name=_ivl_4
v0x600001626c70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001626d00_0 .net "ff_out", 0 0, v0x600001626640_0;  1 drivers
v0x600001626d90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b3de0 .functor MUXZ 1, o0x138082810, v0x600001626640_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3e80 .functor MUXZ 1, o0x138082840, v0x600001626640_0, L_0x6000014bc140, C4<>;
S_0x144e96500 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e96390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001626520_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016265b0_0 .net "d", 0 0, L_0x6000014b3f20;  alias, 1 drivers
v0x600001626640_0 .var "q", 0 0;
v0x6000016266d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001626760_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e96670 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016270f0_0 .net8 "Bitline1", 0 0, p0x138082b40;  1 drivers, strength-aware
v0x600001627180_0 .net8 "Bitline2", 0 0, p0x138082b70;  1 drivers, strength-aware
v0x600001627210_0 .net "D", 0 0, L_0x6000014b26c0;  1 drivers
v0x6000016272a0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001627330_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x6000016273c0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138082ba0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001627450_0 name=_ivl_0
o0x138082bd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016274e0_0 name=_ivl_4
v0x600001627570_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001627600_0 .net "ff_out", 0 0, v0x600001626f40_0;  1 drivers
v0x600001627690_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2580 .functor MUXZ 1, o0x138082ba0, v0x600001626f40_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2620 .functor MUXZ 1, o0x138082bd0, v0x600001626f40_0, L_0x6000014bc140, C4<>;
S_0x144e967e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e96670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001626e20_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001626eb0_0 .net "d", 0 0, L_0x6000014b26c0;  alias, 1 drivers
v0x600001626f40_0 .var "q", 0 0;
v0x600001626fd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001627060_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e96b50 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016279f0_0 .net8 "Bitline1", 0 0, p0x138082ed0;  1 drivers, strength-aware
v0x600001627a80_0 .net8 "Bitline2", 0 0, p0x138082f00;  1 drivers, strength-aware
v0x600001627b10_0 .net "D", 0 0, L_0x6000014b28a0;  1 drivers
v0x600001627ba0_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001627c30_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001627cc0_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138082f30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001627d50_0 name=_ivl_0
o0x138082f60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001627de0_0 name=_ivl_4
v0x600001627e70_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001627f00_0 .net "ff_out", 0 0, v0x600001627840_0;  1 drivers
v0x600001620000_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2760 .functor MUXZ 1, o0x138082f30, v0x600001627840_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2800 .functor MUXZ 1, o0x138082f60, v0x600001627840_0, L_0x6000014bc140, C4<>;
S_0x144e96cc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e96b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001627720_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016277b0_0 .net "d", 0 0, L_0x6000014b28a0;  alias, 1 drivers
v0x600001627840_0 .var "q", 0 0;
v0x6000016278d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001627960_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e96e30 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001620360_0 .net8 "Bitline1", 0 0, p0x138083260;  1 drivers, strength-aware
v0x6000016203f0_0 .net8 "Bitline2", 0 0, p0x138083290;  1 drivers, strength-aware
v0x600001620480_0 .net "D", 0 0, L_0x6000014b2a80;  1 drivers
v0x600001620510_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x6000016205a0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001620630_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x1380832c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016206c0_0 name=_ivl_0
o0x1380832f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001620750_0 name=_ivl_4
v0x6000016207e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001620870_0 .net "ff_out", 0 0, v0x6000016201b0_0;  1 drivers
v0x600001620900_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2940 .functor MUXZ 1, o0x1380832c0, v0x6000016201b0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b29e0 .functor MUXZ 1, o0x1380832f0, v0x6000016201b0_0, L_0x6000014bc140, C4<>;
S_0x144e96fa0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e96e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001620090_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001620120_0 .net "d", 0 0, L_0x6000014b2a80;  alias, 1 drivers
v0x6000016201b0_0 .var "q", 0 0;
v0x600001620240_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016202d0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e97110 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001620c60_0 .net8 "Bitline1", 0 0, p0x1380835f0;  1 drivers, strength-aware
v0x600001620cf0_0 .net8 "Bitline2", 0 0, p0x138083620;  1 drivers, strength-aware
v0x600001620d80_0 .net "D", 0 0, L_0x6000014b2c60;  1 drivers
v0x600001620e10_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x600001620ea0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001620f30_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138083650 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001620fc0_0 name=_ivl_0
o0x138083680 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001621050_0 name=_ivl_4
v0x6000016210e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001621170_0 .net "ff_out", 0 0, v0x600001620ab0_0;  1 drivers
v0x600001621200_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2b20 .functor MUXZ 1, o0x138083650, v0x600001620ab0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2bc0 .functor MUXZ 1, o0x138083680, v0x600001620ab0_0, L_0x6000014bc140, C4<>;
S_0x144e97280 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e97110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001620990_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001620a20_0 .net "d", 0 0, L_0x6000014b2c60;  alias, 1 drivers
v0x600001620ab0_0 .var "q", 0 0;
v0x600001620b40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001620bd0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e973f0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001621560_0 .net8 "Bitline1", 0 0, p0x138083980;  1 drivers, strength-aware
v0x6000016215f0_0 .net8 "Bitline2", 0 0, p0x1380839b0;  1 drivers, strength-aware
v0x600001621680_0 .net "D", 0 0, L_0x6000014b2e40;  1 drivers
v0x600001621710_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x6000016217a0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001621830_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x1380839e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016218c0_0 name=_ivl_0
o0x138083a10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001621950_0 name=_ivl_4
v0x6000016219e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001621a70_0 .net "ff_out", 0 0, v0x6000016213b0_0;  1 drivers
v0x600001621b00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2d00 .functor MUXZ 1, o0x1380839e0, v0x6000016213b0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2da0 .functor MUXZ 1, o0x138083a10, v0x6000016213b0_0, L_0x6000014bc140, C4<>;
S_0x144e97560 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e973f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001621290_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001621320_0 .net "d", 0 0, L_0x6000014b2e40;  alias, 1 drivers
v0x6000016213b0_0 .var "q", 0 0;
v0x600001621440_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016214d0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e976d0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001621e60_0 .net8 "Bitline1", 0 0, p0x138083d10;  1 drivers, strength-aware
v0x600001621ef0_0 .net8 "Bitline2", 0 0, p0x138083d40;  1 drivers, strength-aware
v0x600001621f80_0 .net "D", 0 0, L_0x6000014b3020;  1 drivers
v0x600001622010_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x6000016220a0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001622130_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138083d70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016221c0_0 name=_ivl_0
o0x138083da0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001622250_0 name=_ivl_4
v0x6000016222e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001622370_0 .net "ff_out", 0 0, v0x600001621cb0_0;  1 drivers
v0x600001622400_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b2ee0 .functor MUXZ 1, o0x138083d70, v0x600001621cb0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b2f80 .functor MUXZ 1, o0x138083da0, v0x600001621cb0_0, L_0x6000014bc140, C4<>;
S_0x144e97840 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e976d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001621b90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001621c20_0 .net "d", 0 0, L_0x6000014b3020;  alias, 1 drivers
v0x600001621cb0_0 .var "q", 0 0;
v0x600001621d40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001621dd0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e979b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001622760_0 .net8 "Bitline1", 0 0, p0x1380840a0;  1 drivers, strength-aware
v0x6000016227f0_0 .net8 "Bitline2", 0 0, p0x1380840d0;  1 drivers, strength-aware
v0x600001622880_0 .net "D", 0 0, L_0x6000014b3200;  1 drivers
v0x600001622910_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x6000016229a0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001622a30_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138084100 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001622ac0_0 name=_ivl_0
o0x138084130 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001622b50_0 name=_ivl_4
v0x600001622be0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001622c70_0 .net "ff_out", 0 0, v0x6000016225b0_0;  1 drivers
v0x600001622d00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b30c0 .functor MUXZ 1, o0x138084100, v0x6000016225b0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3160 .functor MUXZ 1, o0x138084130, v0x6000016225b0_0, L_0x6000014bc140, C4<>;
S_0x144e97b20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e979b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001622490_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001622520_0 .net "d", 0 0, L_0x6000014b3200;  alias, 1 drivers
v0x6000016225b0_0 .var "q", 0 0;
v0x600001622640_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016226d0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e97c90 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e93550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001623060_0 .net8 "Bitline1", 0 0, p0x138084430;  1 drivers, strength-aware
v0x6000016230f0_0 .net8 "Bitline2", 0 0, p0x138084460;  1 drivers, strength-aware
v0x600001623180_0 .net "D", 0 0, L_0x6000014b33e0;  1 drivers
v0x600001623210_0 .net "ReadEnable1", 0 0, L_0x6000014bc0a0;  alias, 1 drivers
v0x6000016232a0_0 .net "ReadEnable2", 0 0, L_0x6000014bc140;  alias, 1 drivers
v0x600001623330_0 .net "WriteEnable", 0 0, L_0x6000014bc000;  alias, 1 drivers
o0x138084490 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016233c0_0 name=_ivl_0
o0x1380844c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001623450_0 name=_ivl_4
v0x6000016234e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001623570_0 .net "ff_out", 0 0, v0x600001622eb0_0;  1 drivers
v0x600001623600_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014b32a0 .functor MUXZ 1, o0x138084490, v0x600001622eb0_0, L_0x6000014bc0a0, C4<>;
L_0x6000014b3340 .functor MUXZ 1, o0x1380844c0, v0x600001622eb0_0, L_0x6000014bc140, C4<>;
S_0x144e97e00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e97c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001622d90_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001622e20_0 .net "d", 0 0, L_0x6000014b33e0;  alias, 1 drivers
v0x600001622eb0_0 .var "q", 0 0;
v0x600001622f40_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001622fd0_0 .net "wen", 0 0, L_0x6000014bc000;  alias, 1 drivers
S_0x144e96950 .scope module, "reg8" "Register" 18 24, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600001614c60_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x600001614cf0_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x600001614d80_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x600001614e10_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  1 drivers
v0x600001614ea0_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  1 drivers
v0x600001614f30_0 .net "WriteReg", 0 0, L_0x6000014bdfe0;  1 drivers
v0x600001614fc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001615050_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bc320 .part L_0x6000014c6800, 0, 1;
L_0x6000014bc500 .part L_0x6000014c6800, 1, 1;
L_0x6000014bc6e0 .part L_0x6000014c6800, 2, 1;
L_0x6000014bc8c0 .part L_0x6000014c6800, 3, 1;
L_0x6000014bcaa0 .part L_0x6000014c6800, 4, 1;
L_0x6000014bcc80 .part L_0x6000014c6800, 5, 1;
L_0x6000014bce60 .part L_0x6000014c6800, 6, 1;
L_0x6000014bd040 .part L_0x6000014c6800, 7, 1;
L_0x6000014bd220 .part L_0x6000014c6800, 8, 1;
L_0x6000014bd400 .part L_0x6000014c6800, 9, 1;
L_0x6000014bd5e0 .part L_0x6000014c6800, 10, 1;
L_0x6000014bd7c0 .part L_0x6000014c6800, 11, 1;
L_0x6000014bd9a0 .part L_0x6000014c6800, 12, 1;
L_0x6000014bdb80 .part L_0x6000014c6800, 13, 1;
L_0x6000014bdd60 .part L_0x6000014c6800, 14, 1;
L_0x6000014bdf40 .part L_0x6000014c6800, 15, 1;
p0x138084970 .port I0x6000025b1fe0, L_0x6000014bc1e0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138084970;
p0x1380849a0 .port I0x6000024c9fe0, L_0x6000014bc280;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x1380849a0;
p0x138084d60 .port I0x6000025b1fe0, L_0x6000014bc3c0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138084d60;
p0x138084d90 .port I0x6000024c9fe0, L_0x6000014bc460;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x138084d90;
p0x138086650 .port I0x6000025b1fe0, L_0x6000014bc5a0;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x138086650;
p0x138086680 .port I0x6000024c9fe0, L_0x6000014bc640;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x138086680;
p0x1380869e0 .port I0x6000025b1fe0, L_0x6000014bc780;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x1380869e0;
p0x138086a10 .port I0x6000024c9fe0, L_0x6000014bc820;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x138086a10;
p0x138086d70 .port I0x6000025b1fe0, L_0x6000014bc960;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x138086d70;
p0x138086da0 .port I0x6000024c9fe0, L_0x6000014bca00;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x138086da0;
p0x138087100 .port I0x6000025b1fe0, L_0x6000014bcb40;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x138087100;
p0x138087130 .port I0x6000024c9fe0, L_0x6000014bcbe0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x138087130;
p0x138087490 .port I0x6000025b1fe0, L_0x6000014bcd20;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x138087490;
p0x1380874c0 .port I0x6000024c9fe0, L_0x6000014bcdc0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x1380874c0;
p0x138087820 .port I0x6000025b1fe0, L_0x6000014bcf00;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x138087820;
p0x138087850 .port I0x6000024c9fe0, L_0x6000014bcfa0;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x138087850;
p0x138087bb0 .port I0x6000025b1fe0, L_0x6000014bd0e0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x138087bb0;
p0x138087be0 .port I0x6000024c9fe0, L_0x6000014bd180;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x138087be0;
p0x138087f40 .port I0x6000025b1fe0, L_0x6000014bd2c0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x138087f40;
p0x138087f70 .port I0x6000024c9fe0, L_0x6000014bd360;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x138087f70;
p0x1380850f0 .port I0x6000025b1fe0, L_0x6000014bd4a0;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x1380850f0;
p0x138085120 .port I0x6000024c9fe0, L_0x6000014bd540;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138085120;
p0x138085480 .port I0x6000025b1fe0, L_0x6000014bd680;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138085480;
p0x1380854b0 .port I0x6000024c9fe0, L_0x6000014bd720;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x1380854b0;
p0x138085810 .port I0x6000025b1fe0, L_0x6000014bd860;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138085810;
p0x138085840 .port I0x6000024c9fe0, L_0x6000014bd900;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138085840;
p0x138085ba0 .port I0x6000025b1fe0, L_0x6000014bda40;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x138085ba0;
p0x138085bd0 .port I0x6000024c9fe0, L_0x6000014bdae0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x138085bd0;
p0x138085f30 .port I0x6000025b1fe0, L_0x6000014bdc20;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138085f30;
p0x138085f60 .port I0x6000024c9fe0, L_0x6000014bdcc0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x138085f60;
p0x1380862c0 .port I0x6000025b1fe0, L_0x6000014bde00;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x1380862c0;
p0x1380862f0 .port I0x6000024c9fe0, L_0x6000014bdea0;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x1380862f0;
S_0x144e98370 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001623de0_0 .net8 "Bitline1", 0 0, p0x138084970;  1 drivers, strength-aware
v0x600001623e70_0 .net8 "Bitline2", 0 0, p0x1380849a0;  1 drivers, strength-aware
v0x600001623f00_0 .net "D", 0 0, L_0x6000014bc320;  1 drivers
v0x60000162c000_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162c090_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162c120_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138084a30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162c1b0_0 name=_ivl_0
o0x138084a60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162c240_0 name=_ivl_4
v0x60000162c2d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162c360_0 .net "ff_out", 0 0, v0x600001623c30_0;  1 drivers
v0x60000162c3f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bc1e0 .functor MUXZ 1, o0x138084a30, v0x600001623c30_0, L_0x6000014be080, C4<>;
L_0x6000014bc280 .functor MUXZ 1, o0x138084a60, v0x600001623c30_0, L_0x6000014be120, C4<>;
S_0x144e984e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e98370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001623b10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001623ba0_0 .net "d", 0 0, L_0x6000014bc320;  alias, 1 drivers
v0x600001623c30_0 .var "q", 0 0;
v0x600001623cc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001623d50_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e98650 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162c750_0 .net8 "Bitline1", 0 0, p0x138084d60;  1 drivers, strength-aware
v0x60000162c7e0_0 .net8 "Bitline2", 0 0, p0x138084d90;  1 drivers, strength-aware
v0x60000162c870_0 .net "D", 0 0, L_0x6000014bc500;  1 drivers
v0x60000162c900_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162c990_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162ca20_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138084dc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162cab0_0 name=_ivl_0
o0x138084df0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162cb40_0 name=_ivl_4
v0x60000162cbd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162cc60_0 .net "ff_out", 0 0, v0x60000162c5a0_0;  1 drivers
v0x60000162ccf0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bc3c0 .functor MUXZ 1, o0x138084dc0, v0x60000162c5a0_0, L_0x6000014be080, C4<>;
L_0x6000014bc460 .functor MUXZ 1, o0x138084df0, v0x60000162c5a0_0, L_0x6000014be120, C4<>;
S_0x144e987c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e98650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162c480_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162c510_0 .net "d", 0 0, L_0x6000014bc500;  alias, 1 drivers
v0x60000162c5a0_0 .var "q", 0 0;
v0x60000162c630_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162c6c0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e98930 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162d050_0 .net8 "Bitline1", 0 0, p0x1380850f0;  1 drivers, strength-aware
v0x60000162d0e0_0 .net8 "Bitline2", 0 0, p0x138085120;  1 drivers, strength-aware
v0x60000162d170_0 .net "D", 0 0, L_0x6000014bd5e0;  1 drivers
v0x60000162d200_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162d290_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162d320_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138085150 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162d3b0_0 name=_ivl_0
o0x138085180 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162d440_0 name=_ivl_4
v0x60000162d4d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162d560_0 .net "ff_out", 0 0, v0x60000162cea0_0;  1 drivers
v0x60000162d5f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bd4a0 .functor MUXZ 1, o0x138085150, v0x60000162cea0_0, L_0x6000014be080, C4<>;
L_0x6000014bd540 .functor MUXZ 1, o0x138085180, v0x60000162cea0_0, L_0x6000014be120, C4<>;
S_0x144e98aa0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e98930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162cd80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162ce10_0 .net "d", 0 0, L_0x6000014bd5e0;  alias, 1 drivers
v0x60000162cea0_0 .var "q", 0 0;
v0x60000162cf30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162cfc0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e98c10 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162d950_0 .net8 "Bitline1", 0 0, p0x138085480;  1 drivers, strength-aware
v0x60000162d9e0_0 .net8 "Bitline2", 0 0, p0x1380854b0;  1 drivers, strength-aware
v0x60000162da70_0 .net "D", 0 0, L_0x6000014bd7c0;  1 drivers
v0x60000162db00_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162db90_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162dc20_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x1380854e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162dcb0_0 name=_ivl_0
o0x138085510 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162dd40_0 name=_ivl_4
v0x60000162ddd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162de60_0 .net "ff_out", 0 0, v0x60000162d7a0_0;  1 drivers
v0x60000162def0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bd680 .functor MUXZ 1, o0x1380854e0, v0x60000162d7a0_0, L_0x6000014be080, C4<>;
L_0x6000014bd720 .functor MUXZ 1, o0x138085510, v0x60000162d7a0_0, L_0x6000014be120, C4<>;
S_0x144e98d80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e98c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162d680_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162d710_0 .net "d", 0 0, L_0x6000014bd7c0;  alias, 1 drivers
v0x60000162d7a0_0 .var "q", 0 0;
v0x60000162d830_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162d8c0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e98ef0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162e250_0 .net8 "Bitline1", 0 0, p0x138085810;  1 drivers, strength-aware
v0x60000162e2e0_0 .net8 "Bitline2", 0 0, p0x138085840;  1 drivers, strength-aware
v0x60000162e370_0 .net "D", 0 0, L_0x6000014bd9a0;  1 drivers
v0x60000162e400_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162e490_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162e520_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138085870 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162e5b0_0 name=_ivl_0
o0x1380858a0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162e640_0 name=_ivl_4
v0x60000162e6d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162e760_0 .net "ff_out", 0 0, v0x60000162e0a0_0;  1 drivers
v0x60000162e7f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bd860 .functor MUXZ 1, o0x138085870, v0x60000162e0a0_0, L_0x6000014be080, C4<>;
L_0x6000014bd900 .functor MUXZ 1, o0x1380858a0, v0x60000162e0a0_0, L_0x6000014be120, C4<>;
S_0x144e99060 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e98ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162df80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162e010_0 .net "d", 0 0, L_0x6000014bd9a0;  alias, 1 drivers
v0x60000162e0a0_0 .var "q", 0 0;
v0x60000162e130_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162e1c0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e991d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162eb50_0 .net8 "Bitline1", 0 0, p0x138085ba0;  1 drivers, strength-aware
v0x60000162ebe0_0 .net8 "Bitline2", 0 0, p0x138085bd0;  1 drivers, strength-aware
v0x60000162ec70_0 .net "D", 0 0, L_0x6000014bdb80;  1 drivers
v0x60000162ed00_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162ed90_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162ee20_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138085c00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162eeb0_0 name=_ivl_0
o0x138085c30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162ef40_0 name=_ivl_4
v0x60000162efd0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162f060_0 .net "ff_out", 0 0, v0x60000162e9a0_0;  1 drivers
v0x60000162f0f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bda40 .functor MUXZ 1, o0x138085c00, v0x60000162e9a0_0, L_0x6000014be080, C4<>;
L_0x6000014bdae0 .functor MUXZ 1, o0x138085c30, v0x60000162e9a0_0, L_0x6000014be120, C4<>;
S_0x144e99340 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e991d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162e880_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162e910_0 .net "d", 0 0, L_0x6000014bdb80;  alias, 1 drivers
v0x60000162e9a0_0 .var "q", 0 0;
v0x60000162ea30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162eac0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e994b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162f450_0 .net8 "Bitline1", 0 0, p0x138085f30;  1 drivers, strength-aware
v0x60000162f4e0_0 .net8 "Bitline2", 0 0, p0x138085f60;  1 drivers, strength-aware
v0x60000162f570_0 .net "D", 0 0, L_0x6000014bdd60;  1 drivers
v0x60000162f600_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162f690_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162f720_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138085f90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162f7b0_0 name=_ivl_0
o0x138085fc0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162f840_0 name=_ivl_4
v0x60000162f8d0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162f960_0 .net "ff_out", 0 0, v0x60000162f2a0_0;  1 drivers
v0x60000162f9f0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bdc20 .functor MUXZ 1, o0x138085f90, v0x60000162f2a0_0, L_0x6000014be080, C4<>;
L_0x6000014bdcc0 .functor MUXZ 1, o0x138085fc0, v0x60000162f2a0_0, L_0x6000014be120, C4<>;
S_0x144e99620 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e994b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162f180_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162f210_0 .net "d", 0 0, L_0x6000014bdd60;  alias, 1 drivers
v0x60000162f2a0_0 .var "q", 0 0;
v0x60000162f330_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162f3c0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e99790 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162fd50_0 .net8 "Bitline1", 0 0, p0x1380862c0;  1 drivers, strength-aware
v0x60000162fde0_0 .net8 "Bitline2", 0 0, p0x1380862f0;  1 drivers, strength-aware
v0x60000162fe70_0 .net "D", 0 0, L_0x6000014bdf40;  1 drivers
v0x60000162ff00_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x600001628000_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x600001628090_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138086320 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001628120_0 name=_ivl_0
o0x138086350 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016281b0_0 name=_ivl_4
v0x600001628240_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016282d0_0 .net "ff_out", 0 0, v0x60000162fba0_0;  1 drivers
v0x600001628360_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bde00 .functor MUXZ 1, o0x138086320, v0x60000162fba0_0, L_0x6000014be080, C4<>;
L_0x6000014bdea0 .functor MUXZ 1, o0x138086350, v0x60000162fba0_0, L_0x6000014be120, C4<>;
S_0x144e99900 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e99790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162fa80_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162fb10_0 .net "d", 0 0, L_0x6000014bdf40;  alias, 1 drivers
v0x60000162fba0_0 .var "q", 0 0;
v0x60000162fc30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162fcc0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e99a70 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016286c0_0 .net8 "Bitline1", 0 0, p0x138086650;  1 drivers, strength-aware
v0x600001628750_0 .net8 "Bitline2", 0 0, p0x138086680;  1 drivers, strength-aware
v0x6000016287e0_0 .net "D", 0 0, L_0x6000014bc6e0;  1 drivers
v0x600001628870_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x600001628900_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x600001628990_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x1380866b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001628a20_0 name=_ivl_0
o0x1380866e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001628ab0_0 name=_ivl_4
v0x600001628b40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001628bd0_0 .net "ff_out", 0 0, v0x600001628510_0;  1 drivers
v0x600001628c60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bc5a0 .functor MUXZ 1, o0x1380866b0, v0x600001628510_0, L_0x6000014be080, C4<>;
L_0x6000014bc640 .functor MUXZ 1, o0x1380866e0, v0x600001628510_0, L_0x6000014be120, C4<>;
S_0x144e99be0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e99a70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016283f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001628480_0 .net "d", 0 0, L_0x6000014bc6e0;  alias, 1 drivers
v0x600001628510_0 .var "q", 0 0;
v0x6000016285a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001628630_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e99f50 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001628fc0_0 .net8 "Bitline1", 0 0, p0x1380869e0;  1 drivers, strength-aware
v0x600001629050_0 .net8 "Bitline2", 0 0, p0x138086a10;  1 drivers, strength-aware
v0x6000016290e0_0 .net "D", 0 0, L_0x6000014bc8c0;  1 drivers
v0x600001629170_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x600001629200_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x600001629290_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138086a40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001629320_0 name=_ivl_0
o0x138086a70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016293b0_0 name=_ivl_4
v0x600001629440_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016294d0_0 .net "ff_out", 0 0, v0x600001628e10_0;  1 drivers
v0x600001629560_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bc780 .functor MUXZ 1, o0x138086a40, v0x600001628e10_0, L_0x6000014be080, C4<>;
L_0x6000014bc820 .functor MUXZ 1, o0x138086a70, v0x600001628e10_0, L_0x6000014be120, C4<>;
S_0x144e9a0c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e99f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001628cf0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001628d80_0 .net "d", 0 0, L_0x6000014bc8c0;  alias, 1 drivers
v0x600001628e10_0 .var "q", 0 0;
v0x600001628ea0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001628f30_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e9a230 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016298c0_0 .net8 "Bitline1", 0 0, p0x138086d70;  1 drivers, strength-aware
v0x600001629950_0 .net8 "Bitline2", 0 0, p0x138086da0;  1 drivers, strength-aware
v0x6000016299e0_0 .net "D", 0 0, L_0x6000014bcaa0;  1 drivers
v0x600001629a70_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x600001629b00_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x600001629b90_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138086dd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001629c20_0 name=_ivl_0
o0x138086e00 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001629cb0_0 name=_ivl_4
v0x600001629d40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001629dd0_0 .net "ff_out", 0 0, v0x600001629710_0;  1 drivers
v0x600001629e60_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bc960 .functor MUXZ 1, o0x138086dd0, v0x600001629710_0, L_0x6000014be080, C4<>;
L_0x6000014bca00 .functor MUXZ 1, o0x138086e00, v0x600001629710_0, L_0x6000014be120, C4<>;
S_0x144e9a3a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9a230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016295f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001629680_0 .net "d", 0 0, L_0x6000014bcaa0;  alias, 1 drivers
v0x600001629710_0 .var "q", 0 0;
v0x6000016297a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001629830_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e9a510 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162a1c0_0 .net8 "Bitline1", 0 0, p0x138087100;  1 drivers, strength-aware
v0x60000162a250_0 .net8 "Bitline2", 0 0, p0x138087130;  1 drivers, strength-aware
v0x60000162a2e0_0 .net "D", 0 0, L_0x6000014bcc80;  1 drivers
v0x60000162a370_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162a400_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162a490_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138087160 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162a520_0 name=_ivl_0
o0x138087190 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162a5b0_0 name=_ivl_4
v0x60000162a640_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162a6d0_0 .net "ff_out", 0 0, v0x60000162a010_0;  1 drivers
v0x60000162a760_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bcb40 .functor MUXZ 1, o0x138087160, v0x60000162a010_0, L_0x6000014be080, C4<>;
L_0x6000014bcbe0 .functor MUXZ 1, o0x138087190, v0x60000162a010_0, L_0x6000014be120, C4<>;
S_0x144e9a680 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9a510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001629ef0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001629f80_0 .net "d", 0 0, L_0x6000014bcc80;  alias, 1 drivers
v0x60000162a010_0 .var "q", 0 0;
v0x60000162a0a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162a130_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e9a7f0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162aac0_0 .net8 "Bitline1", 0 0, p0x138087490;  1 drivers, strength-aware
v0x60000162ab50_0 .net8 "Bitline2", 0 0, p0x1380874c0;  1 drivers, strength-aware
v0x60000162abe0_0 .net "D", 0 0, L_0x6000014bce60;  1 drivers
v0x60000162ac70_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162ad00_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162ad90_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x1380874f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162ae20_0 name=_ivl_0
o0x138087520 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162aeb0_0 name=_ivl_4
v0x60000162af40_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162afd0_0 .net "ff_out", 0 0, v0x60000162a910_0;  1 drivers
v0x60000162b060_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bcd20 .functor MUXZ 1, o0x1380874f0, v0x60000162a910_0, L_0x6000014be080, C4<>;
L_0x6000014bcdc0 .functor MUXZ 1, o0x138087520, v0x60000162a910_0, L_0x6000014be120, C4<>;
S_0x144e9a960 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9a7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162a7f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162a880_0 .net "d", 0 0, L_0x6000014bce60;  alias, 1 drivers
v0x60000162a910_0 .var "q", 0 0;
v0x60000162a9a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162aa30_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e9aad0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162b3c0_0 .net8 "Bitline1", 0 0, p0x138087820;  1 drivers, strength-aware
v0x60000162b450_0 .net8 "Bitline2", 0 0, p0x138087850;  1 drivers, strength-aware
v0x60000162b4e0_0 .net "D", 0 0, L_0x6000014bd040;  1 drivers
v0x60000162b570_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162b600_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x60000162b690_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138087880 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162b720_0 name=_ivl_0
o0x1380878b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000162b7b0_0 name=_ivl_4
v0x60000162b840_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162b8d0_0 .net "ff_out", 0 0, v0x60000162b210_0;  1 drivers
v0x60000162b960_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bcf00 .functor MUXZ 1, o0x138087880, v0x60000162b210_0, L_0x6000014be080, C4<>;
L_0x6000014bcfa0 .functor MUXZ 1, o0x1380878b0, v0x60000162b210_0, L_0x6000014be120, C4<>;
S_0x144e9ac40 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9aad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162b0f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162b180_0 .net "d", 0 0, L_0x6000014bd040;  alias, 1 drivers
v0x60000162b210_0 .var "q", 0 0;
v0x60000162b2a0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162b330_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e9adb0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000162bcc0_0 .net8 "Bitline1", 0 0, p0x138087bb0;  1 drivers, strength-aware
v0x60000162bd50_0 .net8 "Bitline2", 0 0, p0x138087be0;  1 drivers, strength-aware
v0x60000162bde0_0 .net "D", 0 0, L_0x6000014bd220;  1 drivers
v0x60000162be70_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x60000162bf00_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x600001614000_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138087c10 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001614090_0 name=_ivl_0
o0x138087c40 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001614120_0 name=_ivl_4
v0x6000016141b0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001614240_0 .net "ff_out", 0 0, v0x60000162bb10_0;  1 drivers
v0x6000016142d0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bd0e0 .functor MUXZ 1, o0x138087c10, v0x60000162bb10_0, L_0x6000014be080, C4<>;
L_0x6000014bd180 .functor MUXZ 1, o0x138087c40, v0x60000162bb10_0, L_0x6000014be120, C4<>;
S_0x144e9af20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9adb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000162b9f0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000162ba80_0 .net "d", 0 0, L_0x6000014bd220;  alias, 1 drivers
v0x60000162bb10_0 .var "q", 0 0;
v0x60000162bba0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000162bc30_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e9b090 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e96950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001614630_0 .net8 "Bitline1", 0 0, p0x138087f40;  1 drivers, strength-aware
v0x6000016146c0_0 .net8 "Bitline2", 0 0, p0x138087f70;  1 drivers, strength-aware
v0x600001614750_0 .net "D", 0 0, L_0x6000014bd400;  1 drivers
v0x6000016147e0_0 .net "ReadEnable1", 0 0, L_0x6000014be080;  alias, 1 drivers
v0x600001614870_0 .net "ReadEnable2", 0 0, L_0x6000014be120;  alias, 1 drivers
v0x600001614900_0 .net "WriteEnable", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
o0x138087fa0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001614990_0 name=_ivl_0
o0x138087fd0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001614a20_0 name=_ivl_4
v0x600001614ab0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001614b40_0 .net "ff_out", 0 0, v0x600001614480_0;  1 drivers
v0x600001614bd0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bd2c0 .functor MUXZ 1, o0x138087fa0, v0x600001614480_0, L_0x6000014be080, C4<>;
L_0x6000014bd360 .functor MUXZ 1, o0x138087fd0, v0x600001614480_0, L_0x6000014be120, C4<>;
S_0x144e9b200 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9b090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001614360_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016143f0_0 .net "d", 0 0, L_0x6000014bd400;  alias, 1 drivers
v0x600001614480_0 .var "q", 0 0;
v0x600001614510_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x6000016145a0_0 .net "wen", 0 0, L_0x6000014bdfe0;  alias, 1 drivers
S_0x144e99d50 .scope module, "reg9" "Register" 18 25, 21 1 0, S_0x144e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000161e1c0_0 .net8 "Bitline1", 15 0, p0x13804c610;  alias, 0 drivers, strength-aware
v0x60000161e250_0 .net8 "Bitline2", 15 0, p0x13804c640;  alias, 0 drivers, strength-aware
v0x60000161e2e0_0 .net "D", 15 0, L_0x6000014c6800;  alias, 1 drivers
v0x60000161e370_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  1 drivers
v0x60000161e400_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  1 drivers
v0x60000161e490_0 .net "WriteReg", 0 0, L_0x6000014b8000;  1 drivers
v0x60000161e520_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161e5b0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014be300 .part L_0x6000014c6800, 0, 1;
L_0x6000014be4e0 .part L_0x6000014c6800, 1, 1;
L_0x6000014be6c0 .part L_0x6000014c6800, 2, 1;
L_0x6000014be8a0 .part L_0x6000014c6800, 3, 1;
L_0x6000014bea80 .part L_0x6000014c6800, 4, 1;
L_0x6000014bec60 .part L_0x6000014c6800, 5, 1;
L_0x6000014bee40 .part L_0x6000014c6800, 6, 1;
L_0x6000014bf020 .part L_0x6000014c6800, 7, 1;
L_0x6000014bf200 .part L_0x6000014c6800, 8, 1;
L_0x6000014bf3e0 .part L_0x6000014c6800, 9, 1;
L_0x6000014bf5c0 .part L_0x6000014c6800, 10, 1;
L_0x6000014bf7a0 .part L_0x6000014c6800, 11, 1;
L_0x6000014bf980 .part L_0x6000014c6800, 12, 1;
L_0x6000014bfb60 .part L_0x6000014c6800, 13, 1;
L_0x6000014bfd40 .part L_0x6000014c6800, 14, 1;
L_0x6000014bff20 .part L_0x6000014c6800, 15, 1;
p0x138088480 .port I0x6000025b1fe0, L_0x6000014be1c0;
 .tranvp 16 1 0, I0x6000025b1fe0, p0x13804c610 p0x138088480;
p0x1380884b0 .port I0x6000024c9fe0, L_0x6000014be260;
 .tranvp 16 1 0, I0x6000024c9fe0, p0x13804c640 p0x1380884b0;
p0x138088870 .port I0x6000025b1fe0, L_0x6000014be3a0;
 .tranvp 16 1 1, I0x6000025b1fe0, p0x13804c610 p0x138088870;
p0x1380888a0 .port I0x6000024c9fe0, L_0x6000014be440;
 .tranvp 16 1 1, I0x6000024c9fe0, p0x13804c640 p0x1380888a0;
p0x13808a160 .port I0x6000025b1fe0, L_0x6000014be580;
 .tranvp 16 1 2, I0x6000025b1fe0, p0x13804c610 p0x13808a160;
p0x13808a190 .port I0x6000024c9fe0, L_0x6000014be620;
 .tranvp 16 1 2, I0x6000024c9fe0, p0x13804c640 p0x13808a190;
p0x13808a4f0 .port I0x6000025b1fe0, L_0x6000014be760;
 .tranvp 16 1 3, I0x6000025b1fe0, p0x13804c610 p0x13808a4f0;
p0x13808a520 .port I0x6000024c9fe0, L_0x6000014be800;
 .tranvp 16 1 3, I0x6000024c9fe0, p0x13804c640 p0x13808a520;
p0x13808a880 .port I0x6000025b1fe0, L_0x6000014be940;
 .tranvp 16 1 4, I0x6000025b1fe0, p0x13804c610 p0x13808a880;
p0x13808a8b0 .port I0x6000024c9fe0, L_0x6000014be9e0;
 .tranvp 16 1 4, I0x6000024c9fe0, p0x13804c640 p0x13808a8b0;
p0x13808ac10 .port I0x6000025b1fe0, L_0x6000014beb20;
 .tranvp 16 1 5, I0x6000025b1fe0, p0x13804c610 p0x13808ac10;
p0x13808ac40 .port I0x6000024c9fe0, L_0x6000014bebc0;
 .tranvp 16 1 5, I0x6000024c9fe0, p0x13804c640 p0x13808ac40;
p0x13808afa0 .port I0x6000025b1fe0, L_0x6000014bed00;
 .tranvp 16 1 6, I0x6000025b1fe0, p0x13804c610 p0x13808afa0;
p0x13808afd0 .port I0x6000024c9fe0, L_0x6000014beda0;
 .tranvp 16 1 6, I0x6000024c9fe0, p0x13804c640 p0x13808afd0;
p0x13808b330 .port I0x6000025b1fe0, L_0x6000014beee0;
 .tranvp 16 1 7, I0x6000025b1fe0, p0x13804c610 p0x13808b330;
p0x13808b360 .port I0x6000024c9fe0, L_0x6000014bef80;
 .tranvp 16 1 7, I0x6000024c9fe0, p0x13804c640 p0x13808b360;
p0x13808b6c0 .port I0x6000025b1fe0, L_0x6000014bf0c0;
 .tranvp 16 1 8, I0x6000025b1fe0, p0x13804c610 p0x13808b6c0;
p0x13808b6f0 .port I0x6000024c9fe0, L_0x6000014bf160;
 .tranvp 16 1 8, I0x6000024c9fe0, p0x13804c640 p0x13808b6f0;
p0x13808ba50 .port I0x6000025b1fe0, L_0x6000014bf2a0;
 .tranvp 16 1 9, I0x6000025b1fe0, p0x13804c610 p0x13808ba50;
p0x13808ba80 .port I0x6000024c9fe0, L_0x6000014bf340;
 .tranvp 16 1 9, I0x6000024c9fe0, p0x13804c640 p0x13808ba80;
p0x138088c00 .port I0x6000025b1fe0, L_0x6000014bf480;
 .tranvp 16 1 10, I0x6000025b1fe0, p0x13804c610 p0x138088c00;
p0x138088c30 .port I0x6000024c9fe0, L_0x6000014bf520;
 .tranvp 16 1 10, I0x6000024c9fe0, p0x13804c640 p0x138088c30;
p0x138088f90 .port I0x6000025b1fe0, L_0x6000014bf660;
 .tranvp 16 1 11, I0x6000025b1fe0, p0x13804c610 p0x138088f90;
p0x138088fc0 .port I0x6000024c9fe0, L_0x6000014bf700;
 .tranvp 16 1 11, I0x6000024c9fe0, p0x13804c640 p0x138088fc0;
p0x138089320 .port I0x6000025b1fe0, L_0x6000014bf840;
 .tranvp 16 1 12, I0x6000025b1fe0, p0x13804c610 p0x138089320;
p0x138089350 .port I0x6000024c9fe0, L_0x6000014bf8e0;
 .tranvp 16 1 12, I0x6000024c9fe0, p0x13804c640 p0x138089350;
p0x1380896b0 .port I0x6000025b1fe0, L_0x6000014bfa20;
 .tranvp 16 1 13, I0x6000025b1fe0, p0x13804c610 p0x1380896b0;
p0x1380896e0 .port I0x6000024c9fe0, L_0x6000014bfac0;
 .tranvp 16 1 13, I0x6000024c9fe0, p0x13804c640 p0x1380896e0;
p0x138089a40 .port I0x6000025b1fe0, L_0x6000014bfc00;
 .tranvp 16 1 14, I0x6000025b1fe0, p0x13804c610 p0x138089a40;
p0x138089a70 .port I0x6000024c9fe0, L_0x6000014bfca0;
 .tranvp 16 1 14, I0x6000024c9fe0, p0x13804c640 p0x138089a70;
p0x138089dd0 .port I0x6000025b1fe0, L_0x6000014bfde0;
 .tranvp 16 1 15, I0x6000025b1fe0, p0x13804c610 p0x138089dd0;
p0x138089e00 .port I0x6000024c9fe0, L_0x6000014bfe80;
 .tranvp 16 1 15, I0x6000024c9fe0, p0x13804c640 p0x138089e00;
S_0x144e9b770 .scope module, "cell0" "BitCell" 21 7, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016153b0_0 .net8 "Bitline1", 0 0, p0x138088480;  1 drivers, strength-aware
v0x600001615440_0 .net8 "Bitline2", 0 0, p0x1380884b0;  1 drivers, strength-aware
v0x6000016154d0_0 .net "D", 0 0, L_0x6000014be300;  1 drivers
v0x600001615560_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x6000016155f0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001615680_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138088540 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001615710_0 name=_ivl_0
o0x138088570 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016157a0_0 name=_ivl_4
v0x600001615830_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016158c0_0 .net "ff_out", 0 0, v0x600001615200_0;  1 drivers
v0x600001615950_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014be1c0 .functor MUXZ 1, o0x138088540, v0x600001615200_0, L_0x6000014b80a0, C4<>;
L_0x6000014be260 .functor MUXZ 1, o0x138088570, v0x600001615200_0, L_0x6000014b8140, C4<>;
S_0x144e9b8e0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9b770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016150e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001615170_0 .net "d", 0 0, L_0x6000014be300;  alias, 1 drivers
v0x600001615200_0 .var "q", 0 0;
v0x600001615290_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001615320_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9ba50 .scope module, "cell1" "BitCell" 21 8, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001615cb0_0 .net8 "Bitline1", 0 0, p0x138088870;  1 drivers, strength-aware
v0x600001615d40_0 .net8 "Bitline2", 0 0, p0x1380888a0;  1 drivers, strength-aware
v0x600001615dd0_0 .net "D", 0 0, L_0x6000014be4e0;  1 drivers
v0x600001615e60_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001615ef0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001615f80_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x1380888d0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001616010_0 name=_ivl_0
o0x138088900 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016160a0_0 name=_ivl_4
v0x600001616130_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016161c0_0 .net "ff_out", 0 0, v0x600001615b00_0;  1 drivers
v0x600001616250_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014be3a0 .functor MUXZ 1, o0x1380888d0, v0x600001615b00_0, L_0x6000014b80a0, C4<>;
L_0x6000014be440 .functor MUXZ 1, o0x138088900, v0x600001615b00_0, L_0x6000014b8140, C4<>;
S_0x144e9bbc0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9ba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016159e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001615a70_0 .net "d", 0 0, L_0x6000014be4e0;  alias, 1 drivers
v0x600001615b00_0 .var "q", 0 0;
v0x600001615b90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001615c20_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9bd30 .scope module, "cell10" "BitCell" 21 17, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016165b0_0 .net8 "Bitline1", 0 0, p0x138088c00;  1 drivers, strength-aware
v0x600001616640_0 .net8 "Bitline2", 0 0, p0x138088c30;  1 drivers, strength-aware
v0x6000016166d0_0 .net "D", 0 0, L_0x6000014bf5c0;  1 drivers
v0x600001616760_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x6000016167f0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001616880_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138088c60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001616910_0 name=_ivl_0
o0x138088c90 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016169a0_0 name=_ivl_4
v0x600001616a30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001616ac0_0 .net "ff_out", 0 0, v0x600001616400_0;  1 drivers
v0x600001616b50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bf480 .functor MUXZ 1, o0x138088c60, v0x600001616400_0, L_0x6000014b80a0, C4<>;
L_0x6000014bf520 .functor MUXZ 1, o0x138088c90, v0x600001616400_0, L_0x6000014b8140, C4<>;
S_0x144e9bea0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9bd30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016162e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001616370_0 .net "d", 0 0, L_0x6000014bf5c0;  alias, 1 drivers
v0x600001616400_0 .var "q", 0 0;
v0x600001616490_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001616520_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9c010 .scope module, "cell11" "BitCell" 21 18, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001616eb0_0 .net8 "Bitline1", 0 0, p0x138088f90;  1 drivers, strength-aware
v0x600001616f40_0 .net8 "Bitline2", 0 0, p0x138088fc0;  1 drivers, strength-aware
v0x600001616fd0_0 .net "D", 0 0, L_0x6000014bf7a0;  1 drivers
v0x600001617060_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x6000016170f0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001617180_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138088ff0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001617210_0 name=_ivl_0
o0x138089020 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000016172a0_0 name=_ivl_4
v0x600001617330_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016173c0_0 .net "ff_out", 0 0, v0x600001616d00_0;  1 drivers
v0x600001617450_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bf660 .functor MUXZ 1, o0x138088ff0, v0x600001616d00_0, L_0x6000014b80a0, C4<>;
L_0x6000014bf700 .functor MUXZ 1, o0x138089020, v0x600001616d00_0, L_0x6000014b8140, C4<>;
S_0x144e9c180 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9c010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001616be0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001616c70_0 .net "d", 0 0, L_0x6000014bf7a0;  alias, 1 drivers
v0x600001616d00_0 .var "q", 0 0;
v0x600001616d90_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001616e20_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9c2f0 .scope module, "cell12" "BitCell" 21 19, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000016177b0_0 .net8 "Bitline1", 0 0, p0x138089320;  1 drivers, strength-aware
v0x600001617840_0 .net8 "Bitline2", 0 0, p0x138089350;  1 drivers, strength-aware
v0x6000016178d0_0 .net "D", 0 0, L_0x6000014bf980;  1 drivers
v0x600001617960_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x6000016179f0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001617a80_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138089380 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001617b10_0 name=_ivl_0
o0x1380893b0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001617ba0_0 name=_ivl_4
v0x600001617c30_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001617cc0_0 .net "ff_out", 0 0, v0x600001617600_0;  1 drivers
v0x600001617d50_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bf840 .functor MUXZ 1, o0x138089380, v0x600001617600_0, L_0x6000014b80a0, C4<>;
L_0x6000014bf8e0 .functor MUXZ 1, o0x1380893b0, v0x600001617600_0, L_0x6000014b8140, C4<>;
S_0x144e9c460 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9c2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000016174e0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001617570_0 .net "d", 0 0, L_0x6000014bf980;  alias, 1 drivers
v0x600001617600_0 .var "q", 0 0;
v0x600001617690_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001617720_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9c5d0 .scope module, "cell13" "BitCell" 21 20, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001610120_0 .net8 "Bitline1", 0 0, p0x1380896b0;  1 drivers, strength-aware
v0x6000016101b0_0 .net8 "Bitline2", 0 0, p0x1380896e0;  1 drivers, strength-aware
v0x600001610240_0 .net "D", 0 0, L_0x6000014bfb60;  1 drivers
v0x6000016102d0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001610360_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x6000016103f0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138089710 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001610480_0 name=_ivl_0
o0x138089740 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001610510_0 name=_ivl_4
v0x6000016105a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001610630_0 .net "ff_out", 0 0, v0x600001617f00_0;  1 drivers
v0x6000016106c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bfa20 .functor MUXZ 1, o0x138089710, v0x600001617f00_0, L_0x6000014b80a0, C4<>;
L_0x6000014bfac0 .functor MUXZ 1, o0x138089740, v0x600001617f00_0, L_0x6000014b8140, C4<>;
S_0x144e9c740 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9c5d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001617de0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001617e70_0 .net "d", 0 0, L_0x6000014bfb60;  alias, 1 drivers
v0x600001617f00_0 .var "q", 0 0;
v0x600001610000_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001610090_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9c8b0 .scope module, "cell14" "BitCell" 21 21, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001610a20_0 .net8 "Bitline1", 0 0, p0x138089a40;  1 drivers, strength-aware
v0x600001610ab0_0 .net8 "Bitline2", 0 0, p0x138089a70;  1 drivers, strength-aware
v0x600001610b40_0 .net "D", 0 0, L_0x6000014bfd40;  1 drivers
v0x600001610bd0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001610c60_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001610cf0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138089aa0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001610d80_0 name=_ivl_0
o0x138089ad0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001610e10_0 name=_ivl_4
v0x600001610ea0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001610f30_0 .net "ff_out", 0 0, v0x600001610870_0;  1 drivers
v0x600001610fc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bfc00 .functor MUXZ 1, o0x138089aa0, v0x600001610870_0, L_0x6000014b80a0, C4<>;
L_0x6000014bfca0 .functor MUXZ 1, o0x138089ad0, v0x600001610870_0, L_0x6000014b8140, C4<>;
S_0x144e9ca20 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9c8b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001610750_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016107e0_0 .net "d", 0 0, L_0x6000014bfd40;  alias, 1 drivers
v0x600001610870_0 .var "q", 0 0;
v0x600001610900_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001610990_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9cb90 .scope module, "cell15" "BitCell" 21 22, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001611320_0 .net8 "Bitline1", 0 0, p0x138089dd0;  1 drivers, strength-aware
v0x6000016113b0_0 .net8 "Bitline2", 0 0, p0x138089e00;  1 drivers, strength-aware
v0x600001611440_0 .net "D", 0 0, L_0x6000014bff20;  1 drivers
v0x6000016114d0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001611560_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x6000016115f0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x138089e30 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001611680_0 name=_ivl_0
o0x138089e60 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001611710_0 name=_ivl_4
v0x6000016117a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001611830_0 .net "ff_out", 0 0, v0x600001611170_0;  1 drivers
v0x6000016118c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bfde0 .functor MUXZ 1, o0x138089e30, v0x600001611170_0, L_0x6000014b80a0, C4<>;
L_0x6000014bfe80 .functor MUXZ 1, o0x138089e60, v0x600001611170_0, L_0x6000014b8140, C4<>;
S_0x144e9cd00 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9cb90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001611050_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016110e0_0 .net "d", 0 0, L_0x6000014bff20;  alias, 1 drivers
v0x600001611170_0 .var "q", 0 0;
v0x600001611200_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001611290_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9ce70 .scope module, "cell2" "BitCell" 21 9, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001611c20_0 .net8 "Bitline1", 0 0, p0x13808a160;  1 drivers, strength-aware
v0x600001611cb0_0 .net8 "Bitline2", 0 0, p0x13808a190;  1 drivers, strength-aware
v0x600001611d40_0 .net "D", 0 0, L_0x6000014be6c0;  1 drivers
v0x600001611dd0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001611e60_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x600001611ef0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808a1c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001611f80_0 name=_ivl_0
o0x13808a1f0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001612010_0 name=_ivl_4
v0x6000016120a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001612130_0 .net "ff_out", 0 0, v0x600001611a70_0;  1 drivers
v0x6000016121c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014be580 .functor MUXZ 1, o0x13808a1c0, v0x600001611a70_0, L_0x6000014b80a0, C4<>;
L_0x6000014be620 .functor MUXZ 1, o0x13808a1f0, v0x600001611a70_0, L_0x6000014b8140, C4<>;
S_0x144e9cfe0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9ce70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001611950_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016119e0_0 .net "d", 0 0, L_0x6000014be6c0;  alias, 1 drivers
v0x600001611a70_0 .var "q", 0 0;
v0x600001611b00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001611b90_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9d350 .scope module, "cell3" "BitCell" 21 10, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001612520_0 .net8 "Bitline1", 0 0, p0x13808a4f0;  1 drivers, strength-aware
v0x6000016125b0_0 .net8 "Bitline2", 0 0, p0x13808a520;  1 drivers, strength-aware
v0x600001612640_0 .net "D", 0 0, L_0x6000014be8a0;  1 drivers
v0x6000016126d0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001612760_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x6000016127f0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808a550 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001612880_0 name=_ivl_0
o0x13808a580 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001612910_0 name=_ivl_4
v0x6000016129a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001612a30_0 .net "ff_out", 0 0, v0x600001612370_0;  1 drivers
v0x600001612ac0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014be760 .functor MUXZ 1, o0x13808a550, v0x600001612370_0, L_0x6000014b80a0, C4<>;
L_0x6000014be800 .functor MUXZ 1, o0x13808a580, v0x600001612370_0, L_0x6000014b8140, C4<>;
S_0x144e9d4c0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9d350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001612250_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016122e0_0 .net "d", 0 0, L_0x6000014be8a0;  alias, 1 drivers
v0x600001612370_0 .var "q", 0 0;
v0x600001612400_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001612490_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9d630 .scope module, "cell4" "BitCell" 21 11, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001612e20_0 .net8 "Bitline1", 0 0, p0x13808a880;  1 drivers, strength-aware
v0x600001612eb0_0 .net8 "Bitline2", 0 0, p0x13808a8b0;  1 drivers, strength-aware
v0x600001612f40_0 .net "D", 0 0, L_0x6000014bea80;  1 drivers
v0x600001612fd0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001613060_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x6000016130f0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808a8e0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001613180_0 name=_ivl_0
o0x13808a910 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001613210_0 name=_ivl_4
v0x6000016132a0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001613330_0 .net "ff_out", 0 0, v0x600001612c70_0;  1 drivers
v0x6000016133c0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014be940 .functor MUXZ 1, o0x13808a8e0, v0x600001612c70_0, L_0x6000014b80a0, C4<>;
L_0x6000014be9e0 .functor MUXZ 1, o0x13808a910, v0x600001612c70_0, L_0x6000014b8140, C4<>;
S_0x144e9d7a0 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9d630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001612b50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001612be0_0 .net "d", 0 0, L_0x6000014bea80;  alias, 1 drivers
v0x600001612c70_0 .var "q", 0 0;
v0x600001612d00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001612d90_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9d910 .scope module, "cell5" "BitCell" 21 12, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600001613720_0 .net8 "Bitline1", 0 0, p0x13808ac10;  1 drivers, strength-aware
v0x6000016137b0_0 .net8 "Bitline2", 0 0, p0x13808ac40;  1 drivers, strength-aware
v0x600001613840_0 .net "D", 0 0, L_0x6000014bec60;  1 drivers
v0x6000016138d0_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x600001613960_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x6000016139f0_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808ac70 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001613a80_0 name=_ivl_0
o0x13808aca0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600001613b10_0 name=_ivl_4
v0x600001613ba0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001613c30_0 .net "ff_out", 0 0, v0x600001613570_0;  1 drivers
v0x600001613cc0_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014beb20 .functor MUXZ 1, o0x13808ac70, v0x600001613570_0, L_0x6000014b80a0, C4<>;
L_0x6000014bebc0 .functor MUXZ 1, o0x13808aca0, v0x600001613570_0, L_0x6000014b8140, C4<>;
S_0x144e9da80 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9d910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001613450_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x6000016134e0_0 .net "d", 0 0, L_0x6000014bec60;  alias, 1 drivers
v0x600001613570_0 .var "q", 0 0;
v0x600001613600_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x600001613690_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9dbf0 .scope module, "cell6" "BitCell" 21 13, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000161c090_0 .net8 "Bitline1", 0 0, p0x13808afa0;  1 drivers, strength-aware
v0x60000161c120_0 .net8 "Bitline2", 0 0, p0x13808afd0;  1 drivers, strength-aware
v0x60000161c1b0_0 .net "D", 0 0, L_0x6000014bee40;  1 drivers
v0x60000161c240_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x60000161c2d0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x60000161c360_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808b000 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161c3f0_0 name=_ivl_0
o0x13808b030 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161c480_0 name=_ivl_4
v0x60000161c510_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161c5a0_0 .net "ff_out", 0 0, v0x600001613e70_0;  1 drivers
v0x60000161c630_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bed00 .functor MUXZ 1, o0x13808b000, v0x600001613e70_0, L_0x6000014b80a0, C4<>;
L_0x6000014beda0 .functor MUXZ 1, o0x13808b030, v0x600001613e70_0, L_0x6000014b8140, C4<>;
S_0x144e9dd60 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9dbf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600001613d50_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x600001613de0_0 .net "d", 0 0, L_0x6000014bee40;  alias, 1 drivers
v0x600001613e70_0 .var "q", 0 0;
v0x600001613f00_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000161c000_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9ded0 .scope module, "cell7" "BitCell" 21 14, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000161c990_0 .net8 "Bitline1", 0 0, p0x13808b330;  1 drivers, strength-aware
v0x60000161ca20_0 .net8 "Bitline2", 0 0, p0x13808b360;  1 drivers, strength-aware
v0x60000161cab0_0 .net "D", 0 0, L_0x6000014bf020;  1 drivers
v0x60000161cb40_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x60000161cbd0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x60000161cc60_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808b390 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161ccf0_0 name=_ivl_0
o0x13808b3c0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161cd80_0 name=_ivl_4
v0x60000161ce10_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161cea0_0 .net "ff_out", 0 0, v0x60000161c7e0_0;  1 drivers
v0x60000161cf30_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014beee0 .functor MUXZ 1, o0x13808b390, v0x60000161c7e0_0, L_0x6000014b80a0, C4<>;
L_0x6000014bef80 .functor MUXZ 1, o0x13808b3c0, v0x60000161c7e0_0, L_0x6000014b8140, C4<>;
S_0x144e9e040 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9ded0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000161c6c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161c750_0 .net "d", 0 0, L_0x6000014bf020;  alias, 1 drivers
v0x60000161c7e0_0 .var "q", 0 0;
v0x60000161c870_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000161c900_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9e1b0 .scope module, "cell8" "BitCell" 21 15, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000161d290_0 .net8 "Bitline1", 0 0, p0x13808b6c0;  1 drivers, strength-aware
v0x60000161d320_0 .net8 "Bitline2", 0 0, p0x13808b6f0;  1 drivers, strength-aware
v0x60000161d3b0_0 .net "D", 0 0, L_0x6000014bf200;  1 drivers
v0x60000161d440_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x60000161d4d0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x60000161d560_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808b720 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161d5f0_0 name=_ivl_0
o0x13808b750 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161d680_0 name=_ivl_4
v0x60000161d710_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161d7a0_0 .net "ff_out", 0 0, v0x60000161d0e0_0;  1 drivers
v0x60000161d830_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bf0c0 .functor MUXZ 1, o0x13808b720, v0x60000161d0e0_0, L_0x6000014b80a0, C4<>;
L_0x6000014bf160 .functor MUXZ 1, o0x13808b750, v0x60000161d0e0_0, L_0x6000014b8140, C4<>;
S_0x144e9e320 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9e1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000161cfc0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161d050_0 .net "d", 0 0, L_0x6000014bf200;  alias, 1 drivers
v0x60000161d0e0_0 .var "q", 0 0;
v0x60000161d170_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000161d200_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
S_0x144e9e490 .scope module, "cell9" "BitCell" 21 16, 22 1 0, S_0x144e99d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000161db90_0 .net8 "Bitline1", 0 0, p0x13808ba50;  1 drivers, strength-aware
v0x60000161dc20_0 .net8 "Bitline2", 0 0, p0x13808ba80;  1 drivers, strength-aware
v0x60000161dcb0_0 .net "D", 0 0, L_0x6000014bf3e0;  1 drivers
v0x60000161dd40_0 .net "ReadEnable1", 0 0, L_0x6000014b80a0;  alias, 1 drivers
v0x60000161ddd0_0 .net "ReadEnable2", 0 0, L_0x6000014b8140;  alias, 1 drivers
v0x60000161de60_0 .net "WriteEnable", 0 0, L_0x6000014b8000;  alias, 1 drivers
o0x13808bab0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161def0_0 name=_ivl_0
o0x13808bae0 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000161df80_0 name=_ivl_4
v0x60000161e010_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161e0a0_0 .net "ff_out", 0 0, v0x60000161d9e0_0;  1 drivers
v0x60000161e130_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
L_0x6000014bf2a0 .functor MUXZ 1, o0x13808bab0, v0x60000161d9e0_0, L_0x6000014b80a0, C4<>;
L_0x6000014bf340 .functor MUXZ 1, o0x13808bae0, v0x60000161d9e0_0, L_0x6000014b8140, C4<>;
S_0x144e9e600 .scope module, "flipflop" "dff" 22 8, 16 2 0, S_0x144e9e490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000161d8c0_0 .net "clk", 0 0, v0x6000016197a0_0;  alias, 1 drivers
v0x60000161d950_0 .net "d", 0 0, L_0x6000014bf3e0;  alias, 1 drivers
v0x60000161d9e0_0 .var "q", 0 0;
v0x60000161da70_0 .net "rst", 0 0, v0x600001619950_0;  alias, 1 drivers
v0x60000161db00_0 .net "wen", 0 0, L_0x6000014b8000;  alias, 1 drivers
    .scope S_0x144e54350;
T_0 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016b34e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x6000016b3570_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x6000016b33c0_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x6000016b3450_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x6000016b3450_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x144e544c0;
T_1 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016b37b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x6000016b3840_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x6000016b3690_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x6000016b3720_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x6000016b3720_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x144e52d00;
T_2 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bcbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x6000016bcc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x6000016bcab0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x6000016bcb40_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x6000016bcb40_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x144e52e70;
T_3 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bcea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x6000016bcf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x6000016bcd80_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x6000016bce10_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x6000016bce10_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x144e52590;
T_4 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bd170_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x6000016bd200_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x6000016bd050_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x6000016bd0e0_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x6000016bd0e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x144e52700;
T_5 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bd440_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x6000016bd4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x6000016bd320_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x6000016bd3b0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x6000016bd3b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x144e51e20;
T_6 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bd710_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x6000016bd7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x6000016bd5f0_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x6000016bd680_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x6000016bd680_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x144e51f90;
T_7 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bd9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x6000016bda70_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x6000016bd8c0_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0x6000016bd950_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x6000016bd950_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x144e518b0;
T_8 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bdcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x6000016bdd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x6000016bdb90_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x6000016bdc20_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x6000016bdc20_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x144e51140;
T_9 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bdf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x6000016be010_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x6000016bde60_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0x6000016bdef0_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x6000016bdef0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x144e53be0;
T_10 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016b3a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x6000016b3b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x6000016b3960_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x6000016b39f0_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v0x6000016b39f0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144e53d50;
T_11 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016b3d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x6000016b3de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x6000016b3c30_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x6000016b3cc0_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x6000016b3cc0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x144e4e2a0;
T_12 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bc090_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x6000016bc120_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x6000016b3f00_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x6000016bc000_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x6000016bc000_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x144e4e410;
T_13 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bc360_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x6000016bc3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x6000016bc240_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0x6000016bc2d0_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x6000016bc2d0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x144e53470;
T_14 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bc630_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x6000016bc6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x6000016bc510_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x6000016bc5a0_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x6000016bc5a0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x144e535e0;
T_15 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016bc900_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x6000016bc990_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x6000016bc7e0_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x6000016bc870_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x6000016bc870_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x144e68cb0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016eb2a0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x144e68cb0;
T_17 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016eb3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x6000016eb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call 12 62 "$display", "%m loading memory." {0 0 0};
    %vpi_call 12 63 "$readmemh", "loadfile_instr.img", v0x6000016eb330 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016eb2a0_0, 0;
T_17.2 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000016eb210_0;
    %load/vec4 v0x6000016eb450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call 12 69 "$display", "%m Writing 0x%h to address 0x%h.", v0x6000016eb0f0_0, &PV<v0x6000016eafd0_0, 1, 15> {0 0 0};
    %load/vec4 v0x6000016eb0f0_0;
    %load/vec4 v0x6000016eafd0_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000016eb330, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x144e4db30;
T_18 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016be520_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x6000016be5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x6000016be400_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x6000016be490_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x6000016be490_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x144e4dca0;
T_19 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016be7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x6000016be880_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x6000016be6d0_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0x6000016be760_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %assign/vec4 v0x6000016be760_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x144e50060;
T_20 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016beac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x6000016beb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x6000016be9a0_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0x6000016bea30_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v0x6000016bea30_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x144e35140;
T_21 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016aa520_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x6000016aa5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x6000016aa400_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0x6000016aa490_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %assign/vec4 v0x6000016aa490_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x144e35420;
T_22 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016aae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x6000016aaeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x6000016aad00_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0x6000016aad90_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %assign/vec4 v0x6000016aad90_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x144e26f70;
T_23 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001696d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x600001696e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x600001696c70_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0x600001696d00_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v0x600001696d00_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x144e1ec00;
T_24 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001697690_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x600001697720_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x600001697570_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0x600001697600_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %assign/vec4 v0x600001697600_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x144e1eee0;
T_25 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001690000_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x600001690090_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x600001697e70_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0x600001697f00_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %assign/vec4 v0x600001697f00_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x144e1f1c0;
T_26 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001690900_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x600001690990_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x6000016907e0_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0x600001690870_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %assign/vec4 v0x600001690870_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x144e16df0;
T_27 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001691200_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x600001691290_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x6000016910e0_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0x600001691170_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %assign/vec4 v0x600001691170_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x144e170d0;
T_28 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001691b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x600001691b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x6000016919e0_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x600001691a70_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %assign/vec4 v0x600001691a70_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x144e2bf70;
T_29 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001692400_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x600001692490_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x6000016922e0_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0x600001692370_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v0x600001692370_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x144e2c250;
T_30 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001692d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x600001692d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x600001692be0_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x600001692c70_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %assign/vec4 v0x600001692c70_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x144e35700;
T_31 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016ab720_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x6000016ab7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x6000016ab600_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x6000016ab690_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %assign/vec4 v0x6000016ab690_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x144e30150;
T_32 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001694090_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x600001694120_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x6000016abf00_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x600001694000_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %assign/vec4 v0x600001694000_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x144e30430;
T_33 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001694990_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x600001694a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x600001694870_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0x600001694900_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %assign/vec4 v0x600001694900_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x144e2ee90;
T_34 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001695290_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x600001695320_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x600001695170_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0x600001695200_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %assign/vec4 v0x600001695200_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x144e2f170;
T_35 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001695b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x600001695c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x600001695a70_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0x600001695b00_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %assign/vec4 v0x600001695b00_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x144e26c90;
T_36 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001696490_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x600001696520_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x600001696370_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x600001696400_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %assign/vec4 v0x600001696400_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x144e4eb80;
T_37 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a0fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x6000016a1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0x6000016a0ea0_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0x6000016a0f30_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %assign/vec4 v0x6000016a0f30_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x144e5bef0;
T_38 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a18c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x6000016a1950_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x6000016a17a0_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0x6000016a1830_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %assign/vec4 v0x6000016a1830_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x144e599c0;
T_39 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016ad830_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x6000016ad8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x6000016ad710_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x6000016ad7a0_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %assign/vec4 v0x6000016ad7a0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x144e58970;
T_40 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016ae130_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x6000016ae1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0x6000016ae010_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0x6000016ae0a0_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x6000016ae0a0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x144e58200;
T_41 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016aea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x6000016aeac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x6000016ae910_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0x6000016ae9a0_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %assign/vec4 v0x6000016ae9a0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x144e55560;
T_42 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016af330_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x6000016af3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x6000016af210_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0x6000016af2a0_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %assign/vec4 v0x6000016af2a0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x144e57a90;
T_43 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016afc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x6000016afcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0x6000016afb10_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0x6000016afba0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %assign/vec4 v0x6000016afba0_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x144e57320;
T_44 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a85a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x6000016a8630_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x6000016a8480_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0x6000016a8510_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %assign/vec4 v0x6000016a8510_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x144e56bb0;
T_45 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x6000016a8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0x6000016a8d80_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0x6000016a8e10_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %assign/vec4 v0x6000016a8e10_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x144e56440;
T_46 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a97a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x6000016a9830_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x6000016a9680_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0x6000016a9710_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %assign/vec4 v0x6000016a9710_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x144e5b780;
T_47 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x6000016a2250_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x6000016a20a0_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x6000016a2130_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %assign/vec4 v0x6000016a2130_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x144e55e40;
T_48 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a2ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x6000016a2b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x6000016a29a0_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0x6000016a2a30_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %assign/vec4 v0x6000016a2a30_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x144e5b010;
T_49 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a33c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x6000016a3450_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x6000016a32a0_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0x6000016a3330_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %assign/vec4 v0x6000016a3330_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x144e516b0;
T_50 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016a3cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x6000016a3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x6000016a3ba0_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0x6000016a3c30_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %assign/vec4 v0x6000016a3c30_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x144e5a8a0;
T_51 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016ac630_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x6000016ac6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0x6000016ac510_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0x6000016ac5a0_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %assign/vec4 v0x6000016ac5a0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x144e5a130;
T_52 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016acf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x6000016acfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0x6000016ace10_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0x6000016acea0_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %assign/vec4 v0x6000016acea0_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0x144e84ce0;
T_53 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x60000166bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x60000166ba80_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0x60000166bb10_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %assign/vec4 v0x60000166bb10_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x144e84fc0;
T_54 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001654510_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0x6000016545a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0x6000016543f0_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0x600001654480_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %assign/vec4 v0x600001654480_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x144e863e0;
T_55 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001650480_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x600001650510_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x600001650360_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0x6000016503f0_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %assign/vec4 v0x6000016503f0_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x144e868c0;
T_56 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001650d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x600001650e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x600001650c60_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0x600001650cf0_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %assign/vec4 v0x600001650cf0_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x144e86ba0;
T_57 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001651680_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x600001651710_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0x600001651560_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0x6000016515f0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %assign/vec4 v0x6000016515f0_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x144e86e80;
T_58 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001651f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0x600001652010_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0x600001651e60_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0x600001651ef0_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %assign/vec4 v0x600001651ef0_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x144e87160;
T_59 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001652880_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x600001652910_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x600001652760_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0x6000016527f0_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %assign/vec4 v0x6000016527f0_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x144e87440;
T_60 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001653180_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x600001653210_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x600001653060_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0x6000016530f0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0x6000016530f0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x144e87720;
T_61 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001653a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x600001653b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x600001653960_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0x6000016539f0_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %assign/vec4 v0x6000016539f0_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x144e87a00;
T_62 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0x60000165c480_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x60000165c2d0_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0x60000165c360_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %assign/vec4 v0x60000165c360_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x144e852a0;
T_63 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001654e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x600001654ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0x600001654cf0_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0x600001654d80_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %assign/vec4 v0x600001654d80_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x144e85580;
T_64 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001655710_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0x6000016557a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x6000016555f0_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0x600001655680_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %assign/vec4 v0x600001655680_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x144e85860;
T_65 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001656010_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x6000016560a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x600001655ef0_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0x600001655f80_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %assign/vec4 v0x600001655f80_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x144e85b40;
T_66 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001656910_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0x6000016569a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x6000016567f0_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0x600001656880_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %assign/vec4 v0x600001656880_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x144e85e20;
T_67 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001657210_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x6000016572a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x6000016570f0_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0x600001657180_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %assign/vec4 v0x600001657180_0, 0;
    %jmp T_67;
    .thread T_67;
    .scope S_0x144e86100;
T_68 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001657b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x600001657ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x6000016579f0_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0x600001657a80_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %assign/vec4 v0x600001657a80_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x144e880e0;
T_69 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x60000165d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x60000165d050_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0x60000165d0e0_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %assign/vec4 v0x60000165d0e0_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x144e883c0;
T_70 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x60000165db00_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x60000165d950_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0x60000165d9e0_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %assign/vec4 v0x60000165d9e0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x144e897e0;
T_71 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016599e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x600001659a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x6000016598c0_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0x600001659950_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %assign/vec4 v0x600001659950_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x144e89cc0;
T_72 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165a2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0x60000165a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0x60000165a1c0_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0x60000165a250_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %assign/vec4 v0x60000165a250_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x144e89fa0;
T_73 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x60000165ac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x60000165aac0_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x60000165ab50_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %assign/vec4 v0x60000165ab50_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x144e8a280;
T_74 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x60000165b570_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x60000165b3c0_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0x60000165b450_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %assign/vec4 v0x60000165b450_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x144e8a560;
T_75 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x60000165be70_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x60000165bcc0_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x60000165bd50_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %assign/vec4 v0x60000165bd50_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x144e8a840;
T_76 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001644750_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x6000016447e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x600001644630_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0x6000016446c0_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %assign/vec4 v0x6000016446c0_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_0x144e8ab20;
T_77 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001645050_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x6000016450e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001644f30_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0x600001644fc0_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %assign/vec4 v0x600001644fc0_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x144e8ae00;
T_78 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001645950_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0x6000016459e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x600001645830_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0x6000016458c0_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %assign/vec4 v0x6000016458c0_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x144e886a0;
T_79 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165e370_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x60000165e400_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x60000165e250_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x60000165e2e0_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %assign/vec4 v0x60000165e2e0_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x144e88980;
T_80 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x60000165ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x60000165eb50_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0x60000165ebe0_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %assign/vec4 v0x60000165ebe0_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_0x144e88c60;
T_81 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x60000165f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x60000165f450_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0x60000165f4e0_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %assign/vec4 v0x60000165f4e0_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x144e88f40;
T_82 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000165fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v0x60000165ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0x60000165fd50_0;
    %jmp/1 T_82.3, 9;
T_82.2 ; End of true expr.
    %load/vec4 v0x60000165fde0_0;
    %jmp/0 T_82.3, 9;
 ; End of false expr.
    %blend;
T_82.3;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %assign/vec4 v0x60000165fde0_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x144e89220;
T_83 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016587e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0x600001658870_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x6000016586c0_0;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v0x600001658750_0;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %assign/vec4 v0x600001658750_0, 0;
    %jmp T_83;
    .thread T_83;
    .scope S_0x144e89500;
T_84 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016590e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x600001659170_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x600001658fc0_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0x600001659050_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %assign/vec4 v0x600001659050_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x144e8b4e0;
T_85 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016466d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x600001646760_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0x6000016465b0_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0x600001646640_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %assign/vec4 v0x600001646640_0, 0;
    %jmp T_85;
    .thread T_85;
    .scope S_0x144e8b7c0;
T_86 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001646fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0x600001647060_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x600001646eb0_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0x600001646f40_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %assign/vec4 v0x600001646f40_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x144e8cbe0;
T_87 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001642f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x600001642fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x600001642e20_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x600001642eb0_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x600001642eb0_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x144e8d0c0;
T_88 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001643840_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x6000016438d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0x600001643720_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0x6000016437b0_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %assign/vec4 v0x6000016437b0_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_0x144e8d3a0;
T_89 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x60000164c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x60000164c090_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0x60000164c120_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %assign/vec4 v0x60000164c120_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x144e8d680;
T_90 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0x60000164cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0x60000164c990_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0x60000164ca20_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %assign/vec4 v0x60000164ca20_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x144e8d960;
T_91 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x60000164d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0x60000164d290_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0x60000164d320_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %assign/vec4 v0x60000164d320_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x144e8dc40;
T_92 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0x60000164dd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x60000164db90_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0x60000164dc20_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %assign/vec4 v0x60000164dc20_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x144e8df20;
T_93 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x60000164e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x60000164e490_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0x60000164e520_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %assign/vec4 v0x60000164e520_0, 0;
    %jmp T_93;
    .thread T_93;
    .scope S_0x144e8e200;
T_94 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0x60000164ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0x60000164ed90_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0x60000164ee20_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %assign/vec4 v0x60000164ee20_0, 0;
    %jmp T_94;
    .thread T_94;
    .scope S_0x144e8baa0;
T_95 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016478d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x600001647960_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x6000016477b0_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0x600001647840_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %assign/vec4 v0x600001647840_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x144e8bd80;
T_96 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001640240_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x6000016402d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0x600001640120_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0x6000016401b0_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %assign/vec4 v0x6000016401b0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x144e8c060;
T_97 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001640b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x600001640bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x600001640a20_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0x600001640ab0_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %assign/vec4 v0x600001640ab0_0, 0;
    %jmp T_97;
    .thread T_97;
    .scope S_0x144e8c340;
T_98 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001641440_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x6000016414d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x600001641320_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0x6000016413b0_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %assign/vec4 v0x6000016413b0_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x144e8c620;
T_99 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001641d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x600001641dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0x600001641c20_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0x600001641cb0_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %assign/vec4 v0x600001641cb0_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x144e8c900;
T_100 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001642640_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0x6000016426d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0x600001642520_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0x6000016425b0_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %assign/vec4 v0x6000016425b0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x144e8e8e0;
T_101 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x60000164fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x60000164fb10_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0x60000164fba0_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %assign/vec4 v0x60000164fba0_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x144e8ebc0;
T_102 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016485a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0x600001648630_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0x600001648480_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0x600001648510_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %assign/vec4 v0x600001648510_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x144e8ffe0;
T_103 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001634510_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x6000016345a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0x6000016343f0_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0x600001634480_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %assign/vec4 v0x600001634480_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0x144e904c0;
T_104 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001634e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0x600001634ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0x600001634cf0_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0x600001634d80_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %assign/vec4 v0x600001634d80_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x144e907a0;
T_105 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001635710_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x6000016357a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0x6000016355f0_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0x600001635680_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %assign/vec4 v0x600001635680_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x144e90a80;
T_106 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001636010_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0x6000016360a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0x600001635ef0_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0x600001635f80_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %assign/vec4 v0x600001635f80_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x144e90d60;
T_107 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001636910_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x6000016369a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0x6000016367f0_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0x600001636880_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %assign/vec4 v0x600001636880_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x144e91040;
T_108 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001637210_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0x6000016372a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x6000016370f0_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0x600001637180_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %assign/vec4 v0x600001637180_0, 0;
    %jmp T_108;
    .thread T_108;
    .scope S_0x144e91320;
T_109 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001637b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x600001637ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0x6000016379f0_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0x600001637a80_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %assign/vec4 v0x600001637a80_0, 0;
    %jmp T_109;
    .thread T_109;
    .scope S_0x144e91600;
T_110 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001630480_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0x600001630510_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0x600001630360_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0x6000016303f0_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %assign/vec4 v0x6000016303f0_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x144e8eea0;
T_111 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001648ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x600001648f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x600001648d80_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0x600001648e10_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %assign/vec4 v0x600001648e10_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x144e8f180;
T_112 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016497a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0x600001649830_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x600001649680_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0x600001649710_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %assign/vec4 v0x600001649710_0, 0;
    %jmp T_112;
    .thread T_112;
    .scope S_0x144e8f460;
T_113 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164a0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x60000164a130_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x600001649f80_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0x60000164a010_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %assign/vec4 v0x60000164a010_0, 0;
    %jmp T_113;
    .thread T_113;
    .scope S_0x144e8f740;
T_114 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164a9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0x60000164aa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0x60000164a880_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0x60000164a910_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %assign/vec4 v0x60000164a910_0, 0;
    %jmp T_114;
    .thread T_114;
    .scope S_0x144e8fa20;
T_115 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x60000164b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0x60000164b180_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0x60000164b210_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %assign/vec4 v0x60000164b210_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x144e8fd00;
T_116 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000164bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x60000164bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0x60000164ba80_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0x60000164bb10_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %assign/vec4 v0x60000164bb10_0, 0;
    %jmp T_116;
    .thread T_116;
    .scope S_0x144e91ce0;
T_117 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001631200_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x600001631290_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0x6000016310e0_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0x600001631170_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %assign/vec4 v0x600001631170_0, 0;
    %jmp T_117;
    .thread T_117;
    .scope S_0x144e91fc0;
T_118 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001631b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0x600001631b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x6000016319e0_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0x600001631a70_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %assign/vec4 v0x600001631a70_0, 0;
    %jmp T_118;
    .thread T_118;
    .scope S_0x144e933e0;
T_119 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x60000163db00_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0x60000163d950_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0x60000163d9e0_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %assign/vec4 v0x60000163d9e0_0, 0;
    %jmp T_119;
    .thread T_119;
    .scope S_0x144e938c0;
T_120 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163e370_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0x60000163e400_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x60000163e250_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0x60000163e2e0_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %assign/vec4 v0x60000163e2e0_0, 0;
    %jmp T_120;
    .thread T_120;
    .scope S_0x144e93ba0;
T_121 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x60000163ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x60000163eb50_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0x60000163ebe0_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %assign/vec4 v0x60000163ebe0_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x144e93e80;
T_122 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0x60000163f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0x60000163f450_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0x60000163f4e0_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %assign/vec4 v0x60000163f4e0_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x144e94160;
T_123 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x60000163ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0x60000163fd50_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0x60000163fde0_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %assign/vec4 v0x60000163fde0_0, 0;
    %jmp T_123;
    .thread T_123;
    .scope S_0x144e94440;
T_124 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016387e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0x600001638870_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0x6000016386c0_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0x600001638750_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %assign/vec4 v0x600001638750_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x144e94720;
T_125 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016390e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x600001639170_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x600001638fc0_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0x600001639050_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %assign/vec4 v0x600001639050_0, 0;
    %jmp T_125;
    .thread T_125;
    .scope S_0x144e94a00;
T_126 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016399e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0x600001639a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0x6000016398c0_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0x600001639950_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %assign/vec4 v0x600001639950_0, 0;
    %jmp T_126;
    .thread T_126;
    .scope S_0x144e922a0;
T_127 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001632400_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x600001632490_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0x6000016322e0_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0x600001632370_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %assign/vec4 v0x600001632370_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x144e92580;
T_128 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001632d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0x600001632d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0x600001632be0_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0x600001632c70_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %assign/vec4 v0x600001632c70_0, 0;
    %jmp T_128;
    .thread T_128;
    .scope S_0x144e92860;
T_129 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001633600_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x600001633690_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0x6000016334e0_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0x600001633570_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %assign/vec4 v0x600001633570_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x144e92b40;
T_130 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001633f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0x60000163c000_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0x600001633de0_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0x600001633e70_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %assign/vec4 v0x600001633e70_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x144e92e20;
T_131 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x60000163c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0x60000163c750_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0x60000163c7e0_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %assign/vec4 v0x60000163c7e0_0, 0;
    %jmp T_131;
    .thread T_131;
    .scope S_0x144e93100;
T_132 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x60000163d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0x60000163d050_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0x60000163d0e0_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %assign/vec4 v0x60000163d0e0_0, 0;
    %jmp T_132;
    .thread T_132;
    .scope S_0x144e950e0;
T_133 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163a760_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x60000163a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0x60000163a640_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0x60000163a6d0_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %assign/vec4 v0x60000163a6d0_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x144e953c0;
T_134 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x60000163b0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0x60000163af40_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0x60000163afd0_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x60000163afd0_0, 0;
    %jmp T_134;
    .thread T_134;
    .scope S_0x144e967e0;
T_135 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001626fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x600001627060_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0x600001626eb0_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0x600001626f40_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %assign/vec4 v0x600001626f40_0, 0;
    %jmp T_135;
    .thread T_135;
    .scope S_0x144e96cc0;
T_136 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016278d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0x600001627960_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0x6000016277b0_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0x600001627840_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %assign/vec4 v0x600001627840_0, 0;
    %jmp T_136;
    .thread T_136;
    .scope S_0x144e96fa0;
T_137 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001620240_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x6000016202d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0x600001620120_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0x6000016201b0_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %assign/vec4 v0x6000016201b0_0, 0;
    %jmp T_137;
    .thread T_137;
    .scope S_0x144e97280;
T_138 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001620b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0x600001620bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0x600001620a20_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0x600001620ab0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %assign/vec4 v0x600001620ab0_0, 0;
    %jmp T_138;
    .thread T_138;
    .scope S_0x144e97560;
T_139 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001621440_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x6000016214d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x600001621320_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0x6000016213b0_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %assign/vec4 v0x6000016213b0_0, 0;
    %jmp T_139;
    .thread T_139;
    .scope S_0x144e97840;
T_140 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001621d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0x600001621dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0x600001621c20_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0x600001621cb0_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %assign/vec4 v0x600001621cb0_0, 0;
    %jmp T_140;
    .thread T_140;
    .scope S_0x144e97b20;
T_141 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001622640_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x6000016226d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0x600001622520_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0x6000016225b0_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %assign/vec4 v0x6000016225b0_0, 0;
    %jmp T_141;
    .thread T_141;
    .scope S_0x144e97e00;
T_142 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001622f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0x600001622fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0x600001622e20_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0x600001622eb0_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %assign/vec4 v0x600001622eb0_0, 0;
    %jmp T_142;
    .thread T_142;
    .scope S_0x144e956a0;
T_143 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000163b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x60000163b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0x60000163b840_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0x60000163b8d0_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %assign/vec4 v0x60000163b8d0_0, 0;
    %jmp T_143;
    .thread T_143;
    .scope S_0x144e95980;
T_144 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016242d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0x600001624360_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x6000016241b0_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0x600001624240_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %assign/vec4 v0x600001624240_0, 0;
    %jmp T_144;
    .thread T_144;
    .scope S_0x144e95c60;
T_145 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001624bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x600001624c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0x600001624ab0_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0x600001624b40_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %assign/vec4 v0x600001624b40_0, 0;
    %jmp T_145;
    .thread T_145;
    .scope S_0x144e95f40;
T_146 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016254d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0x600001625560_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0x6000016253b0_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0x600001625440_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %assign/vec4 v0x600001625440_0, 0;
    %jmp T_146;
    .thread T_146;
    .scope S_0x144e96220;
T_147 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001625dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x600001625e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0x600001625cb0_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0x600001625d40_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %assign/vec4 v0x600001625d40_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x144e96500;
T_148 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016266d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0x600001626760_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0x6000016265b0_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0x600001626640_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %assign/vec4 v0x600001626640_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x144e984e0;
T_149 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001623cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x600001623d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0x600001623ba0_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0x600001623c30_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %assign/vec4 v0x600001623c30_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x144e987c0;
T_150 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0x60000162c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0x60000162c510_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0x60000162c5a0_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %assign/vec4 v0x60000162c5a0_0, 0;
    %jmp T_150;
    .thread T_150;
    .scope S_0x144e99be0;
T_151 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016285a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x600001628630_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0x600001628480_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0x600001628510_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %assign/vec4 v0x600001628510_0, 0;
    %jmp T_151;
    .thread T_151;
    .scope S_0x144e9a0c0;
T_152 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001628ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0x600001628f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0x600001628d80_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0x600001628e10_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %assign/vec4 v0x600001628e10_0, 0;
    %jmp T_152;
    .thread T_152;
    .scope S_0x144e9a3a0;
T_153 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016297a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x600001629830_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x600001629680_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0x600001629710_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %assign/vec4 v0x600001629710_0, 0;
    %jmp T_153;
    .thread T_153;
    .scope S_0x144e9a680;
T_154 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162a0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x60000162a130_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0x600001629f80_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0x60000162a010_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %assign/vec4 v0x60000162a010_0, 0;
    %jmp T_154;
    .thread T_154;
    .scope S_0x144e9a960;
T_155 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162a9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x60000162aa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0x60000162a880_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0x60000162a910_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %assign/vec4 v0x60000162a910_0, 0;
    %jmp T_155;
    .thread T_155;
    .scope S_0x144e9ac40;
T_156 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0x60000162b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x60000162b180_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0x60000162b210_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %assign/vec4 v0x60000162b210_0, 0;
    %jmp T_156;
    .thread T_156;
    .scope S_0x144e9af20;
T_157 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x60000162bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0x60000162ba80_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0x60000162bb10_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %assign/vec4 v0x60000162bb10_0, 0;
    %jmp T_157;
    .thread T_157;
    .scope S_0x144e9b200;
T_158 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001614510_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0x6000016145a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0x6000016143f0_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0x600001614480_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %assign/vec4 v0x600001614480_0, 0;
    %jmp T_158;
    .thread T_158;
    .scope S_0x144e98aa0;
T_159 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x60000162cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0x60000162ce10_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0x60000162cea0_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %assign/vec4 v0x60000162cea0_0, 0;
    %jmp T_159;
    .thread T_159;
    .scope S_0x144e98d80;
T_160 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0x60000162d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0x60000162d710_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0x60000162d7a0_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %assign/vec4 v0x60000162d7a0_0, 0;
    %jmp T_160;
    .thread T_160;
    .scope S_0x144e99060;
T_161 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x60000162e1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0x60000162e010_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0x60000162e0a0_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %assign/vec4 v0x60000162e0a0_0, 0;
    %jmp T_161;
    .thread T_161;
    .scope S_0x144e99340;
T_162 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162ea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0x60000162eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0x60000162e910_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0x60000162e9a0_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %assign/vec4 v0x60000162e9a0_0, 0;
    %jmp T_162;
    .thread T_162;
    .scope S_0x144e99620;
T_163 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162f330_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x60000162f3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0x60000162f210_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0x60000162f2a0_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %assign/vec4 v0x60000162f2a0_0, 0;
    %jmp T_163;
    .thread T_163;
    .scope S_0x144e99900;
T_164 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000162fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0x60000162fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0x60000162fb10_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0x60000162fba0_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %assign/vec4 v0x60000162fba0_0, 0;
    %jmp T_164;
    .thread T_164;
    .scope S_0x144e9b8e0;
T_165 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001615290_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x600001615320_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x600001615170_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0x600001615200_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %assign/vec4 v0x600001615200_0, 0;
    %jmp T_165;
    .thread T_165;
    .scope S_0x144e9bbc0;
T_166 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001615b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0x600001615c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0x600001615a70_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0x600001615b00_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %assign/vec4 v0x600001615b00_0, 0;
    %jmp T_166;
    .thread T_166;
    .scope S_0x144e9cfe0;
T_167 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001611b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x600001611b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x6000016119e0_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0x600001611a70_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %assign/vec4 v0x600001611a70_0, 0;
    %jmp T_167;
    .thread T_167;
    .scope S_0x144e9d4c0;
T_168 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001612400_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0x600001612490_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0x6000016122e0_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0x600001612370_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %assign/vec4 v0x600001612370_0, 0;
    %jmp T_168;
    .thread T_168;
    .scope S_0x144e9d7a0;
T_169 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001612d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x600001612d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0x600001612be0_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0x600001612c70_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %assign/vec4 v0x600001612c70_0, 0;
    %jmp T_169;
    .thread T_169;
    .scope S_0x144e9da80;
T_170 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001613600_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x600001613690_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0x6000016134e0_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0x600001613570_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %assign/vec4 v0x600001613570_0, 0;
    %jmp T_170;
    .thread T_170;
    .scope S_0x144e9dd60;
T_171 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001613f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x60000161c000_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0x600001613de0_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0x600001613e70_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %assign/vec4 v0x600001613e70_0, 0;
    %jmp T_171;
    .thread T_171;
    .scope S_0x144e9e040;
T_172 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000161c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x60000161c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0x60000161c750_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0x60000161c7e0_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %assign/vec4 v0x60000161c7e0_0, 0;
    %jmp T_172;
    .thread T_172;
    .scope S_0x144e9e320;
T_173 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000161d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x60000161d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0x60000161d050_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0x60000161d0e0_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %assign/vec4 v0x60000161d0e0_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x144e9e600;
T_174 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000161da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0x60000161db00_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0x60000161d950_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0x60000161d9e0_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %assign/vec4 v0x60000161d9e0_0, 0;
    %jmp T_174;
    .thread T_174;
    .scope S_0x144e9bea0;
T_175 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001616490_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x600001616520_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0x600001616370_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0x600001616400_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %assign/vec4 v0x600001616400_0, 0;
    %jmp T_175;
    .thread T_175;
    .scope S_0x144e9c180;
T_176 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001616d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0x600001616e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600001616c70_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0x600001616d00_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %assign/vec4 v0x600001616d00_0, 0;
    %jmp T_176;
    .thread T_176;
    .scope S_0x144e9c460;
T_177 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001617690_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x600001617720_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0x600001617570_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0x600001617600_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %assign/vec4 v0x600001617600_0, 0;
    %jmp T_177;
    .thread T_177;
    .scope S_0x144e9c740;
T_178 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001610000_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0x600001610090_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0x600001617e70_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0x600001617f00_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %assign/vec4 v0x600001617f00_0, 0;
    %jmp T_178;
    .thread T_178;
    .scope S_0x144e9ca20;
T_179 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001610900_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x600001610990_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0x6000016107e0_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0x600001610870_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %assign/vec4 v0x600001610870_0, 0;
    %jmp T_179;
    .thread T_179;
    .scope S_0x144e9cd00;
T_180 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001611200_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0x600001611290_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0x6000016110e0_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0x600001611170_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %assign/vec4 v0x600001611170_0, 0;
    %jmp T_180;
    .thread T_180;
    .scope S_0x144e2c930;
T_181 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001693a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x600001693b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0x600001693960_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0x6000016939f0_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x6000016939f0_0, 0;
    %jmp T_181;
    .thread T_181;
    .scope S_0x144e2cc10;
T_182 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0x60000169c480_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0x60000169c2d0_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0x60000169c360_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %assign/vec4 v0x60000169c360_0, 0;
    %jmp T_182;
    .thread T_182;
    .scope S_0x144e2e030;
T_183 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001698360_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x6000016983f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0x600001698240_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0x6000016982d0_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %assign/vec4 v0x6000016982d0_0, 0;
    %jmp T_183;
    .thread T_183;
    .scope S_0x144e2e510;
T_184 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001698c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0x600001698cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0x600001698b40_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0x600001698bd0_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %assign/vec4 v0x600001698bd0_0, 0;
    %jmp T_184;
    .thread T_184;
    .scope S_0x144e24050;
T_185 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001699560_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x6000016995f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0x600001699440_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0x6000016994d0_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %assign/vec4 v0x6000016994d0_0, 0;
    %jmp T_185;
    .thread T_185;
    .scope S_0x144e24330;
T_186 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001699e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0x600001699ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0x600001699d40_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0x600001699dd0_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %assign/vec4 v0x600001699dd0_0, 0;
    %jmp T_186;
    .thread T_186;
    .scope S_0x144e24610;
T_187 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169a760_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x60000169a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0x60000169a640_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0x60000169a6d0_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %assign/vec4 v0x60000169a6d0_0, 0;
    %jmp T_187;
    .thread T_187;
    .scope S_0x144e248f0;
T_188 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0x60000169b0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0x60000169af40_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0x60000169afd0_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %assign/vec4 v0x60000169afd0_0, 0;
    %jmp T_188;
    .thread T_188;
    .scope S_0x144e24bd0;
T_189 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x60000169b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0x60000169b840_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0x60000169b8d0_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %assign/vec4 v0x60000169b8d0_0, 0;
    %jmp T_189;
    .thread T_189;
    .scope S_0x144e24eb0;
T_190 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016842d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x600001684360_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0x6000016841b0_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0x600001684240_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %assign/vec4 v0x600001684240_0, 0;
    %jmp T_190;
    .thread T_190;
    .scope S_0x144e2cef0;
T_191 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x60000169cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0x60000169cbd0_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0x60000169cc60_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %assign/vec4 v0x60000169cc60_0, 0;
    %jmp T_191;
    .thread T_191;
    .scope S_0x144e2d1d0;
T_192 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0x60000169d680_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0x60000169d4d0_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0x60000169d560_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %assign/vec4 v0x60000169d560_0, 0;
    %jmp T_192;
    .thread T_192;
    .scope S_0x144e2d4b0;
T_193 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x60000169df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0x60000169ddd0_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0x60000169de60_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %assign/vec4 v0x60000169de60_0, 0;
    %jmp T_193;
    .thread T_193;
    .scope S_0x144e2d790;
T_194 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169e7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0x60000169e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0x60000169e6d0_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0x60000169e760_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %assign/vec4 v0x60000169e760_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x144e2da70;
T_195 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x60000169f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0x60000169efd0_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0x60000169f060_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %assign/vec4 v0x60000169f060_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x144e2dd50;
T_196 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000169f9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0x60000169fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0x60000169f8d0_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0x60000169f960_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %assign/vec4 v0x60000169f960_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x144e25590;
T_197 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001685050_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x6000016850e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0x600001684f30_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0x600001684fc0_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %assign/vec4 v0x600001684fc0_0, 0;
    %jmp T_197;
    .thread T_197;
    .scope S_0x144e25870;
T_198 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001685950_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0x6000016859e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0x600001685830_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0x6000016858c0_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %assign/vec4 v0x6000016858c0_0, 0;
    %jmp T_198;
    .thread T_198;
    .scope S_0x144e1c580;
T_199 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016818c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x600001681950_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0x6000016817a0_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0x600001681830_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %assign/vec4 v0x600001681830_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x144e1ca60;
T_200 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016821c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0x600001682250_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0x6000016820a0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0x600001682130_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %assign/vec4 v0x600001682130_0, 0;
    %jmp T_200;
    .thread T_200;
    .scope S_0x144e1cd40;
T_201 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001682ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x600001682b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0x6000016829a0_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0x600001682a30_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %assign/vec4 v0x600001682a30_0, 0;
    %jmp T_201;
    .thread T_201;
    .scope S_0x144e1d020;
T_202 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016833c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0x600001683450_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0x6000016832a0_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0x600001683330_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %assign/vec4 v0x600001683330_0, 0;
    %jmp T_202;
    .thread T_202;
    .scope S_0x144e1d300;
T_203 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001683cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0x600001683d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0x600001683ba0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0x600001683c30_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %assign/vec4 v0x600001683c30_0, 0;
    %jmp T_203;
    .thread T_203;
    .scope S_0x144e1d5e0;
T_204 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0x60000168c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0x60000168c510_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0x60000168c5a0_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %assign/vec4 v0x60000168c5a0_0, 0;
    %jmp T_204;
    .thread T_204;
    .scope S_0x144e1d8c0;
T_205 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0x60000168cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0x60000168ce10_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0x60000168cea0_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %assign/vec4 v0x60000168cea0_0, 0;
    %jmp T_205;
    .thread T_205;
    .scope S_0x144e1dba0;
T_206 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0x60000168d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0x60000168d710_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0x60000168d7a0_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %assign/vec4 v0x60000168d7a0_0, 0;
    %jmp T_206;
    .thread T_206;
    .scope S_0x144e25b50;
T_207 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001686250_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0x6000016862e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0x600001686130_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0x6000016861c0_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %assign/vec4 v0x6000016861c0_0, 0;
    %jmp T_207;
    .thread T_207;
    .scope S_0x144e25e30;
T_208 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001686b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0x600001686be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0x600001686a30_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0x600001686ac0_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %assign/vec4 v0x600001686ac0_0, 0;
    %jmp T_208;
    .thread T_208;
    .scope S_0x144e26110;
T_209 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001687450_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0x6000016874e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0x600001687330_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0x6000016873c0_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %assign/vec4 v0x6000016873c0_0, 0;
    %jmp T_209;
    .thread T_209;
    .scope S_0x144e263f0;
T_210 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001687d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x600001687de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0x600001687c30_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0x600001687cc0_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %assign/vec4 v0x600001687cc0_0, 0;
    %jmp T_210;
    .thread T_210;
    .scope S_0x144e1bfc0;
T_211 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016806c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0x600001680750_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0x6000016805a0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0x600001680630_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %assign/vec4 v0x600001680630_0, 0;
    %jmp T_211;
    .thread T_211;
    .scope S_0x144e1c2a0;
T_212 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001680fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0x600001681050_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0x600001680ea0_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0x600001680f30_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %assign/vec4 v0x600001680f30_0, 0;
    %jmp T_212;
    .thread T_212;
    .scope S_0x144e1e280;
T_213 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0x60000168e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0x60000168e490_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0x60000168e520_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %assign/vec4 v0x60000168e520_0, 0;
    %jmp T_213;
    .thread T_213;
    .scope S_0x144e13ed0;
T_214 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0x60000168ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0x60000168ed90_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0x60000168ee20_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %assign/vec4 v0x60000168ee20_0, 0;
    %jmp T_214;
    .thread T_214;
    .scope S_0x144e152f0;
T_215 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0x60000168aeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0x60000168ad00_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0x60000168ad90_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %assign/vec4 v0x60000168ad90_0, 0;
    %jmp T_215;
    .thread T_215;
    .scope S_0x144e157d0;
T_216 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168b720_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0x60000168b7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0x60000168b600_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0x60000168b690_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %assign/vec4 v0x60000168b690_0, 0;
    %jmp T_216;
    .thread T_216;
    .scope S_0x144e15ab0;
T_217 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001674090_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0x600001674120_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0x60000168bf00_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0x600001674000_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %assign/vec4 v0x600001674000_0, 0;
    %jmp T_217;
    .thread T_217;
    .scope S_0x144e15d90;
T_218 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001674990_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0x600001674a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0x600001674870_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0x600001674900_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %assign/vec4 v0x600001674900_0, 0;
    %jmp T_218;
    .thread T_218;
    .scope S_0x144e16070;
T_219 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001675290_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0x600001675320_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0x600001675170_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0x600001675200_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %assign/vec4 v0x600001675200_0, 0;
    %jmp T_219;
    .thread T_219;
    .scope S_0x144e16350;
T_220 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001675b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0x600001675c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0x600001675a70_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0x600001675b00_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %assign/vec4 v0x600001675b00_0, 0;
    %jmp T_220;
    .thread T_220;
    .scope S_0x144e0c0c0;
T_221 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001676490_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0x600001676520_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0x600001676370_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0x600001676400_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %assign/vec4 v0x600001676400_0, 0;
    %jmp T_221;
    .thread T_221;
    .scope S_0x144e0c3a0;
T_222 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001676d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0x600001676e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0x600001676c70_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0x600001676d00_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %assign/vec4 v0x600001676d00_0, 0;
    %jmp T_222;
    .thread T_222;
    .scope S_0x144e141b0;
T_223 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0x60000168f840_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0x60000168f690_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0x60000168f720_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %assign/vec4 v0x60000168f720_0, 0;
    %jmp T_223;
    .thread T_223;
    .scope S_0x144e14490;
T_224 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001688120_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0x6000016881b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0x600001688000_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0x600001688090_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %assign/vec4 v0x600001688090_0, 0;
    %jmp T_224;
    .thread T_224;
    .scope S_0x144e14770;
T_225 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001688a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0x600001688ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0x600001688900_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0x600001688990_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %assign/vec4 v0x600001688990_0, 0;
    %jmp T_225;
    .thread T_225;
    .scope S_0x144e14a50;
T_226 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001689320_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0x6000016893b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0x600001689200_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0x600001689290_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %assign/vec4 v0x600001689290_0, 0;
    %jmp T_226;
    .thread T_226;
    .scope S_0x144e14d30;
T_227 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001689c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0x600001689cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0x600001689b00_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0x600001689b90_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %assign/vec4 v0x600001689b90_0, 0;
    %jmp T_227;
    .thread T_227;
    .scope S_0x144e15010;
T_228 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000168a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0x60000168a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0x60000168a400_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0x60000168a490_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %assign/vec4 v0x60000168a490_0, 0;
    %jmp T_228;
    .thread T_228;
    .scope S_0x144e09510;
T_229 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001677b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0x600001677ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0x6000016779f0_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0x600001677a80_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %assign/vec4 v0x600001677a80_0, 0;
    %jmp T_229;
    .thread T_229;
    .scope S_0x144e097f0;
T_230 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001670480_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0x600001670510_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0x600001670360_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0x6000016703f0_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %assign/vec4 v0x6000016703f0_0, 0;
    %jmp T_230;
    .thread T_230;
    .scope S_0x144e0ac10;
T_231 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0x60000167c480_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0x60000167c2d0_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0x60000167c360_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %assign/vec4 v0x60000167c360_0, 0;
    %jmp T_231;
    .thread T_231;
    .scope S_0x144e0b0f0;
T_232 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0x60000167cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0x60000167cbd0_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0x60000167cc60_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %assign/vec4 v0x60000167cc60_0, 0;
    %jmp T_232;
    .thread T_232;
    .scope S_0x144e0b3d0;
T_233 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0x60000167d680_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0x60000167d4d0_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0x60000167d560_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %assign/vec4 v0x60000167d560_0, 0;
    %jmp T_233;
    .thread T_233;
    .scope S_0x144e0b6b0;
T_234 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0x60000167df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0x60000167ddd0_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0x60000167de60_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %assign/vec4 v0x60000167de60_0, 0;
    %jmp T_234;
    .thread T_234;
    .scope S_0x144e7d560;
T_235 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167e7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0x60000167e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0x60000167e6d0_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0x60000167e760_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %assign/vec4 v0x60000167e760_0, 0;
    %jmp T_235;
    .thread T_235;
    .scope S_0x144e7d840;
T_236 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0x60000167f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0x60000167efd0_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0x60000167f060_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %assign/vec4 v0x60000167f060_0, 0;
    %jmp T_236;
    .thread T_236;
    .scope S_0x144e7db20;
T_237 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167f9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0x60000167fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0x60000167f8d0_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0x60000167f960_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %assign/vec4 v0x60000167f960_0, 0;
    %jmp T_237;
    .thread T_237;
    .scope S_0x144e7de00;
T_238 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001678360_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0x6000016783f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0x600001678240_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0x6000016782d0_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %assign/vec4 v0x6000016782d0_0, 0;
    %jmp T_238;
    .thread T_238;
    .scope S_0x144e09ad0;
T_239 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001670d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0x600001670e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0x600001670c60_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0x600001670cf0_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %assign/vec4 v0x600001670cf0_0, 0;
    %jmp T_239;
    .thread T_239;
    .scope S_0x144e09db0;
T_240 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001671680_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0x600001671710_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0x600001671560_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0x6000016715f0_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %assign/vec4 v0x6000016715f0_0, 0;
    %jmp T_240;
    .thread T_240;
    .scope S_0x144e0a090;
T_241 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001671f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0x600001672010_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0x600001671e60_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0x600001671ef0_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %assign/vec4 v0x600001671ef0_0, 0;
    %jmp T_241;
    .thread T_241;
    .scope S_0x144e0a370;
T_242 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001672880_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0x600001672910_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0x600001672760_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0x6000016727f0_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %assign/vec4 v0x6000016727f0_0, 0;
    %jmp T_242;
    .thread T_242;
    .scope S_0x144e0a650;
T_243 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001673180_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0x600001673210_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x600001673060_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0x6000016730f0_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %assign/vec4 v0x6000016730f0_0, 0;
    %jmp T_243;
    .thread T_243;
    .scope S_0x144e0a930;
T_244 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001673a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0x600001673b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0x600001673960_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0x6000016739f0_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %assign/vec4 v0x6000016739f0_0, 0;
    %jmp T_244;
    .thread T_244;
    .scope S_0x144e7e4e0;
T_245 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016790e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0x600001679170_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0x600001678fc0_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0x600001679050_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %assign/vec4 v0x600001679050_0, 0;
    %jmp T_245;
    .thread T_245;
    .scope S_0x144e7e7c0;
T_246 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016799e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0x600001679a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0x6000016798c0_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0x600001679950_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %assign/vec4 v0x600001679950_0, 0;
    %jmp T_246;
    .thread T_246;
    .scope S_0x144e7fbe0;
T_247 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001665950_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0x6000016659e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0x600001665830_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0x6000016658c0_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %assign/vec4 v0x6000016658c0_0, 0;
    %jmp T_247;
    .thread T_247;
    .scope S_0x144e800c0;
T_248 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001666250_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0x6000016662e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0x600001666130_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0x6000016661c0_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %assign/vec4 v0x6000016661c0_0, 0;
    %jmp T_248;
    .thread T_248;
    .scope S_0x144e803a0;
T_249 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001666b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0x600001666be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0x600001666a30_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0x600001666ac0_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %assign/vec4 v0x600001666ac0_0, 0;
    %jmp T_249;
    .thread T_249;
    .scope S_0x144e80680;
T_250 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001667450_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0x6000016674e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0x600001667330_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0x6000016673c0_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %assign/vec4 v0x6000016673c0_0, 0;
    %jmp T_250;
    .thread T_250;
    .scope S_0x144e80960;
T_251 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001667d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0x600001667de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0x600001667c30_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0x600001667cc0_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %assign/vec4 v0x600001667cc0_0, 0;
    %jmp T_251;
    .thread T_251;
    .scope S_0x144e80c40;
T_252 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016606c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0x600001660750_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0x6000016605a0_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0x600001660630_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %assign/vec4 v0x600001660630_0, 0;
    %jmp T_252;
    .thread T_252;
    .scope S_0x144e80f20;
T_253 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001660fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0x600001661050_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0x600001660ea0_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0x600001660f30_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %assign/vec4 v0x600001660f30_0, 0;
    %jmp T_253;
    .thread T_253;
    .scope S_0x144e81200;
T_254 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016618c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0x600001661950_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x6000016617a0_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0x600001661830_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %assign/vec4 v0x600001661830_0, 0;
    %jmp T_254;
    .thread T_254;
    .scope S_0x144e7eaa0;
T_255 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167a2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0x60000167a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0x60000167a1c0_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0x60000167a250_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %assign/vec4 v0x60000167a250_0, 0;
    %jmp T_255;
    .thread T_255;
    .scope S_0x144e7ed80;
T_256 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_256.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_256.1, 8;
T_256.0 ; End of true expr.
    %load/vec4 v0x60000167ac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_256.2, 9;
    %load/vec4 v0x60000167aac0_0;
    %jmp/1 T_256.3, 9;
T_256.2 ; End of true expr.
    %load/vec4 v0x60000167ab50_0;
    %jmp/0 T_256.3, 9;
 ; End of false expr.
    %blend;
T_256.3;
    %jmp/0 T_256.1, 8;
 ; End of false expr.
    %blend;
T_256.1;
    %assign/vec4 v0x60000167ab50_0, 0;
    %jmp T_256;
    .thread T_256;
    .scope S_0x144e7f060;
T_257 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %load/vec4 v0x60000167b570_0;
    %flag_set/vec4 9;
    %jmp/0 T_257.2, 9;
    %load/vec4 v0x60000167b3c0_0;
    %jmp/1 T_257.3, 9;
T_257.2 ; End of true expr.
    %load/vec4 v0x60000167b450_0;
    %jmp/0 T_257.3, 9;
 ; End of false expr.
    %blend;
T_257.3;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %assign/vec4 v0x60000167b450_0, 0;
    %jmp T_257;
    .thread T_257;
    .scope S_0x144e7f340;
T_258 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000167bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_258.1, 8;
T_258.0 ; End of true expr.
    %load/vec4 v0x60000167be70_0;
    %flag_set/vec4 9;
    %jmp/0 T_258.2, 9;
    %load/vec4 v0x60000167bcc0_0;
    %jmp/1 T_258.3, 9;
T_258.2 ; End of true expr.
    %load/vec4 v0x60000167bd50_0;
    %jmp/0 T_258.3, 9;
 ; End of false expr.
    %blend;
T_258.3;
    %jmp/0 T_258.1, 8;
 ; End of false expr.
    %blend;
T_258.1;
    %assign/vec4 v0x60000167bd50_0, 0;
    %jmp T_258;
    .thread T_258;
    .scope S_0x144e7f620;
T_259 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001664750_0;
    %flag_set/vec4 8;
    %jmp/0 T_259.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_259.1, 8;
T_259.0 ; End of true expr.
    %load/vec4 v0x6000016647e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_259.2, 9;
    %load/vec4 v0x600001664630_0;
    %jmp/1 T_259.3, 9;
T_259.2 ; End of true expr.
    %load/vec4 v0x6000016646c0_0;
    %jmp/0 T_259.3, 9;
 ; End of false expr.
    %blend;
T_259.3;
    %jmp/0 T_259.1, 8;
 ; End of false expr.
    %blend;
T_259.1;
    %assign/vec4 v0x6000016646c0_0, 0;
    %jmp T_259;
    .thread T_259;
    .scope S_0x144e7f900;
T_260 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001665050_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v0x6000016650e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_260.2, 9;
    %load/vec4 v0x600001664f30_0;
    %jmp/1 T_260.3, 9;
T_260.2 ; End of true expr.
    %load/vec4 v0x600001664fc0_0;
    %jmp/0 T_260.3, 9;
 ; End of false expr.
    %blend;
T_260.3;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %assign/vec4 v0x600001664fc0_0, 0;
    %jmp T_260;
    .thread T_260;
    .scope S_0x144e818e0;
T_261 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001662640_0;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %load/vec4 v0x6000016626d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_261.2, 9;
    %load/vec4 v0x600001662520_0;
    %jmp/1 T_261.3, 9;
T_261.2 ; End of true expr.
    %load/vec4 v0x6000016625b0_0;
    %jmp/0 T_261.3, 9;
 ; End of false expr.
    %blend;
T_261.3;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %assign/vec4 v0x6000016625b0_0, 0;
    %jmp T_261;
    .thread T_261;
    .scope S_0x144e81bc0;
T_262 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001662f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_262.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_262.1, 8;
T_262.0 ; End of true expr.
    %load/vec4 v0x600001662fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_262.2, 9;
    %load/vec4 v0x600001662e20_0;
    %jmp/1 T_262.3, 9;
T_262.2 ; End of true expr.
    %load/vec4 v0x600001662eb0_0;
    %jmp/0 T_262.3, 9;
 ; End of false expr.
    %blend;
T_262.3;
    %jmp/0 T_262.1, 8;
 ; End of false expr.
    %blend;
T_262.1;
    %assign/vec4 v0x600001662eb0_0, 0;
    %jmp T_262;
    .thread T_262;
    .scope S_0x144e82fe0;
T_263 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_263.1, 8;
T_263.0 ; End of true expr.
    %load/vec4 v0x60000166ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_263.2, 9;
    %load/vec4 v0x60000166ed90_0;
    %jmp/1 T_263.3, 9;
T_263.2 ; End of true expr.
    %load/vec4 v0x60000166ee20_0;
    %jmp/0 T_263.3, 9;
 ; End of false expr.
    %blend;
T_263.3;
    %jmp/0 T_263.1, 8;
 ; End of false expr.
    %blend;
T_263.1;
    %assign/vec4 v0x60000166ee20_0, 0;
    %jmp T_263;
    .thread T_263;
    .scope S_0x144e834c0;
T_264 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %load/vec4 v0x60000166f840_0;
    %flag_set/vec4 9;
    %jmp/0 T_264.2, 9;
    %load/vec4 v0x60000166f690_0;
    %jmp/1 T_264.3, 9;
T_264.2 ; End of true expr.
    %load/vec4 v0x60000166f720_0;
    %jmp/0 T_264.3, 9;
 ; End of false expr.
    %blend;
T_264.3;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %assign/vec4 v0x60000166f720_0, 0;
    %jmp T_264;
    .thread T_264;
    .scope S_0x144e837a0;
T_265 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001668120_0;
    %flag_set/vec4 8;
    %jmp/0 T_265.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_265.1, 8;
T_265.0 ; End of true expr.
    %load/vec4 v0x6000016681b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_265.2, 9;
    %load/vec4 v0x600001668000_0;
    %jmp/1 T_265.3, 9;
T_265.2 ; End of true expr.
    %load/vec4 v0x600001668090_0;
    %jmp/0 T_265.3, 9;
 ; End of false expr.
    %blend;
T_265.3;
    %jmp/0 T_265.1, 8;
 ; End of false expr.
    %blend;
T_265.1;
    %assign/vec4 v0x600001668090_0, 0;
    %jmp T_265;
    .thread T_265;
    .scope S_0x144e83a80;
T_266 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001668a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_266.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_266.1, 8;
T_266.0 ; End of true expr.
    %load/vec4 v0x600001668ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_266.2, 9;
    %load/vec4 v0x600001668900_0;
    %jmp/1 T_266.3, 9;
T_266.2 ; End of true expr.
    %load/vec4 v0x600001668990_0;
    %jmp/0 T_266.3, 9;
 ; End of false expr.
    %blend;
T_266.3;
    %jmp/0 T_266.1, 8;
 ; End of false expr.
    %blend;
T_266.1;
    %assign/vec4 v0x600001668990_0, 0;
    %jmp T_266;
    .thread T_266;
    .scope S_0x144e83d60;
T_267 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001669320_0;
    %flag_set/vec4 8;
    %jmp/0 T_267.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_267.1, 8;
T_267.0 ; End of true expr.
    %load/vec4 v0x6000016693b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_267.2, 9;
    %load/vec4 v0x600001669200_0;
    %jmp/1 T_267.3, 9;
T_267.2 ; End of true expr.
    %load/vec4 v0x600001669290_0;
    %jmp/0 T_267.3, 9;
 ; End of false expr.
    %blend;
T_267.3;
    %jmp/0 T_267.1, 8;
 ; End of false expr.
    %blend;
T_267.1;
    %assign/vec4 v0x600001669290_0, 0;
    %jmp T_267;
    .thread T_267;
    .scope S_0x144e84040;
T_268 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001669c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_268.1, 8;
T_268.0 ; End of true expr.
    %load/vec4 v0x600001669cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_268.2, 9;
    %load/vec4 v0x600001669b00_0;
    %jmp/1 T_268.3, 9;
T_268.2 ; End of true expr.
    %load/vec4 v0x600001669b90_0;
    %jmp/0 T_268.3, 9;
 ; End of false expr.
    %blend;
T_268.3;
    %jmp/0 T_268.1, 8;
 ; End of false expr.
    %blend;
T_268.1;
    %assign/vec4 v0x600001669b90_0, 0;
    %jmp T_268;
    .thread T_268;
    .scope S_0x144e84320;
T_269 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_269.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_269.1, 8;
T_269.0 ; End of true expr.
    %load/vec4 v0x60000166a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_269.2, 9;
    %load/vec4 v0x60000166a400_0;
    %jmp/1 T_269.3, 9;
T_269.2 ; End of true expr.
    %load/vec4 v0x60000166a490_0;
    %jmp/0 T_269.3, 9;
 ; End of false expr.
    %blend;
T_269.3;
    %jmp/0 T_269.1, 8;
 ; End of false expr.
    %blend;
T_269.1;
    %assign/vec4 v0x60000166a490_0, 0;
    %jmp T_269;
    .thread T_269;
    .scope S_0x144e84600;
T_270 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_270.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_270.1, 8;
T_270.0 ; End of true expr.
    %load/vec4 v0x60000166aeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_270.2, 9;
    %load/vec4 v0x60000166ad00_0;
    %jmp/1 T_270.3, 9;
T_270.2 ; End of true expr.
    %load/vec4 v0x60000166ad90_0;
    %jmp/0 T_270.3, 9;
 ; End of false expr.
    %blend;
T_270.3;
    %jmp/0 T_270.1, 8;
 ; End of false expr.
    %blend;
T_270.1;
    %assign/vec4 v0x60000166ad90_0, 0;
    %jmp T_270;
    .thread T_270;
    .scope S_0x144e81ea0;
T_271 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001663840_0;
    %flag_set/vec4 8;
    %jmp/0 T_271.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_271.1, 8;
T_271.0 ; End of true expr.
    %load/vec4 v0x6000016638d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_271.2, 9;
    %load/vec4 v0x600001663720_0;
    %jmp/1 T_271.3, 9;
T_271.2 ; End of true expr.
    %load/vec4 v0x6000016637b0_0;
    %jmp/0 T_271.3, 9;
 ; End of false expr.
    %blend;
T_271.3;
    %jmp/0 T_271.1, 8;
 ; End of false expr.
    %blend;
T_271.1;
    %assign/vec4 v0x6000016637b0_0, 0;
    %jmp T_271;
    .thread T_271;
    .scope S_0x144e82180;
T_272 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_272.1, 8;
T_272.0 ; End of true expr.
    %load/vec4 v0x60000166c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_272.2, 9;
    %load/vec4 v0x60000166c090_0;
    %jmp/1 T_272.3, 9;
T_272.2 ; End of true expr.
    %load/vec4 v0x60000166c120_0;
    %jmp/0 T_272.3, 9;
 ; End of false expr.
    %blend;
T_272.3;
    %jmp/0 T_272.1, 8;
 ; End of false expr.
    %blend;
T_272.1;
    %assign/vec4 v0x60000166c120_0, 0;
    %jmp T_272;
    .thread T_272;
    .scope S_0x144e82460;
T_273 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_273.1, 8;
T_273.0 ; End of true expr.
    %load/vec4 v0x60000166cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_273.2, 9;
    %load/vec4 v0x60000166c990_0;
    %jmp/1 T_273.3, 9;
T_273.2 ; End of true expr.
    %load/vec4 v0x60000166ca20_0;
    %jmp/0 T_273.3, 9;
 ; End of false expr.
    %blend;
T_273.3;
    %jmp/0 T_273.1, 8;
 ; End of false expr.
    %blend;
T_273.1;
    %assign/vec4 v0x60000166ca20_0, 0;
    %jmp T_273;
    .thread T_273;
    .scope S_0x144e82740;
T_274 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_274.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_274.1, 8;
T_274.0 ; End of true expr.
    %load/vec4 v0x60000166d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_274.2, 9;
    %load/vec4 v0x60000166d290_0;
    %jmp/1 T_274.3, 9;
T_274.2 ; End of true expr.
    %load/vec4 v0x60000166d320_0;
    %jmp/0 T_274.3, 9;
 ; End of false expr.
    %blend;
T_274.3;
    %jmp/0 T_274.1, 8;
 ; End of false expr.
    %blend;
T_274.1;
    %assign/vec4 v0x60000166d320_0, 0;
    %jmp T_274;
    .thread T_274;
    .scope S_0x144e82a20;
T_275 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %load/vec4 v0x60000166dd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_275.2, 9;
    %load/vec4 v0x60000166db90_0;
    %jmp/1 T_275.3, 9;
T_275.2 ; End of true expr.
    %load/vec4 v0x60000166dc20_0;
    %jmp/0 T_275.3, 9;
 ; End of false expr.
    %blend;
T_275.3;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %assign/vec4 v0x60000166dc20_0, 0;
    %jmp T_275;
    .thread T_275;
    .scope S_0x144e82d00;
T_276 ;
    %wait E_0x600003097540;
    %load/vec4 v0x60000166e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_276.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_276.1, 8;
T_276.0 ; End of true expr.
    %load/vec4 v0x60000166e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_276.2, 9;
    %load/vec4 v0x60000166e490_0;
    %jmp/1 T_276.3, 9;
T_276.2 ; End of true expr.
    %load/vec4 v0x60000166e520_0;
    %jmp/0 T_276.3, 9;
 ; End of false expr.
    %blend;
T_276.3;
    %jmp/0 T_276.1, 8;
 ; End of false expr.
    %blend;
T_276.1;
    %assign/vec4 v0x60000166e520_0, 0;
    %jmp T_276;
    .thread T_276;
    .scope S_0x144e68e20;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016ebc30_0, 0, 1;
    %end;
    .thread T_277;
    .scope S_0x144e68e20;
T_278 ;
    %wait E_0x600003097540;
    %load/vec4 v0x6000016ebd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.0, 8;
    %load/vec4 v0x6000016ebc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.2, 8;
    %vpi_call 13 62 "$display", "%m loading memory." {0 0 0};
    %vpi_call 13 63 "$readmemh", "loadfile_data.img", v0x6000016ebcc0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016ebc30_0, 0;
T_278.2 ;
    %jmp T_278.1;
T_278.0 ;
    %load/vec4 v0x6000016ebba0_0;
    %load/vec4 v0x6000016ebde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.4, 8;
    %vpi_call 13 69 "$display", "%m Writing 0x%h to address 0x%h.", v0x6000016eba80_0, &PV<v0x6000016eb960_0, 1, 15> {0 0 0};
    %load/vec4 v0x6000016eba80_0;
    %load/vec4 v0x6000016eb960_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000016ebcc0, 0, 4;
T_278.4 ;
T_278.1 ;
    %jmp T_278;
    .thread T_278;
    .scope S_0x144e69620;
T_279 ;
    %wait E_0x6000030969c0;
    %load/vec4 v0x6000016ea400_0;
    %dup/vec4;
    %pushi/vec4 0, 3, 4;
    %cmp/x;
    %jmp/1 T_279.0, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_279.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 4;
    %cmp/x;
    %jmp/1 T_279.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_279.3, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_279.4, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_279.5, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/x;
    %jmp/1 T_279.6, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/x;
    %jmp/1 T_279.7, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_279.8, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/x;
    %jmp/1 T_279.9, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/x;
    %jmp/1 T_279.10, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.0 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.1 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.3 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.5 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.6 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.7 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.8 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.9 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.10 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000016eaac0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea9a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea760_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea7f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea880_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016eaa30_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea6d0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea640_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea520_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea5b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000016ea910_0;
    %jmp T_279.12;
T_279.12 ;
    %pop/vec4 1;
    %jmp T_279;
    .thread T_279, $push;
    .scope S_0x144e6f090;
T_280 ;
    %wait E_0x600003096e80;
    %load/vec4 v0x6000016fc870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_280.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_280.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_280.2, 6;
    %load/vec4 v0x6000016fc750_0;
    %store/vec4 v0x6000016fcb40_0, 0, 16;
    %jmp T_280.4;
T_280.0 ;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_280.5, 8;
    %load/vec4 v0x6000016fc750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_280.6, 8;
T_280.5 ; End of true expr.
    %load/vec4 v0x6000016fc750_0;
    %jmp/0 T_280.6, 8;
 ; End of false expr.
    %blend;
T_280.6;
    %store/vec4 v0x6000016fc990_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_280.7, 8;
    %load/vec4 v0x6000016fc990_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_280.8, 8;
T_280.7 ; End of true expr.
    %load/vec4 v0x6000016fc990_0;
    %jmp/0 T_280.8, 8;
 ; End of false expr.
    %blend;
T_280.8;
    %store/vec4 v0x6000016fca20_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_280.9, 8;
    %load/vec4 v0x6000016fca20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_280.10, 8;
T_280.9 ; End of true expr.
    %load/vec4 v0x6000016fca20_0;
    %jmp/0 T_280.10, 8;
 ; End of false expr.
    %blend;
T_280.10;
    %store/vec4 v0x6000016fcab0_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_280.11, 8;
    %load/vec4 v0x6000016fcab0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_280.12, 8;
T_280.11 ; End of true expr.
    %load/vec4 v0x6000016fcab0_0;
    %jmp/0 T_280.12, 8;
 ; End of false expr.
    %blend;
T_280.12;
    %store/vec4 v0x6000016fcb40_0, 0, 16;
    %jmp T_280.4;
T_280.1 ;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_280.13, 8;
    %load/vec4 v0x6000016fc750_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x6000016fc750_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.14, 8;
T_280.13 ; End of true expr.
    %load/vec4 v0x6000016fc750_0;
    %jmp/0 T_280.14, 8;
 ; End of false expr.
    %blend;
T_280.14;
    %store/vec4 v0x6000016fc990_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_280.15, 8;
    %load/vec4 v0x6000016fc990_0;
    %parti/s 1, 15, 5;
    %replicate 2;
    %load/vec4 v0x6000016fc990_0;
    %parti/s 14, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.16, 8;
T_280.15 ; End of true expr.
    %load/vec4 v0x6000016fc990_0;
    %jmp/0 T_280.16, 8;
 ; End of false expr.
    %blend;
T_280.16;
    %store/vec4 v0x6000016fca20_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_280.17, 8;
    %load/vec4 v0x6000016fca20_0;
    %parti/s 1, 15, 5;
    %replicate 4;
    %load/vec4 v0x6000016fca20_0;
    %parti/s 12, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.18, 8;
T_280.17 ; End of true expr.
    %load/vec4 v0x6000016fca20_0;
    %jmp/0 T_280.18, 8;
 ; End of false expr.
    %blend;
T_280.18;
    %store/vec4 v0x6000016fcab0_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_280.19, 8;
    %load/vec4 v0x6000016fca20_0;
    %parti/s 1, 15, 5;
    %replicate 8;
    %load/vec4 v0x6000016fcab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.20, 8;
T_280.19 ; End of true expr.
    %load/vec4 v0x6000016fcab0_0;
    %jmp/0 T_280.20, 8;
 ; End of false expr.
    %blend;
T_280.20;
    %store/vec4 v0x6000016fcb40_0, 0, 16;
    %jmp T_280.4;
T_280.2 ;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_280.21, 8;
    %load/vec4 v0x6000016fc750_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x6000016fc750_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.22, 8;
T_280.21 ; End of true expr.
    %load/vec4 v0x6000016fc750_0;
    %jmp/0 T_280.22, 8;
 ; End of false expr.
    %blend;
T_280.22;
    %store/vec4 v0x6000016fc990_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_280.23, 8;
    %load/vec4 v0x6000016fc990_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000016fc990_0;
    %parti/s 14, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.24, 8;
T_280.23 ; End of true expr.
    %load/vec4 v0x6000016fc990_0;
    %jmp/0 T_280.24, 8;
 ; End of false expr.
    %blend;
T_280.24;
    %store/vec4 v0x6000016fca20_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_280.25, 8;
    %load/vec4 v0x6000016fca20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x6000016fca20_0;
    %parti/s 12, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.26, 8;
T_280.25 ; End of true expr.
    %load/vec4 v0x6000016fca20_0;
    %jmp/0 T_280.26, 8;
 ; End of false expr.
    %blend;
T_280.26;
    %store/vec4 v0x6000016fcab0_0, 0, 16;
    %load/vec4 v0x6000016fc7e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_280.27, 8;
    %load/vec4 v0x6000016fcab0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000016fcab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_280.28, 8;
T_280.27 ; End of true expr.
    %load/vec4 v0x6000016fcab0_0;
    %jmp/0 T_280.28, 8;
 ; End of false expr.
    %blend;
T_280.28;
    %store/vec4 v0x6000016fcb40_0, 0, 16;
    %jmp T_280.4;
T_280.4 ;
    %pop/vec4 1;
    %jmp T_280;
    .thread T_280, $push;
    .scope S_0x144e37410;
T_281 ;
    %wait E_0x600003095980;
    %load/vec4 v0x6000016ef330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_281.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_281.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_281.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_281.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_281.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_281.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_281.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_281.7, 6;
    %pushi/vec4 0, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.0 ;
    %pushi/vec4 7, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.1 ;
    %pushi/vec4 7, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.2 ;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.3 ;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.4 ;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.5 ;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.6 ;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.7 ;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x6000016e9c20_0;
    %jmp T_281.9;
T_281.9 ;
    %pop/vec4 1;
    %jmp T_281;
    .thread T_281, $push;
    .scope S_0x144e37fc0;
T_282 ;
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %vpi_call 2 28 "$display", "Simulation starting" {0 0 0};
    %vpi_call 2 29 "$display", "See verilogsim.log and verilogsim.trace for output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016198c0_0, 0, 32;
    %vpi_func 2 31 "$fopen" 32, "verilogsim.trace" {0 0 0};
    %store/vec4 v0x600001619a70_0, 0, 32;
    %vpi_func 2 32 "$fopen" 32, "verilogsim.log" {0 0 0};
    %store/vec4 v0x6000016199e0_0, 0, 32;
    %end;
    .thread T_282;
    .scope S_0x144e37fc0;
T_283 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001619830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001619950_0, 0, 1;
    %delay 201000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001619950_0, 0, 1;
    %end;
    .thread T_283;
    .scope S_0x144e37fc0;
T_284 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016197a0_0, 0, 1;
T_284.0 ;
    %delay 50000, 0;
    %load/vec4 v0x6000016197a0_0;
    %inv;
    %store/vec4 v0x6000016197a0_0, 0, 1;
    %jmp T_284.0;
    %end;
    .thread T_284;
    .scope S_0x144e37fc0;
T_285 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001619830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001619830_0, 0, 32;
    %load/vec4 v0x600001619830_0;
    %cmpi/s 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_285.0, 5;
    %vpi_call 2 51 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
T_285.0 ;
    %jmp T_285;
    .thread T_285;
    .scope S_0x144e37fc0;
T_286 ;
    %wait E_0x600003097540;
    %load/vec4 v0x600001619950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.0, 8;
    %load/vec4 v0x600001619200_0;
    %flag_set/vec4 8;
    %jmp/1 T_286.5, 8;
    %load/vec4 v0x6000016195f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_286.5;
    %jmp/1 T_286.4, 8;
    %load/vec4 v0x6000016194d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_286.4;
    %jmp/0xz  T_286.2, 8;
    %load/vec4 v0x6000016198c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016198c0_0, 0, 32;
T_286.2 ;
    %vpi_call 2 75 "$fdisplay", v0x6000016199e0_0, "SIMLOG:: Cycle %d PC: %8x I: %8x R: %d %3d %8x M: %d %d %8x %8x", v0x600001619830_0, v0x600001619560_0, v0x600001619290_0, v0x6000016195f0_0, v0x600001619710_0, v0x600001619680_0, v0x600001619440_0, v0x6000016194d0_0, v0x600001619320_0, v0x6000016193b0_0 {0 0 0};
    %load/vec4 v0x6000016195f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.6, 8;
    %load/vec4 v0x600001619440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.8, 8;
    %load/vec4 v0x6000016198c0_0;
    %subi 1, 0, 32;
    %vpi_call 2 81 "$fdisplay", v0x600001619a70_0, "INUM: %8d PC: 0x%04x REG: %d VALUE: 0x%04x ADDR: 0x%04x", S<0,vec4,s32>, v0x600001619560_0, v0x600001619710_0, v0x600001619680_0, v0x600001619320_0 {1 0 0};
    %jmp T_286.9;
T_286.8 ;
    %load/vec4 v0x6000016198c0_0;
    %subi 1, 0, 32;
    %vpi_call 2 84 "$fdisplay", v0x600001619a70_0, "INUM: %8d PC: 0x%04x REG: %d VALUE: 0x%04x", S<0,vec4,s32>, v0x600001619560_0, v0x600001619710_0, v0x600001619680_0 {1 0 0};
T_286.9 ;
    %jmp T_286.7;
T_286.6 ;
    %load/vec4 v0x600001619200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.10, 8;
    %vpi_call 2 88 "$fdisplay", v0x6000016199e0_0, "SIMLOG:: Processor halted\012" {0 0 0};
    %vpi_call 2 89 "$fdisplay", v0x6000016199e0_0, "SIMLOG:: sim_cycles %d\012", v0x600001619830_0 {0 0 0};
    %vpi_call 2 90 "$fdisplay", v0x6000016199e0_0, "SIMLOG:: inst_count %d\012", v0x6000016198c0_0 {0 0 0};
    %load/vec4 v0x6000016198c0_0;
    %subi 1, 0, 32;
    %vpi_call 2 91 "$fdisplay", v0x600001619a70_0, "INUM: %8d PC: 0x%04x", S<0,vec4,s32>, v0x600001619560_0 {1 0 0};
    %vpi_call 2 93 "$fclose", v0x600001619a70_0 {0 0 0};
    %vpi_call 2 94 "$fclose", v0x6000016199e0_0 {0 0 0};
    %vpi_call 2 97 "$display", "Reachede here" {0 0 0};
    %vpi_call 2 98 "$writememh", "dumpfile_data.img", v0x6000016ebcc0 {0 0 0};
    %vpi_call 2 99 "$display", "final destionation" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %jmp T_286.11;
T_286.10 ;
    %load/vec4 v0x6000016194d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.12, 8;
    %load/vec4 v0x6000016198c0_0;
    %subi 1, 0, 32;
    %vpi_call 2 105 "$fdisplay", v0x600001619a70_0, "INUM: %8d PC: 0x%04x ADDR: 0x%04x VALUE: 0x%04x", S<0,vec4,s32>, v0x600001619560_0, v0x600001619320_0, v0x6000016193b0_0 {1 0 0};
    %jmp T_286.13;
T_286.12 ;
    %load/vec4 v0x6000016198c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016198c0_0, 0, 32;
    %load/vec4 v0x6000016198c0_0;
    %subi 1, 0, 32;
    %vpi_call 2 111 "$fdisplay", v0x600001619a70_0, "INUM: %8d PC: 0x%04x", S<0,vec4,s32>, v0x600001619560_0 {1 0 0};
T_286.13 ;
T_286.11 ;
T_286.7 ;
T_286.0 ;
    %jmp T_286;
    .thread T_286;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "../dv/phase1_cpu_tb.v";
    "../design/cpu.sv";
    "../design/alu.v";
    "../design/addsub_16bit.sv";
    "../design/CLA_adder_4.sv";
    "../design/fa.sv";
    "../design/psa_16bit.sv";
    "../design/red.sv";
    "../design/shifter.sv";
    "../design/CPU_control.v";
    "../ip/memory1c_instr.v";
    "../ip/memory1c_data.v";
    "../design/pc_control.sv";
    "../design/pc_register.sv";
    "../ip/dff.v";
    "../design/flagregister.sv";
    "../design/RegisterFile.v";
    "../design/ReadDecoder_4_16.v";
    "../design/WriteDecoder_4_16.v";
    "../design/Register.v";
    "../design/BitCell.v";
