#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  8 18:08:01 2025
# Process ID         : 32399
# Current directory  : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work
# Command line       : vivado -source gen_synth_schematic.tcl
# Log file           : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado.log
# Journal file       : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado.jou
# Running On         : DESKTOP-KUORUP8
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496.001 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 8245 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10392 MB
# Available Virtual  : 8451 MB
#-----------------------------------------------------------
start_gui
source gen_synth_schematic.tcl
# create_project -in_memory -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sg/tools/Xilinx/Vivado/2024.2/data/ip'.
# read_verilog [ glob ../buffer_s.v ]
# synth_design -top buffer_s
Command: synth_design -top buffer_s
Starting synth_design
Using part: xc7z020clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32552
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7883.527 ; gain = 407.699 ; free physical = 2586 ; free virtual = 6830
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'buffer_s' [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/buffer_s.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_s' (0#1) [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/buffer_s.v:1]
WARNING: [Synth 8-3330] design buffer_s has an empty top module
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7942.453 ; gain = 466.625 ; free physical = 2507 ; free virtual = 6752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 7960.266 ; gain = 484.438 ; free physical = 2498 ; free virtual = 6743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 7960.266 ; gain = 484.438 ; free physical = 2498 ; free virtual = 6743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 7969.172 ; gain = 493.344 ; free physical = 2487 ; free virtual = 6733
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design buffer_s has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8073.109 ; gain = 597.281 ; free physical = 2350 ; free virtual = 6598
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8096.922 ; gain = 621.094 ; free physical = 2331 ; free virtual = 6580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8096.922 ; gain = 621.094 ; free physical = 2327 ; free virtual = 6575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8243.734 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6442
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8243.742 ; gain = 767.906 ; free physical = 2193 ; free virtual = 6441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8257.609 ; gain = 0.000 ; free physical = 2328 ; free virtual = 6576
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8352.172 ; gain = 0.000 ; free physical = 2241 ; free virtual = 6489
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e477c72d
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 8764.719 ; gain = 1288.895 ; free physical = 1879 ; free virtual = 6127
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2442.471; main = 2442.471; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8764.719; main = 8764.719; forked = 0.000
# show_schematic [lindex [get_designs] 0]
ERROR: [Coretcl 2-1062] Cannot display '' in schematic
close_project
create_project project_1 /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1 -part xc7z010iclg225-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sg/tools/Xilinx/Vivado/2024.2/data/ip'.
file mkdir /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new
close [ open /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v w ]
add_files /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v
update_compile_order -fileset sources_1
synth_design -top and_gate -part xc7z010iclg225-1L -lint 
Command: synth_design -top and_gate -part xc7z010iclg225-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.809 ; gain = 0.000 ; free physical = 1309 ; free virtual = 5557
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'c' is not allowed [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:28]
WARNING: [Synth 8-10829] illegal initialization of non-singular port 'c' [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:26]
ERROR: [Synth 8-8896] 'assgin' is an unknown type [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:28]
INFO: [Synth 8-10285] module 'and_gate' is ignored due to previous errors [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:29]
INFO: [Synth 8-9084] Verilog file '/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog '/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9066.809 ; gain = 0.000 ; free physical = 1305 ; free virtual = 5552
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
file mkdir /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v w ]
add_files -fileset sim_1 /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
synth_design -top and_gate -part xc7z010iclg225-1L -lint 
Command: synth_design -top and_gate -part xc7z010iclg225-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9181.887 ; gain = 10.004 ; free physical = 1432 ; free virtual = 5681
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (1#1) [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9181.887 ; gain = 10.004 ; free physical = 1418 ; free virtual = 5668
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov  8 18:14:09 2025
| Host         : DESKTOP-KUORUP8 running 64-bit Ubuntu 20.04.6 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9181.887 ; gain = 10.004 ; free physical = 1408 ; free virtual = 5658
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v:]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: and_gate
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9198.727 ; gain = 16.840 ; free physical = 1234 ; free virtual = 5486
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (0#1) [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9272.727 ; gain = 90.840 ; free physical = 1153 ; free virtual = 5405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9278.664 ; gain = 96.777 ; free physical = 1149 ; free virtual = 5401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9278.664 ; gain = 96.777 ; free physical = 1149 ; free virtual = 5401
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9278.672 ; gain = 0.000 ; free physical = 1149 ; free virtual = 5401
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9286.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 5563
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.316 ; gain = 131.430 ; free physical = 1297 ; free virtual = 5554
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 9313.316 ; gain = 131.430 ; free physical = 1297 ; free virtual = 5554
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2756.604; main = 2756.604; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9313.316; main = 9313.316; forked = 0.000
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov  8 18:15:05 2025] Launched synth_1...
Run output will be captured here: /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010iclg225-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9313.316 ; gain = 0.000 ; free physical = 1371 ; free virtual = 5433
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9313.316 ; gain = 0.000 ; free physical = 1360 ; free virtual = 5422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
current_design synth_1
current_design rtl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 18:20:47 2025...
