<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 42. MICRO 2009</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2009">42. MICRO 2009:
New York, NY, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2009">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2009">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2009">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2009">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
</ul>

 

<h2>Keynote 1</h2>
 

<ul>
</ul>



<h2>Memory system</h2>
 

<ul>
<li id="ZhangL09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Wangyuan">Wangyuan Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Characterizing and mitigating the impact of process variations on phase change based memory systems.</b> 2-13<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669116"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhangL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhangL09.xml">XML</a></small></small></li>
<li id="QureshiKFSLA09"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karidis:John_P=">John P. Karidis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franceschini:Michele">Michele Franceschini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Vijayalakshmi">Vijayalakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lastras:Luis">Luis Lastras</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abali:B=uuml=lent">B&#252;lent Abali</a>:<br /><b>Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling.</b> 14-23<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669117"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/QureshiKFSLA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/QureshiKFSLA09.xml">XML</a></small></small></li>
<li id="GruppCCSYSW09"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grupp:Laura_M=">Laura M. Grupp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Caulfield:Adrian_M=">Adrian M. Caulfield</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coburn:Joel">Joel Coburn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swanson:Steven">Steven Swanson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yaakobi:Eitan">Eitan Yaakobi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Siegel:Paul_H=">Paul H. Siegel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wolf:Jack_K=">Jack K. Wolf</a>:<br /><b>Characterizing flash memory: anomalies, observations, and applications.</b> 24-33<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669118"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GruppCCSYSW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GruppCCSYSW09.xml">XML</a></small></small></li>
<li id="YuanBA09"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yuan:George_L=">George L. Yuan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bakhoda:Ali">Ali Bakhoda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>Complexity effective memory access scheduling for many-core accelerator architectures.</b> 34-44<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669119"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YuanBA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YuanBA09.xml">XML</a></small></small></li>
</ul>



<h2>Optimization</h2>
 

<ul>
<li id="LukHK09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Luk:Chi=Keung">Chi-Keung Luk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hong:Sunpyo">Sunpyo Hong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>:<br /><b>Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping.</b> 45-55<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669121"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LukHK09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LukHK09.xml">XML</a></small></small></li>
<li id="JungC09"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jung:Changhee">Changhee Jung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Nathan">Nathan Clark</a>:<br /><b>DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage.</b> 56-66<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669122"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JungC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JungC09.xml">XML</a></small></small></li>
<li id="Rong09"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rong:Hongbo">Hongbo Rong</a>:<br /><b>Tree register allocation.</b> 67-77<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669123"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Rong09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Rong09.xml">XML</a></small></small></li>
<li id="DubachJBFO09"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dubach:Christophe">Christophe Dubach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Timothy_M=">Timothy M. Jones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bonilla:Edwin_V=">Edwin V. Bonilla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fursin:Grigori">Grigori Fursin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Portable compiler optimisation across embedded programs and microarchitectures using machine learning.</b> 78-88<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669124"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DubachJBFO09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DubachJBFO09.xml">XML</a></small></small></li>
</ul>



<h2>Fault tolerance</h2>
 

<ul>
<li id="ChishtiAWWL09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Wei">Wei Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shih=Lien">Shih-Lien Lu</a>:<br /><b>Improving cache lifetime reliability at ultra-low voltages.</b> 89-99<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669126"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChishtiAWWL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChishtiAWWL09.xml">XML</a></small></small></li>
<li id="AnsariGFM09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Shuguang">Shuguang Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>ZerehCache: armoring cache architectures in high defect density technologies.</b> 100-110<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669127"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AnsariGFM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AnsariGFM09.xml">XML</a></small></small></li>
<li id="AbellaCCVG09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abella:Jaume">Jaume Abella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carretero:Javier">Javier Carretero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaparro:Pedro">Pedro Chaparro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Xavier">Xavier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Low Vccmin fault-tolerant cache with highly predictable performance.</b> 111-121<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669128"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AbellaCCVG09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AbellaCCVG09.xml">XML</a></small></small></li>
<li id="HariLRCA09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hari:Siva_Kumar_Sastry">Siva Kumar Sastry Hari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Man=Lap">Man-Lap Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramachandran:Pradeep">Pradeep Ramachandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Byn">Byn Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>mSWAT: low-cost hardware fault detection and diagnosis for multicore systems.</b> 122-132<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669129"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HariLRCA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HariLRCA09.xml">XML</a></small></small></li>
</ul>



<h2>Transactional memory/memory consistency</h2>
 

<ul>
<li id="AhnQNTLFMW09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Wonsun">Wonsun Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qi:Shanxiang">Shanxiang Qi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nicolaides:M=">M. Nicolaides</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jae=Woo">Jae-Woo Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fang:Xing">Xing Fang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Midkiff:Samuel_P=">Samuel P. Midkiff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wong:David">David Wong</a>:<br /><b>BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support.</b> 133-144<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669131"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AhnQNTLFMW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AhnQNTLFMW09.xml">XML</a></small></small></li>
<li id="TomicPKACUHV09"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tomic:Sasa">Sasa Tomic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Perfumo:Cristian">Cristian Perfumo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kulkarni:Chinmay_Eishan">Chinmay Eishan Kulkarni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Armejach:Adri=agrave=">Adri&#224; Armejach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harris:Tim">Tim Harris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>EazyHTM: eager-lazy hardware transactional memory.</b> 145-155<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669132"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TomicPKACUHV09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TomicPKACUHV09.xml">XML</a></small></small></li>
<li id="BlakeDM09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blake:Geoffrey">Geoffrey Blake</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Proactive transaction scheduling for contention management.</b> 156-167<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669133"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BlakeDM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BlakeDM09.xml">XML</a></small></small></li>
</ul>



<h2>Power</h2>
 

<ul>
<li id="ShyeSM09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shye:Alex">Alex Shye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scholbrock:Benjamin">Benjamin Scholbrock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>:<br /><b>Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures.</b> 168-178<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669135"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ShyeSM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ShyeSM09.xml">XML</a></small></small></li>
<li id="KetkarC09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Ketkar:Mahesh">Mahesh Ketkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chiprout:Eli">Eli Chiprout</a>:<br /><b>A microarchitecture-based framework for pre- and post-silicon power delivery analysis.</b> 179-188<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669136"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KetkarC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KetkarC09.xml">XML</a></small></small></li>
<li id="KontorinisSTK09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kontorinis:Vasileios">Vasileios Kontorinis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shayan:Amirali">Amirali Shayan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>:<br /><b>Reducing peak power with a table-driven adaptive processor core.</b> 189-200<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669137"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KontorinisSTK09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KontorinisSTK09.xml">XML</a></small></small></li>
</ul>



<h2>3D/caches</h2>
 

<ul>
<li id="Loh09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy.</b> 201-212<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669139"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Loh09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Loh09.xml">XML</a></small></small></li>
<li id="ValeroSPLCLD09"><a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Alejandro">Alejandro Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petit:Salvador">Salvador Petit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lorente:Vicente">Vicente Lorente</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Canal:Ramon">Ramon Canal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Pedro">Pedro L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>An hybrid eDRAM/SRAM macrocell to implement first-level data caches.</b> 213-221<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669140"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ValeroSPLCLD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ValeroSPLCLD09.xml">XML</a></small></small></li>
<li id="ZhaoDZY09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Bo">Bo Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Du:Yu">Yu Du</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>:<br /><b>Variation-tolerant non-uniform 3D cache management in die stacked multicore processor.</b> 222-231<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669141"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhaoDZY09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhaoDZY09.xml">XML</a></small></small></li>
</ul>



<h2>On-chip networks</h2>
 

<ul>
<li id="AgarwalPJ09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Niket">Niket Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jha:Niraj_K=">Niraj K. Jha</a>:<br /><b>In-network coherence filtering: snoopy coherence without broadcasts.</b> 232-243<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669143"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AgarwalPJ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AgarwalPJ09.xml">XML</a></small></small></li>
<li id="HayengaJL09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hayenga:Mitchell">Mitchell Hayenga</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>SCARAB: a single cycle adaptive routing and bufferless network.</b> 244-254<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669144"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HayengaJL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HayengaJL09.xml">XML</a></small></small></li>
<li id="Kim09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>:<br /><b>Low-cost router microarchitecture for on-chip networks.</b> 255-266<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669145"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Kim09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Kim09.xml">XML</a></small></small></li>
</ul>



<h2>Keynote 2</h2>
 

<ul>
</ul>



<h2>On-chip networks</h2>
 

<ul>
<li id="GrotKM09"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grot:Boris">Boris Grot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.</b> 268-279<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669149"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GrotKM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GrotKM09.xml">XML</a></small></small></li>
<li id="DasMMD09"><a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moscibroda:Thomas">Thomas Moscibroda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Application-aware prioritization mechanisms for on-chip networks.</b> 280-291<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669150"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DasMMD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DasMMD09.xml">XML</a></small></small></li>
<li id="MishraIDVED09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eachempati:Soumya">Soumya Eachempati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar_R=">Ravishankar R. Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>A case for dynamic frequency tuning in on-chip networks.</b> 292-303<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669151"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MishraIDVED09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MishraIDVED09.xml">XML</a></small></small></li>
<li id="VantreaseBSL09"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vantrease:Dana">Dana Vantrease</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Binkert:Nathan_L=">Nathan L. Binkert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schreiber:Robert">Robert Schreiber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Light speed arbitration and flow control for nanophotonic interconnects.</b> 304-315<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669152"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VantreaseBSL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VantreaseBSL09.xml">XML</a></small></small></li>
</ul>



<h2>Memory systems</h2>
 

<ul>
<li id="EbrahimiMLP09"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ebrahimi:Eiman">Eiman Ebrahimi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Chang_Joo">Chang Joo Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Coordinated control of multiple prefetchers in multi-core systems.</b> 316-326<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669154"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EbrahimiMLP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EbrahimiMLP09.xml">XML</a></small></small></li>
<li id="LeeNMP09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Chang_Joo">Chang Joo Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narasiman:Veynu">Veynu Narasiman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Improving memory bank-level parallelism in the presence of prefetching.</b> 327-336<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669155"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeNMP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeNMP09.xml">XML</a></small></small></li>
<li id="IsenJ09"><a href="http://dblp.dagstuhl.de/pers/hc/i/Isen:Ciji">Ciji Isen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem.</b> 337-346<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669156"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/IsenJ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/IsenJ09.xml">XML</a></small></small></li>
<li id="ChoL09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hyunjin">Hyunjin Lee</a>:<br /><b>Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance.</b> 347-357<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669157"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChoL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChoL09.xml">XML</a></small></small></li>
</ul>



<h2>Reconfigurability/security</h2>
 

<ul>
<li id="SolomatnikovFSAWQRH09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Solomatnikov:Alex">Alex Solomatnikov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Firoozshahian:Amin">Amin Firoozshahian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shacham:Ofer">Ofer Shacham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asgar:Zain">Zain Asgar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wachs:Megan">Megan Wachs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qadeer:Wajahat">Wajahat Qadeer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Richardson:Stephen">Stephen Richardson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Using a configurable processor generator for computer architecture prototyping.</b> 358-369<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669159"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SolomatnikovFSAWQRH09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SolomatnikovFSAWQRH09.xml">XML</a></small></small></li>
<li id="ParkPM09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Hyunchul">Hyunchul Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Yongjun">Yongjun Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications.</b> 370-380<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669160"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ParkPM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ParkPM09.xml">XML</a></small></small></li>
<li id="Kannan09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kannan:Hari">Hari Kannan</a>:<br /><b>Ordering decoupled metadata accesses in multiprocessors.</b> 381-390<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669161"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Kannan09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Kannan09.xml">XML</a></small></small></li>
<li id="ChenYWZHY09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Haibo">Haibo Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yuan:Liwei">Liwei Yuan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Xi">Xi Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zang:Binyu">Binyu Zang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang_0002:Bo">Bo Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>:<br /><b>Control flow obfuscation with information flow tracking.</b> 391-400<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669162"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChenYWZHY09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChenYWZHY09.xml">XML</a></small></small></li>
</ul>



<h2>Caches</h2>
 

<ul>
<li id="Chaudhuri09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>:<br /><b>Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches.</b> 401-412<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669164"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Chaudhuri09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Chaudhuri09.xml">XML</a></small></small></li>
<li id="HackenbergMN09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hackenberg:Daniel">Daniel Hackenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Molka:Daniel">Daniel Molka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagel:Wolfgang_E=">Wolfgang E. Nagel</a>:<br /><b>Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems.</b> 413-422<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669165"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HackenbergMN09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HackenbergMN09.xml">XML</a></small></small></li>
<li id="ZebchukSQM09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zebchuk:Jason">Jason Zebchuk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Vijayalakshmi">Vijayalakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>A tagless coherence directory.</b> 423-434<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669166"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZebchukSQM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZebchukSQM09.xml">XML</a></small></small></li>
</ul>



<h2>Variations/power</h2>
 

<ul>
<li id="GuptaRBWB09"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Meeta_Sharma">Meeta Sharma Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rivers:Jude_A=">Jude A. Rivers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>Tribeca: design for PVT variations with local recovery and fine-grained adaptation.</b> 435-446<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669168"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GuptaRBWB09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GuptaRBWB09.xml">XML</a></small></small></li>
<li id="KarpuzcuGT09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karpuzcu:Ulya_R=">Ulya R. Karpuzcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greskamp:Brian">Brian Greskamp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>The BubbleWrap many-core: popping cores for sequential acceleration.</b> 447-458<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669169"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KarpuzcuGT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KarpuzcuGT09.xml">XML</a></small></small></li>
<li id="RotemMGW09"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rotem:Efraim">Efraim Rotem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mendelson:Avi">Avi Mendelson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ginosar:Ran">Ran Ginosar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Weiser:Uri_C=">Uri C. Weiser</a>:<br /><b>Multiple clock and voltage domains for chip multi processors.</b> 459-468<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669170"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RotemMGW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RotemMGW09.xml">XML</a></small></small></li>
</ul>



<h2>Potpourri</h2>
 

<ul>
<li id="LiASBTJ09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Sheng">Sheng Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strong:Richard_D=">Richard D. Strong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brockman:Jay_B=">Jay B. Brockman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures.</b> 469-480<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669172"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LiASBTJ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LiASBTJ09.xml">XML</a></small></small></li>
<li id="CakarevicRVPCNV09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cakarevic:Vladimir">Vladimir Cakarevic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Radojkovic:Petar">Petar Radojkovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Verd=uacute=:Javier">Javier Verd&#250;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pajuelo:Alex">Alex Pajuelo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nemirovsky:Mario">Mario Nemirovsky</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Characterizing the resource-sharing levels in the UltraSPARC T2 processor.</b> 481-492<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669173"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CakarevicRVPCNV09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CakarevicRVPCNV09.xml">XML</a></small></small></li>
<li id="TiwariLWCS09"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Mohit">Mohit Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0001:Xun">Xun Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wassel:Hassan_M=_G=">Hassan M. G. Wassel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>:<br /><b>Execution leases: a hardware-supported mechanism for enforcing strong non-interference.</b> 493-504<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669174"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TiwariLWCS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TiwariLWCS09.xml">XML</a></small></small></li>
</ul>



<h2>Caches</h2>
 

<ul>
<li id="KandemirMNZO09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralidhara:Sai_Prashanth">Sai Prashanth Muralidhara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanan:Sri_Hari_Krishna">Sri Hari Krishna Narayanan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Yuanrui">Yuanrui Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozturk:Ozcan">Ozcan Ozturk</a>:<br /><b>Optimizing shared cache behavior of chip multiprocessors.</b> 505-516<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669176"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KandemirMNZO09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KandemirMNZO09.xml">XML</a></small></small></li>
<li id="SrikantaiahKW09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Srikantaiah:Shekhar">Shekhar Srikantaiah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Qian">Qian Wang</a>:<br /><b>SHARP control: controlled shared cache management in chip multiprocessors.</b> 517-528<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669177"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SrikantaiahKW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SrikantaiahKW09.xml">XML</a></small></small></li>
<li id="RolanFD09"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rol=aacute=n:Dyer">Dyer Rol&#225;n</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fraguela:Basilio_B=">Basilio B. Fraguela</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Doallo:Ramon">Ramon Doallo</a>:<br /><b>Adaptive line placement with the <i>set balancing cache</i>.</b> 529-540<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669178"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RolanFD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RolanFD09.xml">XML</a></small></small></li>
</ul>



<h2>Debugging</h2>
 

<ul>
<li id="NistorMT09"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nistor:Adrian">Adrian Nistor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marinov:Darko">Darko Marinov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Light64: lightweight hardware support for data race detection during systematic testing of parallel programs.</b> 541-552<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669180"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/NistorMT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/NistorMT09.xml">XML</a></small></small></li>
<li id="LuciaC09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lucia:Brandon">Brandon Lucia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>:<br /><b>Finding concurrency bugs with context-aware communication graphs.</b> 553-563<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669181"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LuciaC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LuciaC09.xml">XML</a></small></small></li>
<li id="LeeSNYP09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Dongyoon">Dongyoon Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Said:Mahmoud">Mahmoud Said</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Zijiang">Zijiang Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pereira:Cristiano">Cristiano Pereira</a>:<br /><b>Offline symbolic analysis for multi-processor execution replay.</b> 564-575<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669182"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeSNYP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeSNYP09.xml">XML</a></small></small></li>
<li id="PokamPDKA09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pereira:Cristiano">Cristiano Pereira</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Danne:Klaus">Klaus Danne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kassa:Rolf">Rolf Kassa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adl=Tabatabai:Ali=Reza">Ali-Reza Adl-Tabatabai</a>:<br /><b>Architecting a chunk-based memory race recorder in modern CMPs.</b> 576-585<br /><small><a href="http://doi.acm.org/10.1145/1669112.1669183"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PokamPDKA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PokamPDKA09.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
