{
  "design": {
    "design_info": {
      "boundary_crc": "0xDA4F1D63C6195491",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA_projekt.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "counter_0": "",
      "pwm_gen_0": "",
      "pwm_gen_1": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "ports": {
      "pwm_0": {
        "direction": "O"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I"
      },
      "en_0": {
        "direction": "I"
      },
      "rst_0": {
        "type": "rst",
        "direction": "I"
      },
      "pwm_1": {
        "direction": "O"
      },
      "Din_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_counter_0_0",
        "xci_path": "ip\\design_1_counter_0_0\\design_1_counter_0_0.xci",
        "inst_hier_path": "counter_0",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "pwm_gen_0": {
        "vlnv": "xilinx.com:module_ref:pwm_gen:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_pwm_gen_0_1",
        "xci_path": "ip\\design_1_pwm_gen_0_1\\design_1_pwm_gen_0_1.xci",
        "inst_hier_path": "pwm_gen_0",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "duty": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "pwm": {
            "direction": "O"
          }
        }
      },
      "pwm_gen_1": {
        "vlnv": "xilinx.com:module_ref:pwm_gen:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_pwm_gen_1_0",
        "xci_path": "ip\\design_1_pwm_gen_1_0\\design_1_pwm_gen_1_0.xci",
        "inst_hier_path": "pwm_gen_1",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "duty": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "pwm": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_xlslice_0_1",
        "xci_path": "ip\\design_1_xlslice_0_1\\design_1_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "Din_0_1": {
        "ports": [
          "Din_0",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "counter_0/clk"
        ]
      },
      "counter_0_cnt": {
        "ports": [
          "counter_0/cnt",
          "pwm_gen_0/cnt",
          "pwm_gen_1/cnt"
        ]
      },
      "en_0_1": {
        "ports": [
          "en_0",
          "counter_0/en"
        ]
      },
      "pwm_gen_0_pwm": {
        "ports": [
          "pwm_gen_0/pwm",
          "pwm_0"
        ]
      },
      "pwm_gen_1_pwm": {
        "ports": [
          "pwm_gen_1/pwm",
          "pwm_1"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "counter_0/rst"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "pwm_gen_0/duty"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "pwm_gen_1/duty"
        ]
      }
    }
  }
}