\hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status}{}\doxysection{AHB2 Peripheral Clock Sleep Enabled or Disabled Status}
\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status}\index{AHB2 Peripheral Clock Sleep Enabled or Disabled Status@{AHB2 Peripheral Clock Sleep Enabled or Disabled Status}}


Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not.  


Collaboration diagram for AHB2 Peripheral Clock Sleep Enabled or Disabled Status\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gabfca340e2266b35f9eb8bda9f24fb272}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gabfca340e2266b35f9eb8bda9f24fb272}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gae5f9c8d570ca5ce52bd3d1766ad96265}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gae5f9c8d570ca5ce52bd3d1766ad96265}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga91d9bb261e4eb51ae5c83276ca94ba9e}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga91d9bb261e4eb51ae5c83276ca94ba9e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga9be4e7cb3610f3242eedb2c38f05cafe}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga9be4e7cb3610f3242eedb2c38f05cafe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaaaf7c0b082ec2d976c4ac33c4f1fd461}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaaaf7c0b082ec2d976c4ac33c4f1fd461}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gab2fca3cfeeeb50539e2c5702cff4d719}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gab2fca3cfeeeb50539e2c5702cff4d719}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga6696a0a055bb4707b05e237c8a10334b}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga6696a0a055bb4707b05e237c8a10334b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga39511ffeafa47299604652cb2603e519}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga39511ffeafa47299604652cb2603e519}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga1c221b3b30bcbb9e66da386fc82128af}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga1c221b3b30bcbb9e66da386fc82128af}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaacfd31147f3f7e34f8a865f7c9acc9c8}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaacfd31147f3f7e34f8a865f7c9acc9c8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga284a5ed2ff90c30f9c8009b2eb8c6b11}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga284a5ed2ff90c30f9c8009b2eb8c6b11}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gadf3c87c37f25be2baa35f23742840878}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gadf3c87c37f25be2baa35f23742840878}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga536dc31ed0e24ad8b82f5b8c2a920b42}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga536dc31ed0e24ad8b82f5b8c2a920b42}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gafb90a4c788e0b1e1dee61e462ada7f17}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gafb90a4c788e0b1e1dee61e462ada7f17}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga2eac033c5d40d9e6eda85985322ece6f}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga2eac033c5d40d9e6eda85985322ece6f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga4dd6a13690da372d5ea52476d0f972c8}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga4dd6a13690da372d5ea52476d0f972c8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gafdc54fb0d223358257ea5c9f2d9c2db6}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gafdc54fb0d223358257ea5c9f2d9c2db6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaf8ff1048471b8b380eed743946d73b73}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaf8ff1048471b8b380eed743946d73b73}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac1d248974d2d16be159c52beb41bb648}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac1d248974d2d16be159c52beb41bb648}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga965ed6d910633d0f9006e287f96bbc68}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga965ed6d910633d0f9006e287f96bbc68}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga78941ee33c71aa732c6e865048574d37}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga78941ee33c71aa732c6e865048574d37}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac809c0275e0eb8c6e4e4363871f5d5de}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac809c0275e0eb8c6e4e4363871f5d5de}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaf40601b803ae6495021ee70a608aad45}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gaf40601b803ae6495021ee70a608aad45}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga157cf5e5e61d9cd5c39cd66eea078a44}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga157cf5e5e61d9cd5c39cd66eea078a44}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga50110a27b138f1ce37adc03c4da69107}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_ga50110a27b138f1ce37adc03c4da69107}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac7b5c1c60774ca2af36591d897eb352b}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status_gac7b5c1c60774ca2af36591d897eb352b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN) == 0U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
