# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0" \
"../../../../MCU_Acceptance.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \

sv xil_defaultlib  --include "../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0" \
"../../../../MCU_Acceptance.srcs/sim_1/new/data_mem_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
