digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x55c32cd6f240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  %m = alloca i32, align 4\l  %call = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4\l... dereferenceable(4) %m)\l  %i = load i32, i32* %m, align 4\l  switch i32 %i, label %sw.default [\l    i32 2, label %sw.bb\l    i32 4, label %sw.bb1\l    i32 6, label %sw.bb4\l  ]\l|{<s0>def|<s1>2|<s2>4|<s3>6}}"];
	Node0x55c32cd6f240:s0 -> Node0x55c32cd6f680;
	Node0x55c32cd6f240:s1 -> Node0x55c32cd6f790;
	Node0x55c32cd6f240:s2 -> Node0x55c32cd6f890;
	Node0x55c32cd6f240:s3 -> Node0x55c32cd6f990;
	Node0x55c32cd6f790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb:                                            \l  br label %sw.epilog\l}"];
	Node0x55c32cd6f790 -> Node0x55c32cd6fab0;
	Node0x55c32cd6f890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb1:                                           \l  br label %sw.epilog\l}"];
	Node0x55c32cd6f890 -> Node0x55c32cd6fab0;
	Node0x55c32cd6f990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb4:                                           \l  br label %sw.epilog\l}"];
	Node0x55c32cd6f990 -> Node0x55c32cd6fab0;
	Node0x55c32cd6f680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.default:                                       \l  br label %sw.epilog\l}"];
	Node0x55c32cd6f680 -> Node0x55c32cd6fab0;
	Node0x55c32cd6fab0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{sw.epilog:                                        \l  %x.0 = phi i32 [ 2, %sw.default ], [ 3, %sw.bb4 ], [ 7, %sw.bb1 ], [ 7,\l... %sw.bb ]\l  %tau = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 7, i32 7, i32 3)\l  %mul7 = mul nsw i32 2, %tau\l  %add8 = add nsw i32 %mul7, 10\l  %add9 = add nsw i32 9, %tau\l  %cmp = icmp sle i32 %add8, %add9\l  br i1 %cmp, label %if.end, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x55c32cd6fab0:s0 -> Node0x55c32cd70560;
	Node0x55c32cd6fab0:s1 -> Node0x55c32cd705d0;
	Node0x55c32cd705d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5333470",label="{if.else:                                          \l  %tau1 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 7, i32 3)\l  %mul10 = mul nsw i32 3, %tau1\l  %add11 = add nsw i32 %add8, %mul10\l  switch i32 %add11, label %if.end [\l    i32 200, label %sw.bb13\l    i32 300, label %sw.bb15\l  ]\l|{<s0>def|<s1>200|<s2>300}}"];
	Node0x55c32cd705d0:s0 -> Node0x55c32cd70560;
	Node0x55c32cd705d0:s1 -> Node0x55c32cd708f0;
	Node0x55c32cd705d0:s2 -> Node0x55c32cd70990;
	Node0x55c32cd708f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb13:                                          \l  %tau2 = call i32 (...) @llvm.tau.i32(i32 %tau1, i32 3)\l  %call14 = call nonnull align 8 dereferenceable(8)\l... %\"class.std::basic_ostream\"* @_ZNSolsEi(%\"class.std::basic_ostream\"* nonnull\l... align 8 dereferenceable(8) @_ZSt4cout, i32 %tau2)\l  br label %end\l}"];
	Node0x55c32cd708f0 -> Node0x55c32cd70ec0;
	Node0x55c32cd70990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#6282ea70",label="{sw.bb15:                                          \l  call void @exit(i32 0) #7\l  unreachable\l}"];
	Node0x55c32cd70560 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{if.end:                                           \l  %tau3 = call i32 (...) @llvm.tau.i32(i32 %tau, i32 7, i32 7)\l  %add17 = add nsw i32 %add8, %tau3\l  store i32 %add17, i32* %m, align 4\l  br label %end\l}"];
	Node0x55c32cd70560 -> Node0x55c32cd70ec0;
	Node0x55c32cd70ec0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{end:                                              \l  %add18 = add nsw i32 1, %tau\l  ret i32 0\l}"];
}
