

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Thu Dec 12 12:28:20 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  13905|  110465|  13905|  110465|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+--------+-------------+-----------+-----------+--------+----------+
        |                         |     Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |   max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+--------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  13904|  110464| 1738 ~ 6904 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   1736|    6902|  248 ~ 493  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    245|     490|           35|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |     32|      32|           16|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     12|      12|            6|          -|          -|       2|    no    |
        +-------------------------+-------+--------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    364|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     248|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     248|    492|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_380_p2       |     *    |      0|  0|  51|           9|           7|
    |tmp3_fu_307_p2       |     *    |      0|  0|  41|           6|           8|
    |in_h_1_fu_353_p2     |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_395_p2     |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_242_p2  |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_247_p2   |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_261_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_276_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_3_fu_321_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_286_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp4_fu_363_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp5_fu_405_p2       |     +    |      0|  0|  19|          14|          14|
    |tmp_53_fu_369_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_56_fu_410_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_373_p2        |     +    |      0|  0|  15|           9|           9|
    |exitcond2_fu_347_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_316_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_271_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_256_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_389_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_60_fu_418_p2     |   icmp   |      0|  0|  13|          16|          16|
    |or_cond6_fu_433_p2   |    or    |      0|  0|   2|           1|           1|
    |tmp_58_fu_423_p2     |    or    |      0|  0|   2|           1|           1|
    |buffer_5_fu_438_p3   |  select  |      0|  0|  16|           1|          16|
    |tmp_59_fu_427_p2     |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 364|         153|         163|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         16|    1|         16|
    |in_h_reg_188      |   9|          2|    2|          4|
    |in_w_reg_199      |   9|          2|    2|          4|
    |out_d_reg_130     |   9|          2|    5|         10|
    |out_h_reg_165     |   9|          2|    4|          8|
    |out_w_reg_177     |   9|          2|    4|          8|
    |phi_mul2_reg_153  |   9|          2|    8|         16|
    |phi_mul_reg_141   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 128|         30|   35|         84|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  15|   0|   15|          0|
    |buffer_fu_70          |  16|   0|   16|          0|
    |in_h_1_reg_561        |   2|   0|    2|          0|
    |in_h_reg_188          |   2|   0|    2|          0|
    |in_w_1_reg_594        |   2|   0|    2|          0|
    |in_w_reg_199          |   2|   0|    2|          0|
    |next_mul3_reg_494     |   8|   0|    8|          0|
    |next_mul_reg_499      |   9|   0|    9|          0|
    |out_d_3_reg_507       |   5|   0|    5|          0|
    |out_d_reg_130         |   5|   0|    5|          0|
    |out_h_3_reg_515       |   4|   0|    4|          0|
    |out_h_reg_165         |   4|   0|    4|          0|
    |out_w_3_reg_538       |   4|   0|    4|          0|
    |out_w_reg_177         |   4|   0|    4|          0|
    |phi_mul2_reg_153      |   8|   0|    8|          0|
    |phi_mul_reg_141       |   9|   0|    9|          0|
    |tmp1_reg_581          |  14|   0|   14|          0|
    |tmp2_reg_520          |   8|   0|    8|          0|
    |tmp3_reg_530          |  12|   0|   12|          0|
    |tmp4_reg_566          |   9|   0|    9|          0|
    |tmp5_reg_599          |  14|   0|   14|          0|
    |tmp_52_reg_553        |   1|   0|    1|          0|
    |tmp_53_reg_571        |  12|   0|   12|          0|
    |tmp_55_reg_586        |   1|   0|    1|          0|
    |tmp_56_reg_604        |  14|   0|   14|          0|
    |tmp_60_reg_625        |   1|   0|    1|          0|
    |tmp_62_reg_614        |  16|   0|   16|          0|
    |tmp_69_cast_reg_479   |   7|   0|   14|          7|
    |tmp_70_cast_reg_484   |   6|   0|    8|          2|
    |tmp_71_cast_reg_489   |   6|   0|   12|          6|
    |tmp_76_cast_reg_525   |   4|   0|    9|          5|
    |tmp_78_cast1_reg_543  |   4|   0|   12|          8|
    |tmp_79_cast_reg_548   |   4|   0|   14|         10|
    |tmp_cast_reg_474      |   7|   0|    9|          2|
    |tmp_reg_576           |   9|   0|    9|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 248|   0|  288|         40|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

