
// Generated by Cadence Genus(TM) Synthesis Solution 23.12-s086_1
// Generated on: Jan 23 2025 22:47:42 -03 (Jan 24 2025 01:47:42 UTC)

// Verification Directory fv/alu 

module register_WIDTH1_23(d, clock, reset, q);
  input [0:0] d;
  input clock, reset;
  output [0:0] q;
  wire [0:0] d;
  wire clock, reset;
  wire [0:0] q;
  wire n_0;
  DFFRHQX1LVT \q_reg[0] (.RN (n_0), .CK (clock), .D (d), .Q (q));
  INVXLLVT g4(.A (reset), .Y (n_0));
endmodule

module register_WIDTH16(d, clock, reset, q);
  input [15:0] d;
  input clock, reset;
  output [15:0] q;
  wire [15:0] d;
  wire clock, reset;
  wire [15:0] q;
  wire n_0;
  DFFRHQX1LVT \q_reg[4] (.RN (n_0), .CK (clock), .D (d[4]), .Q (q[4]));
  DFFRHQX1LVT \q_reg[1] (.RN (n_0), .CK (clock), .D (d[1]), .Q (q[1]));
  DFFRHQX1LVT \q_reg[2] (.RN (n_0), .CK (clock), .D (d[2]), .Q (q[2]));
  DFFRHQX1LVT \q_reg[3] (.RN (n_0), .CK (clock), .D (d[3]), .Q (q[3]));
  DFFRHQX1LVT \q_reg[0] (.RN (n_0), .CK (clock), .D (d[0]), .Q (q[0]));
  DFFRHQX1LVT \q_reg[11] (.RN (n_0), .CK (clock), .D (d[11]), .Q
       (q[11]));
  DFFRHQX1LVT \q_reg[5] (.RN (n_0), .CK (clock), .D (d[5]), .Q (q[5]));
  DFFRHQX1LVT \q_reg[6] (.RN (n_0), .CK (clock), .D (d[6]), .Q (q[6]));
  DFFRHQX1LVT \q_reg[12] (.RN (n_0), .CK (clock), .D (d[12]), .Q
       (q[12]));
  DFFRHQX1LVT \q_reg[8] (.RN (n_0), .CK (clock), .D (d[8]), .Q (q[8]));
  DFFRHQX1LVT \q_reg[9] (.RN (n_0), .CK (clock), .D (d[9]), .Q (q[9]));
  DFFRHQX1LVT \q_reg[10] (.RN (n_0), .CK (clock), .D (d[10]), .Q
       (q[10]));
  DFFRHQX1LVT \q_reg[7] (.RN (n_0), .CK (clock), .D (d[7]), .Q (q[7]));
  DFFRHQX1LVT \q_reg[13] (.RN (n_0), .CK (clock), .D (d[13]), .Q
       (q[13]));
  DFFRHQX1LVT \q_reg[14] (.RN (n_0), .CK (clock), .D (d[14]), .Q
       (q[14]));
  DFFRHQX1LVT \q_reg[15] (.RN (n_0), .CK (clock), .D (d[15]), .Q
       (q[15]));
  INVXLLVT g19(.A (reset), .Y (n_0));
endmodule

module register_WIDTH16_25(d, clock, reset, q);
  input [15:0] d;
  input clock, reset;
  output [15:0] q;
  wire [15:0] d;
  wire clock, reset;
  wire [15:0] q;
  wire n_0;
  DFFRHQX1LVT \q_reg[4] (.RN (n_0), .CK (clock), .D (d[4]), .Q (q[4]));
  DFFRHQX1LVT \q_reg[1] (.RN (n_0), .CK (clock), .D (d[1]), .Q (q[1]));
  DFFRHQX1LVT \q_reg[2] (.RN (n_0), .CK (clock), .D (d[2]), .Q (q[2]));
  DFFRHQX1LVT \q_reg[3] (.RN (n_0), .CK (clock), .D (d[3]), .Q (q[3]));
  DFFRHQX1LVT \q_reg[0] (.RN (n_0), .CK (clock), .D (d[0]), .Q (q[0]));
  DFFRHQX1LVT \q_reg[11] (.RN (n_0), .CK (clock), .D (d[11]), .Q
       (q[11]));
  DFFRHQX1LVT \q_reg[5] (.RN (n_0), .CK (clock), .D (d[5]), .Q (q[5]));
  DFFRHQX1LVT \q_reg[6] (.RN (n_0), .CK (clock), .D (d[6]), .Q (q[6]));
  DFFRHQX1LVT \q_reg[12] (.RN (n_0), .CK (clock), .D (d[12]), .Q
       (q[12]));
  DFFRHQX1LVT \q_reg[8] (.RN (n_0), .CK (clock), .D (d[8]), .Q (q[8]));
  DFFRHQX1LVT \q_reg[9] (.RN (n_0), .CK (clock), .D (d[9]), .Q (q[9]));
  DFFRHQX1LVT \q_reg[10] (.RN (n_0), .CK (clock), .D (d[10]), .Q
       (q[10]));
  DFFRHQX1LVT \q_reg[7] (.RN (n_0), .CK (clock), .D (d[7]), .Q (q[7]));
  DFFRHQX1LVT \q_reg[13] (.RN (n_0), .CK (clock), .D (d[13]), .Q
       (q[13]));
  DFFRHQX1LVT \q_reg[14] (.RN (n_0), .CK (clock), .D (d[14]), .Q
       (q[14]));
  DFFRHQX1LVT \q_reg[15] (.RN (n_0), .CK (clock), .D (d[15]), .Q
       (q[15]));
  INVXLLVT g19(.A (reset), .Y (n_0));
endmodule

module register_WIDTH16_24(d, clock, reset, q);
  input [15:0] d;
  input clock, reset;
  output [15:0] q;
  wire [15:0] d;
  wire clock, reset;
  wire [15:0] q;
  wire n_0;
  DFFRHQX1LVT \q_reg[4] (.RN (n_0), .CK (clock), .D (d[4]), .Q (q[4]));
  DFFRHQX1LVT \q_reg[1] (.RN (n_0), .CK (clock), .D (d[1]), .Q (q[1]));
  DFFRHQX1LVT \q_reg[2] (.RN (n_0), .CK (clock), .D (d[2]), .Q (q[2]));
  DFFRHQX1LVT \q_reg[3] (.RN (n_0), .CK (clock), .D (d[3]), .Q (q[3]));
  DFFRHQX1LVT \q_reg[0] (.RN (n_0), .CK (clock), .D (d[0]), .Q (q[0]));
  DFFRHQX1LVT \q_reg[11] (.RN (n_0), .CK (clock), .D (d[11]), .Q
       (q[11]));
  DFFRHQX1LVT \q_reg[5] (.RN (n_0), .CK (clock), .D (d[5]), .Q (q[5]));
  DFFRHQX1LVT \q_reg[6] (.RN (n_0), .CK (clock), .D (d[6]), .Q (q[6]));
  DFFRHQX1LVT \q_reg[12] (.RN (n_0), .CK (clock), .D (d[12]), .Q
       (q[12]));
  DFFRHQX1LVT \q_reg[8] (.RN (n_0), .CK (clock), .D (d[8]), .Q (q[8]));
  DFFRHQX1LVT \q_reg[9] (.RN (n_0), .CK (clock), .D (d[9]), .Q (q[9]));
  DFFRHQX1LVT \q_reg[10] (.RN (n_0), .CK (clock), .D (d[10]), .Q
       (q[10]));
  DFFRHQX1LVT \q_reg[7] (.RN (n_0), .CK (clock), .D (d[7]), .Q (q[7]));
  DFFRHQX1LVT \q_reg[13] (.RN (n_0), .CK (clock), .D (d[13]), .Q
       (q[13]));
  DFFRHQX1LVT \q_reg[14] (.RN (n_0), .CK (clock), .D (d[14]), .Q
       (q[14]));
  DFFRHQX1LVT \q_reg[15] (.RN (n_0), .CK (clock), .D (d[15]), .Q
       (q[15]));
  INVXLLVT g19(.A (reset), .Y (n_0));
endmodule

module register_WIDTH3(d, clock, reset, q);
  input [2:0] d;
  input clock, reset;
  output [2:0] q;
  wire [2:0] d;
  wire clock, reset;
  wire [2:0] q;
  wire n_0;
  DFFRHQX1LVT \q_reg[0] (.RN (n_0), .CK (clock), .D (d[0]), .Q (q[0]));
  DFFRHQX1LVT \q_reg[1] (.RN (n_0), .CK (clock), .D (d[1]), .Q (q[1]));
  DFFRHQX1LVT \q_reg[2] (.RN (n_0), .CK (clock), .D (d[2]), .Q (q[2]));
  INVXLLVT g6(.A (reset), .Y (n_0));
endmodule

module register_WIDTH1(d, clock, reset, q);
  input [0:0] d;
  input clock, reset;
  output [0:0] q;
  wire [0:0] d;
  wire clock, reset;
  wire [0:0] q;
  wire n_0;
  DFFRHQX1LVT \q_reg[0] (.RN (n_0), .CK (clock), .D (d), .Q (q));
  INVXLLVT g4(.A (reset), .Y (n_0));
endmodule

module alu(a, b, op, clock, reset, Start_signal, done, result);
  input [15:0] a, b;
  input [2:0] op;
  input clock, reset, Start_signal;
  output done;
  output [15:0] result;
  wire [15:0] a, b;
  wire [2:0] op;
  wire clock, reset, Start_signal;
  wire done;
  wire [15:0] result;
  wire [15:0] a_reg;
  wire [15:0] b_reg;
  wire [15:0] result_reg;
  wire [2:0] op_reg;
  wire [2:0] state;
  wire Start_signal_reg, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_71, n_72, n_73, n_74, n_75, n_76, n_77, n_78;
  wire n_79, n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  wire n_87, n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  wire n_95, n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  wire n_103, n_104, n_105, n_106, n_107, n_108, n_109, n_110;
  wire n_111, n_112, n_113, n_114, n_115, n_116, n_117, n_118;
  wire n_119, n_120, n_121, n_122, n_123, n_124, n_125, n_126;
  wire n_127, n_128, n_129, n_130, n_131, n_132, n_133, n_134;
  wire n_135, n_136, n_137, n_138, n_139, n_140, n_141, n_142;
  wire n_143, n_144, n_145, n_146, n_147, n_148, n_149, n_150;
  wire n_151, n_152, n_153, n_154, n_155, n_156, n_157, n_158;
  wire n_159, n_160, sub_103_37_Y_add_102_37_n_0,
       sub_103_37_Y_add_102_37_n_1, sub_103_37_Y_add_102_37_n_2,
       sub_103_37_Y_add_102_37_n_3, sub_103_37_Y_add_102_37_n_4,
       sub_103_37_Y_add_102_37_n_5;
  wire sub_103_37_Y_add_102_37_n_6, sub_103_37_Y_add_102_37_n_7,
       sub_103_37_Y_add_102_37_n_8, sub_103_37_Y_add_102_37_n_9,
       sub_103_37_Y_add_102_37_n_10, sub_103_37_Y_add_102_37_n_11,
       sub_103_37_Y_add_102_37_n_12, sub_103_37_Y_add_102_37_n_13;
  wire sub_103_37_Y_add_102_37_n_14, sub_103_37_Y_add_102_37_n_15,
       sub_103_37_Y_add_102_37_n_16, sub_103_37_Y_add_102_37_n_17,
       sub_103_37_Y_add_102_37_n_18, sub_103_37_Y_add_102_37_n_20,
       sub_103_37_Y_add_102_37_n_22, sub_103_37_Y_add_102_37_n_24;
  wire sub_103_37_Y_add_102_37_n_26, sub_103_37_Y_add_102_37_n_28,
       sub_103_37_Y_add_102_37_n_30, sub_103_37_Y_add_102_37_n_32,
       sub_103_37_Y_add_102_37_n_34, sub_103_37_Y_add_102_37_n_36,
       sub_103_37_Y_add_102_37_n_38, sub_103_37_Y_add_102_37_n_40;
  wire sub_103_37_Y_add_102_37_n_42, sub_103_37_Y_add_102_37_n_44,
       sub_103_37_Y_add_102_37_n_46;
  register_WIDTH1_23 donee(.d (n_140), .clock (clock), .reset (n_141),
       .q (done));
  register_WIDTH16 in1(.d ({n_135, n_118, n_134, n_127, n_117, n_110,
       n_137, n_128, n_124, n_121, n_116, n_122, n_109, n_106, n_130,
       n_133}), .clock (clock), .reset (n_141), .q (a_reg));
  register_WIDTH16_25 in2(.d ({n_139, n_126, n_123, n_113, n_120,
       n_119, n_115, n_114, n_112, n_111, n_108, n_107, n_105, n_104,
       n_138, n_136}), .clock (clock), .reset (n_141), .q (b_reg));
  register_WIDTH16_24 out(.d (result_reg), .clock (clock), .reset
       (n_141), .q (result));
  register_WIDTH3 sel(.d ({n_132, n_131, n_129}), .clock (clock),
       .reset (n_141), .q (op_reg));
  register_WIDTH1 start(.d (n_125), .clock (clock), .reset (n_141), .q
       (Start_signal_reg));
  INVX1LVT g778(.A (n_160), .Y (n_140));
  BUFX2LVT g799(.A (b[15]), .Y (n_139));
  BUFX2LVT g780(.A (b[1]), .Y (n_138));
  BUFX2LVT g814(.A (a[9]), .Y (n_137));
  BUFX2LVT g812(.A (b[0]), .Y (n_136));
  BUFX2LVT g810(.A (a[15]), .Y (n_135));
  BUFX2LVT g808(.A (a[13]), .Y (n_134));
  BUFX2LVT g800(.A (a[0]), .Y (n_133));
  BUFX2LVT g811(.A (op[2]), .Y (n_132));
  BUFX2LVT g783(.A (op[1]), .Y (n_131));
  BUFX2LVT g787(.A (a[1]), .Y (n_130));
  BUFX2LVT g805(.A (op[0]), .Y (n_129));
  BUFX2LVT g804(.A (a[8]), .Y (n_128));
  BUFX2LVT g807(.A (a[12]), .Y (n_127));
  BUFX2LVT g798(.A (b[14]), .Y (n_126));
  BUFX2LVT g784(.A (Start_signal), .Y (n_125));
  BUFX2LVT g785(.A (a[7]), .Y (n_124));
  BUFX2LVT g797(.A (b[13]), .Y (n_123));
  BUFX2LVT g815(.A (reset), .Y (n_141));
  BUFX2LVT g802(.A (a[4]), .Y (n_122));
  BUFX2LVT g786(.A (a[6]), .Y (n_121));
  BUFX2LVT g795(.A (b[11]), .Y (n_120));
  BUFX2LVT g794(.A (b[10]), .Y (n_119));
  BUFX2LVT g809(.A (a[14]), .Y (n_118));
  BUFX2LVT g806(.A (a[11]), .Y (n_117));
  BUFX2LVT g813(.A (a[5]), .Y (n_116));
  BUFX2LVT g793(.A (b[9]), .Y (n_115));
  BUFX2LVT g792(.A (b[8]), .Y (n_114));
  BUFX2LVT g796(.A (b[12]), .Y (n_113));
  BUFX2LVT g791(.A (b[7]), .Y (n_112));
  BUFX2LVT g790(.A (b[6]), .Y (n_111));
  BUFX2LVT g801(.A (a[10]), .Y (n_110));
  BUFX2LVT g803(.A (a[3]), .Y (n_109));
  BUFX2LVT g789(.A (b[5]), .Y (n_108));
  BUFX2LVT g788(.A (b[4]), .Y (n_107));
  BUFX2LVT g781(.A (a[2]), .Y (n_106));
  BUFX2LVT g779(.A (b[3]), .Y (n_105));
  BUFX2LVT g782(.A (b[2]), .Y (n_104));
  NOR2X1LVT g816__2398(.A (state[0]), .B (n_142), .Y (n_159));
  NAND2BX1LVT g817__5107(.AN (state[2]), .B (state[1]), .Y (n_142));
  AOI22X1LVT g1033__6260(.A0 (result[0]), .A1 (n_71), .B0 (n_22), .B1
       (n_49), .Y (n_103));
  AOI22X1LVT g1034__4319(.A0 (result[9]), .A1 (n_71), .B0 (n_39), .B1
       (n_49), .Y (n_102));
  AOI22X1LVT g1035__8428(.A0 (result[1]), .A1 (n_71), .B0 (n_40), .B1
       (n_49), .Y (n_101));
  AOI22X1LVT g1036__5526(.A0 (result[13]), .A1 (n_71), .B0 (n_19), .B1
       (n_49), .Y (n_100));
  AOI22X1LVT g1037__6783(.A0 (result[2]), .A1 (n_71), .B0 (n_15), .B1
       (n_49), .Y (n_99));
  AOI22X1LVT g1038__3680(.A0 (result[8]), .A1 (n_71), .B0 (n_36), .B1
       (n_49), .Y (n_98));
  AOI22X1LVT g1039__1617(.A0 (result[12]), .A1 (n_71), .B0 (n_37), .B1
       (n_49), .Y (n_97));
  AOI22X1LVT g1040__2802(.A0 (result[7]), .A1 (n_71), .B0 (n_34), .B1
       (n_49), .Y (n_96));
  AOI22X1LVT g1041__1705(.A0 (result[14]), .A1 (n_71), .B0 (n_38), .B1
       (n_49), .Y (n_95));
  AOI22X1LVT g1042__5122(.A0 (result[6]), .A1 (n_71), .B0 (n_17), .B1
       (n_49), .Y (n_94));
  AOI22X1LVT g1043__8246(.A0 (result[11]), .A1 (n_71), .B0 (n_18), .B1
       (n_49), .Y (n_93));
  AOI22X1LVT g1044__7098(.A0 (result[5]), .A1 (n_71), .B0 (n_21), .B1
       (n_49), .Y (n_92));
  AOI22X1LVT g1045__6131(.A0 (result[15]), .A1 (n_71), .B0 (n_16), .B1
       (n_49), .Y (n_91));
  AOI22X1LVT g1046__1881(.A0 (result[4]), .A1 (n_71), .B0 (n_14), .B1
       (n_49), .Y (n_90));
  AOI22X1LVT g1047__5115(.A0 (result[3]), .A1 (n_71), .B0 (n_23), .B1
       (n_49), .Y (n_89));
  AOI22X1LVT g1048__7482(.A0 (result[10]), .A1 (n_71), .B0 (n_20), .B1
       (n_49), .Y (n_88));
  AOI22X1LVT g1049__4733(.A0 (n_143), .A1 (n_70), .B0 (n_30), .B1
       (n_33), .Y (n_87));
  AOI22X1LVT g1050__6161(.A0 (n_158), .A1 (n_70), .B0 (n_41), .B1
       (n_33), .Y (n_86));
  AOI22X1LVT g1051__9315(.A0 (n_152), .A1 (n_70), .B0 (n_24), .B1
       (n_33), .Y (n_85));
  AOI22X1LVT g1052__9945(.A0 (n_144), .A1 (n_70), .B0 (n_45), .B1
       (n_33), .Y (n_84));
  AOI22X1LVT g1053__2883(.A0 (n_145), .A1 (n_70), .B0 (n_47), .B1
       (n_33), .Y (n_83));
  AOI22X1LVT g1054__2346(.A0 (n_151), .A1 (n_70), .B0 (n_29), .B1
       (n_33), .Y (n_82));
  AOI22X1LVT g1055__1666(.A0 (n_155), .A1 (n_70), .B0 (n_42), .B1
       (n_33), .Y (n_81));
  AOI22X1LVT g1056__7410(.A0 (n_150), .A1 (n_70), .B0 (n_26), .B1
       (n_33), .Y (n_80));
  AOI22X1LVT g1057__6417(.A0 (n_147), .A1 (n_70), .B0 (n_46), .B1
       (n_33), .Y (n_79));
  AOI22X1LVT g1058__5477(.A0 (n_149), .A1 (n_70), .B0 (n_43), .B1
       (n_33), .Y (n_78));
  AOI22X1LVT g1059__2398(.A0 (n_154), .A1 (n_70), .B0 (n_25), .B1
       (n_33), .Y (n_77));
  AOI22X1LVT g1060__5107(.A0 (n_148), .A1 (n_70), .B0 (n_48), .B1
       (n_33), .Y (n_76));
  AOI22X1LVT g1061__6260(.A0 (n_157), .A1 (n_70), .B0 (n_31), .B1
       (n_33), .Y (n_75));
  AOI22X1LVT g1062__4319(.A0 (n_153), .A1 (n_70), .B0 (n_27), .B1
       (n_33), .Y (n_74));
  AOI22X1LVT g1063__8428(.A0 (n_146), .A1 (n_70), .B0 (n_28), .B1
       (n_33), .Y (n_73));
  AOI22X1LVT g1064__5526(.A0 (n_156), .A1 (n_70), .B0 (n_44), .B1
       (n_33), .Y (n_72));
  AND2X1LVT g1065__6783(.A (n_142), .B (n_68), .Y (n_71));
  OAI32X1LVT g1072__3680(.A0 (n_26), .A1 (n_32), .A2 (n_34), .B0
       (n_34), .B1 (n_50), .Y (n_69));
  NAND2X1LVT g1073__1617(.A (state[2]), .B (n_51), .Y (n_160));
  NOR2X1LVT g1074__2802(.A (n_35), .B (n_52), .Y (n_68));
  OAI32X1LVT g1075__1705(.A0 (n_47), .A1 (n_32), .A2 (n_15), .B0
       (n_15), .B1 (n_50), .Y (n_67));
  OAI32X1LVT g1076__5122(.A0 (n_29), .A1 (n_32), .A2 (n_36), .B0
       (n_36), .B1 (n_50), .Y (n_66));
  OAI32X1LVT g1077__8246(.A0 (n_30), .A1 (n_32), .A2 (n_22), .B0
       (n_22), .B1 (n_50), .Y (n_65));
  OAI32X1LVT g1078__7098(.A0 (n_42), .A1 (n_32), .A2 (n_37), .B0
       (n_37), .B1 (n_50), .Y (n_64));
  OAI32X1LVT g1079__6131(.A0 (n_31), .A1 (n_32), .A2 (n_38), .B0
       (n_38), .B1 (n_50), .Y (n_63));
  NOR2BX1LVT g1080__1881(.AN (n_52), .B (state[2]), .Y (n_70));
  OAI32X1LVT g1091__5115(.A0 (n_45), .A1 (n_32), .A2 (n_40), .B0
       (n_40), .B1 (n_50), .Y (n_62));
  OAI32X1LVT g1092__7482(.A0 (n_25), .A1 (n_32), .A2 (n_18), .B0
       (n_18), .B1 (n_50), .Y (n_61));
  OAI32X1LVT g1093__4733(.A0 (n_43), .A1 (n_32), .A2 (n_17), .B0
       (n_17), .B1 (n_50), .Y (n_60));
  OAI32X1LVT g1094__6161(.A0 (n_48), .A1 (n_32), .A2 (n_21), .B0
       (n_21), .B1 (n_50), .Y (n_59));
  OAI32X1LVT g1095__9315(.A0 (n_41), .A1 (n_32), .A2 (n_16), .B0
       (n_16), .B1 (n_50), .Y (n_58));
  OAI32X1LVT g1096__9945(.A0 (n_44), .A1 (n_32), .A2 (n_19), .B0
       (n_19), .B1 (n_50), .Y (n_57));
  OAI32X1LVT g1097__2883(.A0 (n_27), .A1 (n_32), .A2 (n_20), .B0
       (n_20), .B1 (n_50), .Y (n_56));
  OAI32X1LVT g1098__2346(.A0 (n_46), .A1 (n_32), .A2 (n_14), .B0
       (n_14), .B1 (n_50), .Y (n_55));
  OAI32X1LVT g1099__1666(.A0 (n_28), .A1 (n_32), .A2 (n_23), .B0
       (n_23), .B1 (n_50), .Y (n_54));
  OAI32X1LVT g1100__7410(.A0 (n_24), .A1 (n_32), .A2 (n_39), .B0
       (n_39), .B1 (n_50), .Y (n_53));
  ADDHX1LVT g1101__6417(.A (state[0]), .B (state[1]), .CO (n_51), .S
       (n_52));
  NAND2BX1LVT g1102__5477(.AN (state[0]), .B (n_35), .Y (n_50));
  AND2X1LVT g1103__2398(.A (state[0]), .B (n_35), .Y (n_49));
  AND2X1LVT g1104__5107(.A (a_reg[5]), .B (b_reg[5]), .Y (n_48));
  AND2X1LVT g1105__6260(.A (a_reg[2]), .B (b_reg[2]), .Y (n_47));
  AND2X1LVT g1106__4319(.A (a_reg[4]), .B (b_reg[4]), .Y (n_46));
  AND2X1LVT g1107__8428(.A (a_reg[1]), .B (b_reg[1]), .Y (n_45));
  AND2X1LVT g1108__5526(.A (a_reg[13]), .B (b_reg[13]), .Y (n_44));
  AND2X1LVT g1109__6783(.A (a_reg[6]), .B (b_reg[6]), .Y (n_43));
  AND2X1LVT g1110__3680(.A (a_reg[12]), .B (b_reg[12]), .Y (n_42));
  AND2X1LVT g1111__1617(.A (a_reg[15]), .B (b_reg[15]), .Y (n_41));
  NOR2X1LVT g1112__2802(.A (a_reg[1]), .B (b_reg[1]), .Y (n_40));
  NOR2X1LVT g1113__1705(.A (a_reg[9]), .B (b_reg[9]), .Y (n_39));
  NOR2X1LVT g1114__5122(.A (a_reg[14]), .B (b_reg[14]), .Y (n_38));
  NOR2X1LVT g1115__8246(.A (a_reg[12]), .B (b_reg[12]), .Y (n_37));
  NOR2X1LVT g1116__7098(.A (a_reg[8]), .B (b_reg[8]), .Y (n_36));
  NOR2BX1LVT g1117__6131(.AN (state[2]), .B (state[1]), .Y (n_35));
  NOR2X1LVT g1118__1881(.A (a_reg[7]), .B (b_reg[7]), .Y (n_34));
  NOR2BX1LVT g1119__5115(.AN (state[0]), .B (n_142), .Y (n_33));
  NAND2BX1LVT g1120__7482(.AN (state[0]), .B (state[2]), .Y (n_32));
  AND2X1LVT g1121__4733(.A (a_reg[14]), .B (b_reg[14]), .Y (n_31));
  AND2X1LVT g1122__6161(.A (a_reg[0]), .B (b_reg[0]), .Y (n_30));
  AND2X1LVT g1123__9315(.A (a_reg[8]), .B (b_reg[8]), .Y (n_29));
  AND2X1LVT g1124__9945(.A (a_reg[3]), .B (b_reg[3]), .Y (n_28));
  AND2X1LVT g1125__2883(.A (a_reg[10]), .B (b_reg[10]), .Y (n_27));
  AND2X1LVT g1126__2346(.A (a_reg[7]), .B (b_reg[7]), .Y (n_26));
  AND2X1LVT g1127__1666(.A (a_reg[11]), .B (b_reg[11]), .Y (n_25));
  AND2X1LVT g1128__7410(.A (a_reg[9]), .B (b_reg[9]), .Y (n_24));
  NOR2X1LVT g1129__6417(.A (a_reg[3]), .B (b_reg[3]), .Y (n_23));
  NOR2X1LVT g1130__5477(.A (a_reg[0]), .B (b_reg[0]), .Y (n_22));
  NOR2X1LVT g1131__2398(.A (a_reg[5]), .B (b_reg[5]), .Y (n_21));
  NOR2X1LVT g1132__5107(.A (a_reg[10]), .B (b_reg[10]), .Y (n_20));
  NOR2X1LVT g1133__6260(.A (a_reg[13]), .B (b_reg[13]), .Y (n_19));
  NOR2X1LVT g1134__4319(.A (a_reg[11]), .B (b_reg[11]), .Y (n_18));
  NOR2X1LVT g1135__8428(.A (a_reg[6]), .B (b_reg[6]), .Y (n_17));
  NOR2X1LVT g1136__5526(.A (a_reg[15]), .B (b_reg[15]), .Y (n_16));
  NOR2X1LVT g1137__6783(.A (a_reg[2]), .B (b_reg[2]), .Y (n_15));
  NOR2X1LVT g1138__3680(.A (a_reg[4]), .B (b_reg[4]), .Y (n_14));
  NAND3BXLLVT g2__1617(.AN (n_69), .B (n_80), .C (n_96), .Y
       (result_reg[7]));
  NAND3BXLLVT g1139__2802(.AN (n_67), .B (n_83), .C (n_99), .Y
       (result_reg[2]));
  NAND3BXLLVT g1140__1705(.AN (n_66), .B (n_82), .C (n_98), .Y
       (result_reg[8]));
  NAND3BXLLVT g1141__5122(.AN (n_65), .B (n_87), .C (n_103), .Y
       (result_reg[0]));
  NAND3BXLLVT g1142__8246(.AN (n_64), .B (n_81), .C (n_97), .Y
       (result_reg[12]));
  NAND3BXLLVT g1143__7098(.AN (n_63), .B (n_75), .C (n_95), .Y
       (result_reg[14]));
  NAND3BXLLVT g1144__6131(.AN (n_62), .B (n_84), .C (n_101), .Y
       (result_reg[1]));
  NAND3BXLLVT g1145__1881(.AN (n_61), .B (n_77), .C (n_93), .Y
       (result_reg[11]));
  NAND3BXLLVT g1146__5115(.AN (n_60), .B (n_78), .C (n_94), .Y
       (result_reg[6]));
  NAND3BXLLVT g1147__7482(.AN (n_59), .B (n_76), .C (n_92), .Y
       (result_reg[5]));
  NAND3BXLLVT g1148__4733(.AN (n_58), .B (n_86), .C (n_91), .Y
       (result_reg[15]));
  NAND3BXLLVT g1149__6161(.AN (n_57), .B (n_72), .C (n_100), .Y
       (result_reg[13]));
  NAND3BXLLVT g1150__9315(.AN (n_56), .B (n_74), .C (n_88), .Y
       (result_reg[10]));
  NAND3BXLLVT g1151__9945(.AN (n_55), .B (n_79), .C (n_90), .Y
       (result_reg[4]));
  NAND3BXLLVT g1152__2883(.AN (n_54), .B (n_73), .C (n_89), .Y
       (result_reg[3]));
  NAND3BXLLVT g1153__2346(.AN (n_53), .B (n_85), .C (n_102), .Y
       (result_reg[9]));
  DFFRHQX1LVT \state_reg[2] (.RN (n_0), .CK (clock), .D (n_13), .Q
       (state[2]));
  DFFRHQX1LVT \state_reg[1] (.RN (n_0), .CK (clock), .D (n_12), .Q
       (state[1]));
  OAI211X1LVT g1154__1666(.A0 (op_reg[1]), .A1 (n_5), .B0 (n_3), .C0
       (n_11), .Y (n_13));
  OAI211X1LVT g1155__7410(.A0 (op_reg[0]), .A1 (n_8), .B0 (n_9), .C0
       (n_3), .Y (n_12));
  DFFRHQX1LVT \state_reg[0] (.RN (n_0), .CK (clock), .D (n_10), .Q
       (state[0]));
  NAND2BX1LVT g818__6417(.AN (n_8), .B (op_reg[0]), .Y (n_11));
  OAI31X1LVT g819__5477(.A0 (op_reg[0]), .A1 (n_1), .A2 (n_4), .B0
       (n_3), .Y (n_10));
  NAND2X1LVT g820__2398(.A (op_reg[0]), .B (n_6), .Y (n_9));
  NAND2X1LVT g821__5107(.A (op_reg[1]), .B (n_7), .Y (n_8));
  NOR2X1LVT g822__6260(.A (op_reg[2]), .B (n_4), .Y (n_7));
  NOR2X1LVT g823__4319(.A (op_reg[1]), .B (n_4), .Y (n_6));
  NAND2BX1LVT g824__8428(.AN (n_4), .B (op_reg[2]), .Y (n_5));
  NAND2X1LVT g825__5526(.A (Start_signal_reg), .B (n_2), .Y (n_4));
  NAND2BX1LVT g826__6783(.AN (n_2), .B (n_160), .Y (n_3));
  NOR3X1LVT g827__3680(.A (state[2]), .B (state[0]), .C (state[1]), .Y
       (n_2));
  AND2X1LVT g828__1617(.A (op_reg[2]), .B (op_reg[1]), .Y (n_1));
  INVXLLVT g829(.A (n_141), .Y (n_0));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g418__2802(.A
       (sub_103_37_Y_add_102_37_n_17), .B
       (sub_103_37_Y_add_102_37_n_46), .Y (n_158));
  ADDFX1LVT sub_103_37_Y_add_102_37_g419__1705(.A
       (sub_103_37_Y_add_102_37_n_44), .B
       (sub_103_37_Y_add_102_37_n_10), .CI (a_reg[14]), .CO
       (sub_103_37_Y_add_102_37_n_46), .S (n_157));
  ADDFX1LVT sub_103_37_Y_add_102_37_g420__5122(.A
       (sub_103_37_Y_add_102_37_n_42), .B
       (sub_103_37_Y_add_102_37_n_5), .CI (a_reg[13]), .CO
       (sub_103_37_Y_add_102_37_n_44), .S (n_156));
  ADDFX1LVT sub_103_37_Y_add_102_37_g421__8246(.A
       (sub_103_37_Y_add_102_37_n_40), .B
       (sub_103_37_Y_add_102_37_n_12), .CI (a_reg[12]), .CO
       (sub_103_37_Y_add_102_37_n_42), .S (n_155));
  ADDFX1LVT sub_103_37_Y_add_102_37_g422__7098(.A
       (sub_103_37_Y_add_102_37_n_38), .B
       (sub_103_37_Y_add_102_37_n_11), .CI (a_reg[11]), .CO
       (sub_103_37_Y_add_102_37_n_40), .S (n_154));
  ADDFX1LVT sub_103_37_Y_add_102_37_g423__6131(.A
       (sub_103_37_Y_add_102_37_n_36), .B
       (sub_103_37_Y_add_102_37_n_13), .CI (a_reg[10]), .CO
       (sub_103_37_Y_add_102_37_n_38), .S (n_153));
  ADDFX1LVT sub_103_37_Y_add_102_37_g424__1881(.A
       (sub_103_37_Y_add_102_37_n_34), .B
       (sub_103_37_Y_add_102_37_n_2), .CI (a_reg[9]), .CO
       (sub_103_37_Y_add_102_37_n_36), .S (n_152));
  ADDFX1LVT sub_103_37_Y_add_102_37_g425__5115(.A
       (sub_103_37_Y_add_102_37_n_32), .B
       (sub_103_37_Y_add_102_37_n_14), .CI (a_reg[8]), .CO
       (sub_103_37_Y_add_102_37_n_34), .S (n_151));
  ADDFX1LVT sub_103_37_Y_add_102_37_g426__7482(.A
       (sub_103_37_Y_add_102_37_n_30), .B
       (sub_103_37_Y_add_102_37_n_9), .CI (a_reg[7]), .CO
       (sub_103_37_Y_add_102_37_n_32), .S (n_150));
  ADDFX1LVT sub_103_37_Y_add_102_37_g427__4733(.A
       (sub_103_37_Y_add_102_37_n_28), .B
       (sub_103_37_Y_add_102_37_n_4), .CI (a_reg[6]), .CO
       (sub_103_37_Y_add_102_37_n_30), .S (n_149));
  ADDFX1LVT sub_103_37_Y_add_102_37_g428__6161(.A
       (sub_103_37_Y_add_102_37_n_26), .B
       (sub_103_37_Y_add_102_37_n_7), .CI (a_reg[5]), .CO
       (sub_103_37_Y_add_102_37_n_28), .S (n_148));
  ADDFX1LVT sub_103_37_Y_add_102_37_g429__9315(.A
       (sub_103_37_Y_add_102_37_n_24), .B
       (sub_103_37_Y_add_102_37_n_3), .CI (a_reg[4]), .CO
       (sub_103_37_Y_add_102_37_n_26), .S (n_147));
  ADDFX1LVT sub_103_37_Y_add_102_37_g430__9945(.A
       (sub_103_37_Y_add_102_37_n_22), .B
       (sub_103_37_Y_add_102_37_n_6), .CI (a_reg[3]), .CO
       (sub_103_37_Y_add_102_37_n_24), .S (n_146));
  ADDFX1LVT sub_103_37_Y_add_102_37_g431__2883(.A
       (sub_103_37_Y_add_102_37_n_20), .B
       (sub_103_37_Y_add_102_37_n_1), .CI (a_reg[2]), .CO
       (sub_103_37_Y_add_102_37_n_22), .S (n_145));
  ADDFX1LVT sub_103_37_Y_add_102_37_g432__2346(.A
       (sub_103_37_Y_add_102_37_n_18), .B
       (sub_103_37_Y_add_102_37_n_15), .CI (a_reg[1]), .CO
       (sub_103_37_Y_add_102_37_n_20), .S (n_144));
  ADDFX1LVT sub_103_37_Y_add_102_37_g433__1666(.A
       (sub_103_37_Y_add_102_37_n_16), .B (n_159), .CI (a_reg[0]), .CO
       (sub_103_37_Y_add_102_37_n_18), .S (n_143));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g434__7410(.A (a_reg[15]), .B
       (sub_103_37_Y_add_102_37_n_8), .Y
       (sub_103_37_Y_add_102_37_n_17));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g435__6417(.A (b_reg[0]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_16));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g436__5477(.A (b_reg[1]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_15));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g437__2398(.A (b_reg[8]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_14));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g438__5107(.A (b_reg[10]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_13));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g439__6260(.A (b_reg[12]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_12));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g440__4319(.A (b_reg[11]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_11));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g441__8428(.A (b_reg[14]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y
       (sub_103_37_Y_add_102_37_n_10));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g442__5526(.A (b_reg[7]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_9));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g443__6783(.A (b_reg[15]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_8));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g444__3680(.A (b_reg[5]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_7));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g445__1617(.A (b_reg[3]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_6));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g446__2802(.A (b_reg[13]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_5));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g447__1705(.A (b_reg[6]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_4));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g448__5122(.A (b_reg[4]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_3));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g449__8246(.A (b_reg[9]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_2));
  XNOR2X1LVT sub_103_37_Y_add_102_37_g450__7098(.A (b_reg[2]), .B
       (sub_103_37_Y_add_102_37_n_0), .Y (sub_103_37_Y_add_102_37_n_1));
  INVX2LVT sub_103_37_Y_add_102_37_g451(.A (n_159), .Y
       (sub_103_37_Y_add_102_37_n_0));
endmodule

