#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Aug  6 09:41:23 2018
# Process ID: 13744
# Current directory: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1
# Command line: vivado.exe -log Data_Collector.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Data_Collector.tcl
# Log file: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/Data_Collector.vds
# Journal file: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Data_Collector.tcl -notrace
Command: synth_design -top Data_Collector -part xcku040-ffva1156-2-e
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 407.113 ; gain = 45.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Data_Collector' [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd:49]
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/adc_interface.vhd:34' bound to instance 'adc_proc' of component 'adc_interface' [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd:94]
INFO: [Synth 8-638] synthesizing module 'adc_interface' [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/adc_interface.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adc_interface' (1#1) [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/adc_interface.vhd:45]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/.Xil/Vivado-13744-GSSLW17031962/realtime/axis_data_fifo_0_stub.vhdl:5' bound to instance 'FIFO_i' of component 'axis_data_fifo_0' [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd:109]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_0' [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/.Xil/Vivado-13744-GSSLW17031962/realtime/axis_data_fifo_0_stub.vhdl:24]
WARNING: [Synth 8-3848] Net intern_O_CLK in module/entity Data_Collector does not have driver. [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Data_Collector' (2#1) [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 459.395 ; gain = 97.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 459.395 ; gain = 97.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/.Xil/Vivado-13744-GSSLW17031962/dcp1/axis_data_fifo_0_in_context.xdc] for cell 'FIFO_i'
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/.Xil/Vivado-13744-GSSLW17031962/dcp1/axis_data_fifo_0_in_context.xdc] for cell 'FIFO_i'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1002.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.379 ; gain = 640.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.379 ; gain = 640.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FIFO_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.379 ; gain = 640.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.379 ; gain = 640.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adc_interface 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.379 ; gain = 640.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.703 ; gain = 903.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.703 ; gain = 903.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module FIFO_i has unconnected pin s_axis_aclk
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |axis_data_fifo_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |axis_data_fifo_0_bbox_0 |     1|
|2     |BUFG                    |     1|
|3     |LUT1                    |     2|
|4     |LUT2                    |     1|
|5     |LUT3                    |     1|
|6     |LUT5                    |     1|
|7     |FDCE                    |    15|
|8     |FDRE                    |     2|
|9     |IBUF                    |    21|
|10    |OBUF                    |    15|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |   173|
|2     |  adc_proc |adc_interface |    21|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1284.762 ; gain = 922.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1284.762 ; gain = 379.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1284.762 ; gain = 922.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1304.262 ; gain = 942.477
INFO: [Common 17-1381] The checkpoint 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/Data_Collector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Data_Collector_utilization_synth.rpt -pb Data_Collector_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1304.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 09:42:14 2018...
