INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
