$date
	Sun Oct 23 07:55:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#537817
b10 !
1"
#537818
b10 &
b10 %
1$
#537819
0"
#537822
b1 &
1#
b1 %
#537826
b0 &
b0 %
0#
0$
#1506125
b10011 !
1"
#1506126
b10011 &
b10011 %
1$
#1506127
0"
#1506130
b111010 &
b111010 %
#1506134
b11101 &
b11101 %
#1506138
b1011000 &
b1011000 %
#1506142
b101100 &
b101100 %
#1506146
b10110 &
b10110 %
#1506150
b1011 &
b1011 %
#1506154
b100010 &
b100010 %
#1506158
b10001 &
b10001 %
#1506162
b110100 &
b110100 %
#1506166
b11010 &
b11010 %
#1506170
b1101 &
b1101 %
#1506174
b101000 &
b101000 %
#1506178
b10100 &
b10100 %
#1506182
b1010 &
b1010 %
#1506186
b101 &
b101 %
#1506190
b10000 &
b10000 %
#1506194
b1000 &
b1000 %
#1506198
b100 &
b100 %
#1506202
b10 &
b10 %
#1506206
b1 &
1#
b1 %
#1506210
b0 &
b0 %
0#
0$
#2472536
b101 !
1"
#2472538
b101 &
b101 %
1$
#2472539
0"
#2472542
b10000 &
b10000 %
#2472546
b1000 &
b1000 %
#2472550
b100 &
b100 %
#2472554
b10 &
b10 %
#2472558
b1 &
1#
b1 %
#2472562
b0 &
b0 %
0#
0$
#4500012
