# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/mtd/ma35d1-nand.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Nuvoton MA35D1 NAND Flash Interface (NFI) controller DT binding

maintainers:
  - HPChen <hpchen0@nuvoton.com>

description: |
  The MA35D1 nand controller provides an interface to control the NAND
  flash chips. The device tree may optionally contain sub-nodes
  describing partitions of the address space. See partition.txt for
  more detail.

allOf:
  - $ref: "nand-controller.yaml"

properties:
  compatible:
    items:
      - enum:
          - nuvoton,ma35d1-nand

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 1
    description: NAND Controller clock

  clock-names:
    const: nand_gate

patternProperties:
  "^nand@[a-f0-9]$":
    type: object
    properties:
      nand-ecc-step-size:
        enum: [512, 1024]

      nand-ecc-strength:
        enum: [8, 12, 24]


required:
  - compatible
  - reg
  - interrupts
  - clock-names
  - clocks

unevaluatedProperties: false

examples:
  - |
    nand:nand@401A0000 {
        compatible = "nuvoton,ma35d1-nand";
        reg = <0x0 0x401A0000 0x0 0x1000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        nuvoton,sys = <&sys>;
        nuvoton,clk = <&clk>;
        clock-enable = "nand_gate";
        clocks = <&clk NAND_GATE>;
        clock-names = "nand_gate";

        nand-ecc-mode = "hw_oob_first";
        nand-ecc-algo = "bch";
        nand-bus-width = <8>;
        nand-ecc-strength = <8>;
        nand-ecc-step-size = <512>;
        nand-on-flash-bbt;

        partitions {
            compatible = "fixed-partitions";
            #address-cells = <1>;
            #size-cells = <1>;

            uboot@0 {
                label = "nand-uboot";
                reg = <0x0000000 0x300000>;
                read-only;
            };
        };
    };

...

