------------------------------------------------------------------
-- altdq_dqs parameterized megafunction include file
-- Generated with 'clearbox' loader - do not edit
------------------------------------------------------------------
FUNCTION altdq_dqs (
	bidir_dq_areset[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_hr_oe_in[NUMBER_OF_BIDIR_DQ * 2-1..0],
	bidir_dq_hr_output_data_in[NUMBER_OF_BIDIR_DQ * 4-1..0],
	bidir_dq_input_data_in[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_io_config_ena[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_oe_in[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_output_data_in[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_output_data_in_high[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_output_data_in_low[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_sreset[NUMBER_OF_BIDIR_DQ-1..0],
	config_clk,
	config_datain,
	config_update,
	core_delayctrlin[5..0],
	dll_delayctrlin[5..0],
	dq_hr_output_reg_clk,
	dq_input_reg_clk,
	dq_input_reg_clkena,
	dq_ipa_clk,
	dq_output_reg_clk,
	dq_output_reg_clkena,
	dq_resync_reg_clk,
	dqs_areset,
	dqs_config_ena,
	dqs_enable_ctrl_clk,
	dqs_enable_ctrl_hr_datainhi,
	dqs_enable_ctrl_hr_datainlo,
	dqs_enable_ctrl_in,
	dqs_enable_in,
	dqs_hr_oe_in[1..0],
	dqs_hr_output_data_in[3..0],
	dqs_hr_output_reg_clk,
	dqs_input_data_in,
	dqs_io_config_ena,
	dqs_oe_in,
	dqs_output_data_in,
	dqs_output_data_in_high,
	dqs_output_data_in_low,
	dqs_output_reg_clk,
	dqs_output_reg_clkena,
	dqs_sreset,
	dqsn_areset,
	dqsn_hr_oe_in[1..0],
	dqsn_hr_output_data_in[3..0],
	dqsn_input_data_in,
	dqsn_io_config_ena,
	dqsn_oe_in,
	dqsn_output_data_in,
	dqsn_output_data_in_high,
	dqsn_output_data_in_low,
	dqsn_sreset,
	dqsupdateen,
	hr_oct_in[1..0],
	hr_oct_reg_clk,
	input_dq_areset[NUMBER_OF_INPUT_DQ-1..0],
	input_dq_input_data_in[NUMBER_OF_INPUT_DQ-1..0],
	input_dq_io_config_ena[NUMBER_OF_INPUT_DQ-1..0],
	input_dq_sreset[NUMBER_OF_INPUT_DQ-1..0],
	io_clock_divider_clk,
	io_clock_divider_masterin,
	oct_in,
	oct_reg_clk,
	offsetctrlin[5..0],
	output_dq_areset[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_hr_oe_in[NUMBER_OF_OUTPUT_DQ * 2-1..0],
	output_dq_hr_output_data_in[NUMBER_OF_OUTPUT_DQ * 4-1..0],
	output_dq_io_config_ena[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_oe_in[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_output_data_in[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_output_data_in_high[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_output_data_in_low[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_sreset[NUMBER_OF_OUTPUT_DQ-1..0]
)
WITH (
	DELAY_BUFFER_MODE,
	DELAY_DQS_ENABLE_BY_HALF_CYCLE,
	DQ_HALF_RATE_USE_DATAOUTBYPASS,
	DQ_INPUT_REG_ASYNC_MODE,
	DQ_INPUT_REG_CLK_SOURCE,
	DQ_INPUT_REG_MODE,
	DQ_INPUT_REG_POWER_UP,
	DQ_INPUT_REG_SYNC_MODE,
	DQ_INPUT_REG_USE_CLKN,
	DQ_IPA_ADD_INPUT_CYCLE_DELAY,
	DQ_IPA_ADD_PHASE_TRANSFER_REG,
	DQ_IPA_BYPASS_OUTPUT_REGISTER,
	DQ_IPA_INVERT_PHASE,
	DQ_IPA_PHASE_SETTING,
	DQ_OE_REG_ASYNC_MODE,
	DQ_OE_REG_MODE,
	DQ_OE_REG_POWER_UP,
	DQ_OE_REG_SYNC_MODE,
	DQ_OUTPUT_REG_ASYNC_MODE,
	DQ_OUTPUT_REG_MODE,
	DQ_OUTPUT_REG_POWER_UP,
	DQ_OUTPUT_REG_SYNC_MODE,
	DQ_RESYNC_REG_MODE,
	DQS_CTRL_LATCHES_ENABLE,
	DQS_DELAY_CHAIN_DELAYCTRLIN_SOURCE,
	DQS_DELAY_CHAIN_PHASE_SETTING,
	DQS_DQSN_MODE,
	DQS_ENABLE_CTRL_ADD_PHASE_TRANSFER_REG,
	DQS_ENABLE_CTRL_INVERT_PHASE,
	DQS_ENABLE_CTRL_PHASE_SETTING,
	DQS_INPUT_FREQUENCY,
	DQS_OE_REG_ASYNC_MODE,
	DQS_OE_REG_MODE,
	DQS_OE_REG_POWER_UP,
	DQS_OE_REG_SYNC_MODE,
	DQS_OFFSETCTRL_ENABLE,
	DQS_OUTPUT_REG_ASYNC_MODE,
	DQS_OUTPUT_REG_MODE,
	DQS_OUTPUT_REG_POWER_UP,
	DQS_OUTPUT_REG_SYNC_MODE,
	DQS_PHASE_SHIFT,
	IO_CLOCK_DIVIDER_CLK_SOURCE,
	IO_CLOCK_DIVIDER_INVERT_PHASE,
	IO_CLOCK_DIVIDER_PHASE_SETTING,
	LEVEL_DQS_ENABLE,
	NUMBER_OF_BIDIR_DQ = 0,
	NUMBER_OF_CLK_DIVIDER = 0,
	NUMBER_OF_INPUT_DQ = 0,
	NUMBER_OF_OUTPUT_DQ = 0,
	OCT_REG_MODE,
	USE_DQ_INPUT_DELAY_CHAIN,
	USE_DQ_IPA,
	USE_DQ_IPA_PHASECTRLIN,
	USE_DQ_OE_DELAY_CHAIN1,
	USE_DQ_OE_DELAY_CHAIN2,
	USE_DQ_OE_PATH,
	USE_DQ_OUTPUT_DELAY_CHAIN1,
	USE_DQ_OUTPUT_DELAY_CHAIN2,
	USE_DQS,
	USE_DQS_DELAY_CHAIN,
	USE_DQS_DELAY_CHAIN_PHASECTRLIN,
	USE_DQS_ENABLE,
	USE_DQS_ENABLE_CTRL,
	USE_DQS_ENABLE_CTRL_PHASECTRLIN,
	USE_DQS_INPUT_DELAY_CHAIN,
	USE_DQS_INPUT_PATH,
	USE_DQS_OE_DELAY_CHAIN1,
	USE_DQS_OE_DELAY_CHAIN2,
	USE_DQS_OE_PATH,
	USE_DQS_OUTPUT_DELAY_CHAIN1,
	USE_DQS_OUTPUT_DELAY_CHAIN2,
	USE_DQS_OUTPUT_PATH,
	USE_DQSBUSOUT_DELAY_CHAIN,
	USE_DQSENABLE_DELAY_CHAIN,
	USE_DYNAMIC_OCT,
	USE_HALF_RATE,
	USE_IO_CLOCK_DIVIDER_MASTERIN,
	USE_IO_CLOCK_DIVIDER_PHASECTRLIN,
	USE_IO_CLOCK_DIVIDER_SLAVEOUT,
	USE_OCT_DELAY_CHAIN1,
	USE_OCT_DELAY_CHAIN2
)
RETURNS (
	bidir_dq_hr_input_data_out[NUMBER_OF_BIDIR_DQ * 4-1..0],
	bidir_dq_input_data_out[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_input_data_out_high[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_input_data_out_low[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_oct_out[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_oe_out[NUMBER_OF_BIDIR_DQ-1..0],
	bidir_dq_output_data_out[NUMBER_OF_BIDIR_DQ-1..0],
	dqs_bus_out,
	dqs_input_data_out,
	dqs_oct_out,
	dqs_oe_out,
	dqs_output_data_out,
	dqsn_bus_out,
	dqsn_input_data_out,
	dqsn_oct_out,
	dqsn_oe_out,
	dqsn_output_data_out,
	input_dq_hr_input_data_out[NUMBER_OF_INPUT_DQ * 4-1..0],
	input_dq_input_data_out[NUMBER_OF_INPUT_DQ-1..0],
	input_dq_input_data_out_high[NUMBER_OF_INPUT_DQ-1..0],
	input_dq_input_data_out_low[NUMBER_OF_INPUT_DQ-1..0],
	io_clock_divider_clkout[NUMBER_OF_CLK_DIVIDER-1..0],
	io_clock_divider_slaveout,
	output_dq_oe_out[NUMBER_OF_OUTPUT_DQ-1..0],
	output_dq_output_data_out[NUMBER_OF_OUTPUT_DQ-1..0]
);
