/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
#ifndef _ASM_X86_PERF_REGS_H
#define _ASM_X86_PERF_REGS_H

enum perf_event_x86_regs {
	PERF_REG_X86_AX,
	PERF_REG_X86_BX,
	PERF_REG_X86_CX,
	PERF_REG_X86_DX,
	PERF_REG_X86_SI,
	PERF_REG_X86_DI,
	PERF_REG_X86_BP,
	PERF_REG_X86_SP,
	PERF_REG_X86_IP,
	PERF_REG_X86_FLAGS,
	PERF_REG_X86_CS,
	PERF_REG_X86_SS,
	PERF_REG_X86_DS,
	PERF_REG_X86_ES,
	PERF_REG_X86_FS,
	PERF_REG_X86_GS,
	PERF_REG_X86_R8,
	PERF_REG_X86_R9,
	PERF_REG_X86_R10,
	PERF_REG_X86_R11,
	PERF_REG_X86_R12,
	PERF_REG_X86_R13,
	PERF_REG_X86_R14,
	PERF_REG_X86_R15,
	PERF_REG_X86_SSP,
	/* These are the limits for the GPRs. */
	PERF_REG_X86_32_MAX = PERF_REG_X86_GS + 1,
	PERF_REG_X86_64_MAX = PERF_REG_X86_SSP + 1,
	PERF_REG_INTEL_PT_MAX = PERF_REG_X86_R15 + 1,

	/* These all need two bits set because they are 128bit */
	PERF_REG_X86_XMM0  = 32,
	PERF_REG_X86_XMM1  = 34,
	PERF_REG_X86_XMM2  = 36,
	PERF_REG_X86_XMM3  = 38,
	PERF_REG_X86_XMM4  = 40,
	PERF_REG_X86_XMM5  = 42,
	PERF_REG_X86_XMM6  = 44,
	PERF_REG_X86_XMM7  = 46,
	PERF_REG_X86_XMM8  = 48,
	PERF_REG_X86_XMM9  = 50,
	PERF_REG_X86_XMM10 = 52,
	PERF_REG_X86_XMM11 = 54,
	PERF_REG_X86_XMM12 = 56,
	PERF_REG_X86_XMM13 = 58,
	PERF_REG_X86_XMM14 = 60,
	PERF_REG_X86_XMM15 = 62,

	/* These include both GPRs and XMMX registers */
	PERF_REG_X86_XMM_MAX = PERF_REG_X86_XMM15 + 2,

	PERF_REG_X86_OPMASK0	= 64,
	PERF_REG_X86_OPMASK1	= 65,
	PERF_REG_X86_OPMASK2	= 66,
	PERF_REG_X86_OPMASK3	= 67,
	PERF_REG_X86_OPMASK4	= 68,
	PERF_REG_X86_OPMASK5	= 69,
	PERF_REG_X86_OPMASK6	= 70,
	PERF_REG_X86_OPMASK7	= 71,

	/* YMM upper bits need two bits set because they are 128bit */
	PERF_REG_X86_YMMH0	= 96,
	PERF_REG_X86_YMMH1	= 98,
	PERF_REG_X86_YMMH2	= 100,
	PERF_REG_X86_YMMH3	= 102,
	PERF_REG_X86_YMMH4	= 104,
	PERF_REG_X86_YMMH5	= 106,
	PERF_REG_X86_YMMH6	= 108,
	PERF_REG_X86_YMMH7	= 110,
	PERF_REG_X86_YMMH8	= 112,
	PERF_REG_X86_YMMH9	= 114,
	PERF_REG_X86_YMMH10	= 116,
	PERF_REG_X86_YMMH11	= 118,
	PERF_REG_X86_YMMH12	= 120,
	PERF_REG_X86_YMMH13	= 122,
	PERF_REG_X86_YMMH14	= 124,
	PERF_REG_X86_YMMH15	= 126,

	/* ZMM0-15 upper bits need four bits set because they are 256bit */
	PERF_REG_X86_ZMMH0	= 128,
	PERF_REG_X86_ZMMH1	= 132,
	PERF_REG_X86_ZMMH2	= 136,
	PERF_REG_X86_ZMMH3	= 140,
	PERF_REG_X86_ZMMH4	= 144,
	PERF_REG_X86_ZMMH5	= 148,
	PERF_REG_X86_ZMMH6	= 152,
	PERF_REG_X86_ZMMH7	= 156,
	PERF_REG_X86_ZMMH8	= 160,
	PERF_REG_X86_ZMMH9	= 164,
	PERF_REG_X86_ZMMH10	= 168,
	PERF_REG_X86_ZMMH11	= 172,
	PERF_REG_X86_ZMMH12	= 176,
	PERF_REG_X86_ZMMH13	= 180,
	PERF_REG_X86_ZMMH14	= 184,
	PERF_REG_X86_ZMMH15	= 188,

	/* ZMM16-31 need eight bits set because they are 512bit */
	PERF_REG_X86_ZMM16	= 192,
	PERF_REG_X86_ZMM17	= 200,
	PERF_REG_X86_ZMM18	= 208,
	PERF_REG_X86_ZMM19	= 216,
	PERF_REG_X86_ZMM20	= 224,
	PERF_REG_X86_ZMM21	= 232,
	PERF_REG_X86_ZMM22	= 240,
	PERF_REG_X86_ZMM23	= 248,
	PERF_REG_X86_ZMM24	= 256,
	PERF_REG_X86_ZMM25	= 264,
	PERF_REG_X86_ZMM26	= 272,
	PERF_REG_X86_ZMM27	= 280,
	PERF_REG_X86_ZMM28	= 288,
	PERF_REG_X86_ZMM29	= 296,
	PERF_REG_X86_ZMM30	= 304,
	PERF_REG_X86_ZMM31	= 312,

	PERF_REG_X86_ZMM_MAX	= 320,
};

#define PERF_REG_EXTENDED_MASK	(~((1ULL << PERF_REG_X86_XMM0) - 1))

#endif /* _ASM_X86_PERF_REGS_H */
