// Seed: 2526554957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8 = id_1;
  assign id_5 = 1;
  wand id_9 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  tri  id_3,
    output tri1 id_4
);
  id_6(
      .id_0(id_4), .id_1(1'b0), .id_2(1), .id_3(id_2), .id_4(id_4), .id_5(1), .id_6(1)
  );
  assign id_0 = 1;
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
