// Seed: 817255240
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3;
  reg id_4;
  assign id_3 = 1;
  initial
    #1 begin : LABEL_0
      id_1 = id_3;
      id_4 <= id_4;
      $display;
    end
  assign module_1.type_2 = 0;
  id_5(
      .id_0(id_6 != 1), .id_1(id_1), .id_2(id_1), .id_3(id_2), .id_4((1))
  );
  wire id_7;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  wand  id_4
);
  always @(id_4 | id_1 or 1'h0)
    #1 begin : LABEL_0
      if (1) begin : LABEL_0
        assume (1'h0 !=? ~id_3);
      end
    end
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
