{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571679590280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571679590283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 11:39:50 2019 " "Processing started: Mon Oct 21 11:39:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571679590283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679590283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679590283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571679590559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571679590559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_cars.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_cars " "Found entity 1: sprite_cars" {  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteDrawer " "Found entity 1: spriteDrawer" {  } { { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DrawSquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file DrawSquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawSquare " "Found entity 1: DrawSquare" {  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/pll_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_timer30 " "Found entity 1: tb_timer30" {  } { { "tb_timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/tb_timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomNumber.sv 3 3 " "Found 3 design units, including 3 entities, in source file randomNumber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPosition " "Found entity 1: RandomPosition" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599632 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomNumber " "Found entity 2: randomNumber" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599632 ""} { "Info" "ISGN_ENTITY_NAME" "3 FF_D " "Found entity 3: FF_D" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController_tb " "Found entity 1: CursorController_tb" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Board.sv 1 1 " "Found 1 design units, including 1 entities, in source file Board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEnd " "Found entity 1: DetectGameEnd" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux " "Found entity 1: DetectGameEndAux" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599635 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DetectGameEndAux_tb.sv(21) " "Verilog HDL Expression warning at DetectGameEndAux_tb.sv(21): truncated literal to match 1 bits" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571679599636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux_tb " "Found entity 1: DetectGameEndAux_tb" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "GameController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game.sv 1 1 " "Found 1 design units, including 1 entities, in source file Game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer30 " "Found entity 1: timer30" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameDrawer " "Found entity 1: GameDrawer" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController_tb " "Found entity 1: GameController_tb" {  } { { "GameController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_a VGA_MODULE.sv(20) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(20): created implicit net for \"line_a\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_b VGA_MODULE.sv(21) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(21): created implicit net for \"line_b\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_c VGA_MODULE.sv(22) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(22): created implicit net for \"line_c\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_d VGA_MODULE.sv(23) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(23): created implicit net for \"line_d\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_right TecTacToe.sv(11) " "Verilog HDL Implicit Net warning at TecTacToe.sv(11): created implicit net for \"btn_right\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_down TecTacToe.sv(12) " "Verilog HDL Implicit Net warning at TecTacToe.sv(12): created implicit net for \"btn_down\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_confirm TecTacToe.sv(13) " "Verilog HDL Implicit Net warning at TecTacToe.sv(13): created implicit net for \"btn_confirm\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x TecTacToe.sv(17) " "Verilog HDL Implicit Net warning at TecTacToe.sv(17): created implicit net for \"x\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y TecTacToe.sv(17) " "Verilog HDL Implicit Net warning at TecTacToe.sv(17): created implicit net for \"y\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "board_status_o TecTacToe.sv(21) " "Verilog HDL Implicit Net warning at TecTacToe.sv(21): created implicit net for \"board_status_o\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_screen_o TecTacToe.sv(21) " "Verilog HDL Implicit Net warning at TecTacToe.sv(21): created implicit net for \"current_screen_o\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pressed_button Game.sv(10) " "Verilog HDL Implicit Net warning at Game.sv(10): created implicit net for \"pressed_button\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "position_o Game.sv(14) " "Verilog HDL Implicit Net warning at Game.sv(14): created implicit net for \"position_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_o Game.sv(14) " "Verilog HDL Implicit Net warning at Game.sv(14): created implicit net for \"confirm_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_pos_available Game.sv(16) " "Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for \"current_pos_available\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Game.sv(16) " "Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for \"reset\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_random Game.sv(16) " "Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for \"out_random\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_random Game.sv(16) " "Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for \"confirm_random\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_board_o Game.sv(24) " "Verilog HDL Implicit Net warning at Game.sv(24): created implicit net for \"reset_board_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_board_o Game.sv(24) " "Verilog HDL Implicit Net warning at Game.sv(24): created implicit net for \"enable_board_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_pos_available_o Game.sv(25) " "Verilog HDL Implicit Net warning at Game.sv(25): created implicit net for \"current_pos_available_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_move_o Game.sv(25) " "Verilog HDL Implicit Net warning at Game.sv(25): created implicit net for \"valid_move_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_end_o Game.sv(28) " "Verilog HDL Implicit Net warning at Game.sv(28): created implicit net for \"game_end_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "winner_o Game.sv(28) " "Verilog HDL Implicit Net warning at Game.sv(28): created implicit net for \"winner_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer_30s_i Game.sv(32) " "Verilog HDL Implicit Net warning at Game.sv(32): created implicit net for \"timer_30s_i\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cursor_select_o Game.sv(34) " "Verilog HDL Implicit Net warning at Game.sv(34): created implicit net for \"cursor_select_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599639 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(12) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(12): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571679599641 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(16) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(16): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571679599641 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(19) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(19): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571679599641 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(20) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(20): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571679599641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TecTacToe " "Elaborating entity \"TecTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571679599700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"VGA_MODULE:vga\"" {  } { { "TecTacToe.sv" "vga" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_a VGA_MODULE.sv(20) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(20): object \"line_a\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_b VGA_MODULE.sv(21) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(21): object \"line_b\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_c VGA_MODULE.sv(22) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(22): object \"line_c\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_d VGA_MODULE.sv(23) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(23): object \"line_d\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(20) " "Verilog HDL assignment warning at VGA_MODULE.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(21) " "Verilog HDL assignment warning at VGA_MODULE.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(22) " "Verilog HDL assignment warning at VGA_MODULE.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(23) " "Verilog HDL assignment warning at VGA_MODULE.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599707 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N VGA_MODULE.sv(3) " "Output port \"SYNC_N\" at VGA_MODULE.sv(3) has no driver" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571679599708 "|TecTacToe|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571679599710 "|TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawSquare VGA_MODULE:vga\|DrawSquare:ds " "Elaborating entity \"DrawSquare\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\"" {  } { { "VGA_MODULE.sv" "ds" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteDrawer VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp " "Elaborating entity \"spriteDrawer\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\"" {  } { { "DrawSquare.sv" "sp" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 spriteDrawer.sv(6) " "Verilog HDL assignment warning at spriteDrawer.sv(6): truncated value with size 32 to match size of target (14)" {  } { { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599714 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_cars VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2 " "Elaborating entity \"sprite_cars\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\"" {  } { { "spriteDrawer.sv" "sprite_c2" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\"" {  } { { "sprite_cars.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\"" {  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file zelda_shield.mif " "Parameter \"init_file\" = \"zelda_shield.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679599818 ""}  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571679599818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77g1 " "Found entity 1: altsyncram_77g1" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77g1 VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated " "Elaborating entity \"altsyncram_77g1\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_77g1.tdf" "rden_decode" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/mux_3hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679599934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|mux_3hb:mux2 " "Elaborating entity \"mux_3hb\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|mux_3hb:mux2\"" {  } { { "db/altsyncram_77g1.tdf" "mux2" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:game " "Elaborating entity \"Game\" for hierarchy \"Game:game\"" {  } { { "TecTacToe.sv" "game" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CursorController Game:game\|CursorController:cc " "Elaborating entity \"CursorController\" for hierarchy \"Game:game\|CursorController:cc\"" {  } { { "Game.sv" "cc" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599938 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CursorController.sv(12) " "Verilog HDL Case Statement information at CursorController.sv(12): all case item expressions in this case statement are onehot" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 "|TecTacToe|Game:comb_3|CursorController:cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position_o CursorController.sv(10) " "Verilog HDL Always Construct warning at CursorController.sv(10): inferring latch(es) for variable \"position_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 "|TecTacToe|Game:comb_3|CursorController:cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[0\] CursorController.sv(10) " "Inferred latch for \"position_o\[0\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 "|TecTacToe|Game:comb_3|CursorController:cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[1\] CursorController.sv(10) " "Inferred latch for \"position_o\[1\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 "|TecTacToe|Game:comb_3|CursorController:cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[2\] CursorController.sv(10) " "Inferred latch for \"position_o\[2\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 "|TecTacToe|Game:comb_3|CursorController:cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[3\] CursorController.sv(10) " "Inferred latch for \"position_o\[3\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 "|TecTacToe|Game:comb_3|CursorController:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPosition Game:game\|RandomPosition:rp " "Elaborating entity \"RandomPosition\" for hierarchy \"Game:game\|RandomPosition:rp\"" {  } { { "Game.sv" "rp" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber Game:game\|RandomPosition:rp\|randomNumber:randomN " "Elaborating entity \"randomNumber\" for hierarchy \"Game:game\|RandomPosition:rp\|randomNumber:randomN\"" {  } { { "randomNumber.sv" "randomN" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D Game:game\|RandomPosition:rp\|randomNumber:randomN\|FF_D:FFD0 " "Elaborating entity \"FF_D\" for hierarchy \"Game:game\|RandomPosition:rp\|randomNumber:randomN\|FF_D:FFD0\"" {  } { { "randomNumber.sv" "FFD0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Board Game:game\|Board:b " "Elaborating entity \"Board\" for hierarchy \"Game:game\|Board:b\"" {  } { { "Game.sv" "b" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pos_available_o Board.sv(9) " "Verilog HDL Always Construct warning at Board.sv(9): inferring latch(es) for variable \"current_pos_available_o\", which holds its previous value in one or more paths through the always construct" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pos_available_o Board.sv(32) " "Inferred latch for \"current_pos_available_o\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[0\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[0\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[0\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[0\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[1\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[1\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[1\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[1\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[2\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[2\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[2\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[2\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[3\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[3\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[3\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[3\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[4\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[4\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599943 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[4\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[4\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[5\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[5\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[5\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[5\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[6\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[6\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[6\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[6\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[7\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[7\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[7\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[7\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[8\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[8\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[8\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[8\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEnd Game:game\|DetectGameEnd:ge " "Elaborating entity \"DetectGameEnd\" for hierarchy \"Game:game\|DetectGameEnd:ge\"" {  } { { "Game.sv" "ge" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599944 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DetectGameEnd.sv(36) " "Verilog HDL Case Statement warning at DetectGameEnd.sv(36): incomplete case statement has no default case item" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_move_o DetectGameEnd.sv(36) " "Verilog HDL Always Construct warning at DetectGameEnd.sv(36): inferring latch(es) for variable \"winner_move_o\", which holds its previous value in one or more paths through the always construct" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[0\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[0\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[1\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[1\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[2\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[2\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[3\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[3\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[4\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[4\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[5\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[5\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[6\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[6\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[7\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[7\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[8\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[8\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEndAux Game:game\|DetectGameEnd:ge\|DetectGameEndAux:comb_3 " "Elaborating entity \"DetectGameEndAux\" for hierarchy \"Game:game\|DetectGameEnd:ge\|DetectGameEndAux:comb_3\"" {  } { { "DetectGameEnd.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController Game:game\|GameController:gc " "Elaborating entity \"GameController\" for hierarchy \"Game:game\|GameController:gc\"" {  } { { "Game.sv" "gc" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer30 Game:game\|timer30:t30s " "Elaborating entity \"timer30\" for hierarchy \"Game:game\|timer30:t30s\"" {  } { { "Game.sv" "t30s" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer30.sv(18) " "Verilog HDL assignment warning at timer30.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599949 "|TecTacToe|Game:comb_3|timer30:t30s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer30.sv(23) " "Verilog HDL assignment warning at timer30.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599949 "|TecTacToe|Game:comb_3|timer30:t30s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameDrawer GameDrawer:gd " "Elaborating entity \"GameDrawer\" for hierarchy \"GameDrawer:gd\"" {  } { { "TecTacToe.sv" "gd" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679599950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameDrawer.sv(26) " "Verilog HDL assignment warning at GameDrawer.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599950 "|TecTacToe|GameDrawer:gd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameDrawer.sv(39) " "Verilog HDL assignment warning at GameDrawer.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571679599951 "|TecTacToe|GameDrawer:gd"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a0 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a1 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a2 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a3 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a4 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a5 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a6 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a7 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a8 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a9 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a10 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a11 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a12 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a13 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a14 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a15 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a16 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a17 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a18 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a19 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a20 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a21 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a22 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a23 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a24 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a25 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a26 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a27 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a28 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a29 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a30 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a31 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a32 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a33 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a34 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a35 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a36 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a37 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a38 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a39 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a40 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a41 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a42 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a43 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a44 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a45 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a46 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a47 " "Synthesized away node \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_77g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_77g1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } } { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } } { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } } { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } } { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600067 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571679600067 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571679600067 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameDrawer:gd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameDrawer:gd\|Mod1\"" {  } { { "GameDrawer.sv" "Mod1" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameDrawer:gd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameDrawer:gd\|Mod0\"" {  } { { "GameDrawer.sv" "Mod0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571679600377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571679600377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameDrawer:gd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"GameDrawer:gd\|lpm_divide:Mod1\"" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679600407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameDrawer:gd\|lpm_divide:Mod1 " "Instantiated megafunction \"GameDrawer:gd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679600407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679600407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679600407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679600407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571679600407 ""}  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571679600407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_iho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iho " "Found entity 1: lpm_divide_iho" {  } { { "db/lpm_divide_iho.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_divide_iho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679600440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679600440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/abs_divider_obg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679600444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679600444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679600474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679600474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_on9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679600487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679600487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571679600491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679600491 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571679600762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571679600807 "|TecTacToe|SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571679600807 "|TecTacToe|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571679600807 "|TecTacToe|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571679600807 "|TecTacToe|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] GND " "Pin \"R\[4\]\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571679600807 "|TecTacToe|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571679600807 "|TecTacToe|R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571679600807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571679600889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571679601091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571679601240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571679601240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571679601298 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571679601298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571679601298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571679601298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571679601313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 11:40:01 2019 " "Processing ended: Mon Oct 21 11:40:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571679601313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571679601313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571679601313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571679601313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571679602155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571679602157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 11:40:01 2019 " "Processing started: Mon Oct 21 11:40:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571679602157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571679602157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571679602157 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571679602206 ""}
{ "Info" "0" "" "Project  = TecTacToe" {  } {  } 0 0 "Project  = TecTacToe" 0 0 "Fitter" 0 0 1571679602207 ""}
{ "Info" "0" "" "Revision = TecTacToe" {  } {  } 0 0 "Revision = TecTacToe" 0 0 "Fitter" 0 0 1571679602207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571679602355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571679602355 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TecTacToe 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TecTacToe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571679602358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571679602412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571679602412 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571679602844 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571679602865 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571679602939 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1571679614801 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 22 global CLKCTRL_G6 " "clk~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1571679614875 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1571679614875 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571679614876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571679614879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571679614879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571679614880 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571679614881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571679614881 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571679614881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TecTacToe.sdc " "Synopsys Design Constraints File file not found: 'TecTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571679615502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571679615503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571679615506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571679615506 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571679615507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571679615524 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571679615524 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571679615524 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_clk " "Node \"test_clk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1571679615564 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1571679615564 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571679615564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571679620590 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1571679620795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571679621538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571679622149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571679623849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571679623849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571679624861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571679629836 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571679629836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571679630838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571679630838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571679630840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571679632062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571679632102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571679632488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571679632488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571679632857 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571679635293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571679635533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2396 " "Peak virtual memory: 2396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571679635987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 11:40:35 2019 " "Processing ended: Mon Oct 21 11:40:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571679635987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571679635987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571679635987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571679635987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571679636839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571679636841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 11:40:36 2019 " "Processing started: Mon Oct 21 11:40:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571679636841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571679636841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571679636841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571679637465 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571679642533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571679642939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 11:40:42 2019 " "Processing ended: Mon Oct 21 11:40:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571679642939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571679642939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571679642939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571679642939 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571679685056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571679685716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571679685717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 11:41:25 2019 " "Processing started: Mon Oct 21 11:41:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571679685717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571679685717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TecTacToe -c TecTacToe " "Command: quartus_sta TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571679685717 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571679685760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571679686230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571679686230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679686283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679686283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TecTacToe.sdc " "Synopsys Design Constraints File file not found: 'TecTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571679686873 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679686873 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " "create_clock -period 1.000 -name VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571679686874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571679686874 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571679686874 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571679686876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571679686892 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571679686893 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571679686899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571679686933 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571679686933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.440 " "Worst-case setup slack is -3.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440            -287.554 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -3.440            -287.554 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989             -46.934 clk  " "   -2.989             -46.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679686933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.420               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679686938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679686938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679686939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.817 " "Worst-case minimum pulse width slack is -0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817             -12.834 clk  " "   -0.817             -12.834 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.621 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -0.394             -51.621 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679686940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679686940 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571679686951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571679686988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571679687898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571679687974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571679687982 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571679687982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.386 " "Worst-case setup slack is -3.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.386            -282.100 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -3.386            -282.100 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175             -41.589 clk  " "   -3.175             -41.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679687982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.140 " "Worst-case hold slack is -0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.941 clk  " "   -0.140              -0.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.437               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679687985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679687986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679687987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.815 " "Worst-case minimum pulse width slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -14.070 clk  " "   -0.815             -14.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.729 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -0.394             -50.729 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679687987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679687987 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571679687997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571679688142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571679688889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571679688958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571679688961 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571679688961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.183 " "Worst-case setup slack is -2.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183             -32.541 clk  " "   -2.183             -32.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695            -142.148 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -1.695            -142.148 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679688962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.156               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679688964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679688965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679688966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.722 " "Worst-case minimum pulse width slack is -0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -2.878 clk  " "   -0.722              -2.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -1.146 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -0.045              -1.146 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679688966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679688966 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571679688977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571679689136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571679689139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571679689139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.832 " "Worst-case setup slack is -1.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832             -24.368 clk  " "   -1.832             -24.368 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505            -124.400 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -1.505            -124.400 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679689140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.101 " "Worst-case hold slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.687 clk  " "   -0.101              -0.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.144               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679689142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679689143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571679689144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.696 " "Worst-case minimum pulse width slack is -0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -2.925 clk  " "   -0.696              -2.925 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.001               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571679689144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571679689144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571679690548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571679690548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1204 " "Peak virtual memory: 1204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571679690577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 11:41:30 2019 " "Processing ended: Mon Oct 21 11:41:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571679690577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571679690577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571679690577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571679690577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1571679717618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571679717620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 11:41:57 2019 " "Processing started: Mon Oct 21 11:41:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571679717620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571679717620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571679717621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1571679718375 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1571679718407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TecTacToe.vo /home/gsegura/Documents/taller/laboratorio4/TecTacToe/simulation/modelsim/ simulation " "Generated file TecTacToe.vo in folder \"/home/gsegura/Documents/taller/laboratorio4/TecTacToe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571679718542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1122 " "Peak virtual memory: 1122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571679718609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 11:41:58 2019 " "Processing ended: Mon Oct 21 11:41:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571679718609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571679718609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571679718609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571679718609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571679747097 ""}
