# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do jk_ff_beh_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/jk_ff_beh {C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:27 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/jk_ff_beh" C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh.v 
# -- Compiling module jk_ff_beh
# 
# Top level modules:
# 	jk_ff_beh
# End time: 16:39:27 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:27 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v 
# -- Compiling module d_ff_beh
# 
# Top level modules:
# 	d_ff_beh
# End time: 16:39:27 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:35 on Oct 15,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v 
# -- Compiling module jk_ff_beh_tb
# 
# Top level modules:
# 	jk_ff_beh_tb
# End time: 16:39:35 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.jk_ff_beh_tb
# vsim work.jk_ff_beh_tb 
# Start time: 16:39:39 on Oct 15,2019
# Loading work.jk_ff_beh_tb
# Loading work.jk_ff_beh
# Loading work.d_ff_beh
add wave -position insertpoint  \
sim:/jk_ff_beh_tb/rstn \
sim:/jk_ff_beh_tb/clk \
sim:/jk_ff_beh_tb/J \
sim:/jk_ff_beh_tb/K \
sim:/jk_ff_beh_tb/Q
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v(20)
#    Time: 200 ps  Iteration: 0  Instance: /jk_ff_beh_tb
# 1
# Break in Module jk_ff_beh_tb at C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v line 20
vlog -work work C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on Oct 15,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v 
# -- Compiling module jk_ff_beh_tb
# 
# Top level modules:
# 	jk_ff_beh_tb
# End time: 16:40:53 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# Loading work.jk_ff_beh_tb
run
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v(20)
#    Time: 300 ps  Iteration: 0  Instance: /jk_ff_beh_tb
# 1
# Break in Module jk_ff_beh_tb at C:/Users/home/Documents/Fpga_proj/jk_ff_beh/jk_ff_beh_tb.v line 20
# End time: 16:43:11 on Oct 15,2019, Elapsed time: 0:03:32
# Errors: 0, Warnings: 0
