
                               Synplify Pro (R) 

                  Version V-2023.09M for win64 - Jan 04, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Users\Sebastian\Microchip\Libero\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Users\Sebastian\Microchip\Libero\SynplifyPro
Hostname:    LAPTOPSEBASTIAN
Date:        Wed Nov 27 11:35:34 2024
Version:     V-2023.09M

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log aufgabe1_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


log file: "C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:35 2024

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:35 2024

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:35 2024
Copied C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_comp.srs to C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srs

compiler completed
# Wed Nov 27 11:35:38 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:38 2024

multi_srs_gen completed
# Wed Nov 27 11:35:38 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_mult.srs to C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:38 2024

premap completed with warnings
# Wed Nov 27 11:35:42 2024

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:42 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 27 11:35:42 2024
Copied C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_m.srm to C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Wed Nov 27 11:35:47 2024

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
TCL script complete: "aufgabe1_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
