// Seed: 3028261911
module module_0;
  always id_1 <= id_1;
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
  wire id_5, id_6 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_9 = 1 == id_8;
  reg   id_10;
  assign id_3.id_9 = 1 != 1;
  assign id_10 = ~id_9 - id_2;
  module_0 modCall_1 ();
  assign id_4 = (1);
  logic [7:0][1  -  1 'h0] id_11;
  nand primCall (id_1, id_10, id_2, id_3, id_8, id_9);
  assign id_4 = 1;
  initial @(posedge 1'd0) id_1 <= id_10;
endmodule
