// Seed: 376324082
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wor  id_2,
    input  wand id_3,
    input  wand id_4
);
  assign id_2 = 1'b0 - 1;
  assign id_2 = id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd99
) (
    input wand id_0,
    input uwire id_1,
    output tri0 id_2
    , id_15,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input tri id_8,
    output wor id_9,
    input tri1 _id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri0 id_13
);
  logic [id_10 : -1 'b0 <=  -1] id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_6,
      id_1
  );
endmodule
