package x86

import "CuteASM/arch/types"

var instructions = types.InstructionMap{
	"AAA":               {types.OpBytes{0x37}, []types.Operands{{OpNone}}},
	"AAD":               {types.OpBytes{0xd5, 0xa}, []types.Operands{{OpNone}}},
	"AAM":               {types.OpBytes{0xd4, 0xa}, []types.Operands{{OpNone}}},
	"AAS":               {types.OpBytes{0x3f}, []types.Operands{{OpNone}}},
	"ADCB":              {types.OpBytes{0x14, 0x80, 0x2, 0x10, 0x12}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"ADCL":              {types.OpBytes{0x83, 0x2, 0x15, 0x81, 0x2, 0x11, 0x13}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ADCQ":              {types.OpBytes{0x83, 0x2, 0x15, 0x81, 0x2, 0x11, 0x13}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ADCW":              {types.OpBytes{0x83, 0x2, 0x15, 0x81, 0x2, 0x11, 0x13}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ADCXL":             {types.OpBytes{0xf6}, []types.Operands{{OpMem, OpReg}}},
	"ADCXQ":             {types.OpBytes{0xf6}, []types.Operands{{OpMem, OpReg}}},
	"ADDB":              {types.OpBytes{0x4, 0x80}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"ADDL":              {types.OpBytes{0x83, 0x0, 0x5, 0x81, 0x0, 0x1, 0x3}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ADDPD":             {types.OpBytes{0x58}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ADDPS":             {types.OpBytes{0x58}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ADDQ":              {types.OpBytes{0x83, 0x0, 0x5, 0x81, 0x0, 0x1, 0x3}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ADDSD":             {types.OpBytes{0x58}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ADDSS":             {types.OpBytes{0x58}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ADDSUBPD":          {types.OpBytes{0xd0}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ADDSUBPS":          {types.OpBytes{0xd0}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ADDW":              {types.OpBytes{0x83, 0x0, 0x5, 0x81, 0x0, 0x1, 0x3}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ADJSP":             {types.OpBytes{}, []types.Operands{}},
	"ADOXL":             {types.OpBytes{0xf6}, []types.Operands{{OpMem, OpReg}}},
	"ADOXQ":             {types.OpBytes{0xf6}, []types.Operands{{OpMem, OpReg}}},
	"AESDEC":            {types.OpBytes{0x38, 0xde}, []types.Operands{{OpMem128, OpRegXMM}}},
	"AESDECLAST":        {types.OpBytes{0x38, 0xdf}, []types.Operands{{OpMem128, OpRegXMM}}},
	"AESENC":            {types.OpBytes{0x38, 0xdc}, []types.Operands{{OpMem128, OpRegXMM}}},
	"AESENCLAST":        {types.OpBytes{0x38, 0xdd}, []types.Operands{{OpMem128, OpRegXMM}}},
	"AESIMC":            {types.OpBytes{0x38, 0xdb}, []types.Operands{{OpMem128, OpRegXMM}}},
	"AESKEYGENASSIST":   {types.OpBytes{0x3a, 0xdf}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"ANDB":              {types.OpBytes{0x24, 0x80, 0x4, 0x20, 0x22}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"ANDL":              {types.OpBytes{0x83, 0x4, 0x25, 0x81, 0x4, 0x21, 0x23}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ANDNL":             {},
	"ANDNPD":            {types.OpBytes{0x55}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ANDNPS":            {types.OpBytes{0x55}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ANDNQ":             {},
	"ANDPD":             {types.OpBytes{0x54}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ANDPS":             {types.OpBytes{0x54}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ANDQ":              {types.OpBytes{0x83, 0x4, 0x25, 0x81, 0x4, 0x21, 0x23}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ANDW":              {types.OpBytes{0x83, 0x4, 0x25, 0x81, 0x4, 0x21, 0x23}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ARPL":              {types.OpBytes{0x63}, []types.Operands{{OpReg, OpMem}}},
	"BEXTRL":            {},
	"BEXTRQ":            {},
	"BLENDPD":           {types.OpBytes{0x3a, 0xd}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"BLENDPS":           {types.OpBytes{0x3a, 0xc}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"BLENDVPD":          {types.OpBytes{0x15}, []types.Operands{{OpRegXMM, OpMem128, OpRegXMM}}},
	"BLENDVPS":          {types.OpBytes{0x14}, []types.Operands{{OpRegXMM, OpMem128, OpRegXMM}}},
	"BLSIL":             {},
	"BLSIQ":             {},
	"BLSMSKL":           {},
	"BLSMSKQ":           {},
	"BLSRL":             {},
	"BLSRQ":             {},
	"BOUNDL":            {types.OpBytes{0x62}, []types.Operands{{OpReg, OpMem}}},
	"BOUNDW":            {types.OpBytes{0x62}, []types.Operands{{OpReg, OpMem}}},
	"BSFL":              {types.OpBytes{0xbc}, []types.Operands{{OpMem, OpReg}}},
	"BSFQ":              {types.OpBytes{0xf, 0xbc}, []types.Operands{{OpMem, OpReg}}},
	"BSFW":              {types.OpBytes{0xbc}, []types.Operands{{OpMem, OpReg}}},
	"BSRL":              {types.OpBytes{0xbd}, []types.Operands{{OpMem, OpReg}}},
	"BSRQ":              {types.OpBytes{0xf, 0xbd}, []types.Operands{{OpMem, OpReg}}},
	"BSRW":              {types.OpBytes{0xbd}, []types.Operands{{OpMem, OpReg}}},
	"BSWAPL":            {types.OpBytes{0xf, 0xc8}, []types.Operands{{OpReg}}},
	"BSWAPQ":            {types.OpBytes{0xf, 0xc8}, []types.Operands{{OpReg}}},
	"BTCL":              {types.OpBytes{0xba, 0x7, 0xbb}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTCQ":              {types.OpBytes{0xf, 0xba, 0x7, 0xf, 0xbb}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTCW":              {types.OpBytes{0xba, 0x7, 0xbb}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTL":               {types.OpBytes{0xba, 0x4, 0xa3}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTQ":               {types.OpBytes{0xf, 0xba, 0x4, 0xf, 0xa3}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTRL":              {types.OpBytes{0xba, 0x6, 0xb3}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTRQ":              {types.OpBytes{0xf, 0xba, 0x6, 0xf, 0xb3}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTRW":              {types.OpBytes{0xba, 0x6, 0xb3}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTSL":              {types.OpBytes{0xba, 0x5, 0xab}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTSQ":              {types.OpBytes{0xf, 0xba, 0x5, 0xf, 0xab}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTSW":              {types.OpBytes{0xba, 0x5, 0xab}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BTW":               {types.OpBytes{0xba, 0x4, 0xa3}, []types.Operands{{OpImm8, OpMem}, {OpReg, OpMem}}},
	"BYTE":              {types.OpBytes{0x1}, []types.Operands{{OpImm64}}},
	"BZHIL":             {},
	"BZHIQ":             {},
	"CBW":               {types.OpBytes{0x98}, []types.Operands{{OpNone}}},
	"CDQ":               {types.OpBytes{0x99}, []types.Operands{{OpNone}}},
	"CDQE":              {types.OpBytes{0x98}, []types.Operands{{OpNone}}},
	"CLAC":              {types.OpBytes{0x1, 0xca}, []types.Operands{{OpNone}}},
	"CLC":               {types.OpBytes{0xf8}, []types.Operands{{OpNone}}},
	"CLD":               {types.OpBytes{0xfc}, []types.Operands{{OpNone}}},
	"CLDEMOTE":          {types.OpBytes{0x1c}, []types.Operands{{OpMem}}},
	"CLFLUSH":           {types.OpBytes{0xae, 0x7}, []types.Operands{{OpMem}}},
	"CLFLUSHOPT":        {types.OpBytes{0xae, 0x7}, []types.Operands{{OpMem}}},
	"CLI":               {types.OpBytes{0xfa}, []types.Operands{{OpNone}}},
	"CLTS":              {types.OpBytes{0x6}, []types.Operands{{OpNone}}},
	"CLWB":              {types.OpBytes{0xae, 0x6}, []types.Operands{{OpMem}}},
	"CMC":               {types.OpBytes{0xf5}, []types.Operands{{OpNone}}},
	"CMOVLCC":           {types.OpBytes{0x43}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLCS":           {types.OpBytes{0x42}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLEQ":           {types.OpBytes{0x44}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLGE":           {types.OpBytes{0x4d}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLGT":           {types.OpBytes{0x4f}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLHI":           {types.OpBytes{0x47}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLLE":           {types.OpBytes{0x4e}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLLS":           {types.OpBytes{0x46}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLLT":           {types.OpBytes{0x4c}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLMI":           {types.OpBytes{0x48}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLNE":           {types.OpBytes{0x45}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLOC":           {types.OpBytes{0x41}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLOS":           {types.OpBytes{0x40}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLPC":           {types.OpBytes{0x4b}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLPL":           {types.OpBytes{0x49}, []types.Operands{{OpMem, OpReg}}},
	"CMOVLPS":           {types.OpBytes{0x4a}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQCC":           {types.OpBytes{0xf, 0x43}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQCS":           {types.OpBytes{0xf, 0x42}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQEQ":           {types.OpBytes{0xf, 0x44}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQGE":           {types.OpBytes{0xf, 0x4d}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQGT":           {types.OpBytes{0xf, 0x4f}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQHI":           {types.OpBytes{0xf, 0x47}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQLE":           {types.OpBytes{0xf, 0x4e}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQLS":           {types.OpBytes{0xf, 0x46}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQLT":           {types.OpBytes{0xf, 0x4c}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQMI":           {types.OpBytes{0xf, 0x48}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQNE":           {types.OpBytes{0xf, 0x45}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQOC":           {types.OpBytes{0xf, 0x41}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQOS":           {types.OpBytes{0xf, 0x40}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQPC":           {types.OpBytes{0xf, 0x4b}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQPL":           {types.OpBytes{0xf, 0x49}, []types.Operands{{OpMem, OpReg}}},
	"CMOVQPS":           {types.OpBytes{0xf, 0x4a}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWCC":           {types.OpBytes{0x43}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWCS":           {types.OpBytes{0x42}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWEQ":           {types.OpBytes{0x44}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWGE":           {types.OpBytes{0x4d}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWGT":           {types.OpBytes{0x4f}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWHI":           {types.OpBytes{0x47}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWLE":           {types.OpBytes{0x4e}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWLS":           {types.OpBytes{0x46}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWLT":           {types.OpBytes{0x4c}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWMI":           {types.OpBytes{0x48}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWNE":           {types.OpBytes{0x45}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWOC":           {types.OpBytes{0x41}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWOS":           {types.OpBytes{0x40}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWPC":           {types.OpBytes{0x4b}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWPL":           {types.OpBytes{0x49}, []types.Operands{{OpMem, OpReg}}},
	"CMOVWPS":           {types.OpBytes{0x4a}, []types.Operands{{OpMem, OpReg}}},
	"CMPB":              {types.OpBytes{0x3c, 0x80, 0x7, 0x38, 0x3a}, []types.Operands{{OpReg8, OpImm32}, {OpMem8, OpImm32}, {OpMem8, OpReg8}, {OpReg8, OpMem8}}},
	"CMPL":              {types.OpBytes{0x83, 0x7, 0x3d, 0x81, 0x7, 0x39, 0x3b}, []types.Operands{{OpMem, OpImm8}, {OpReg16, OpImm32}, {OpMem, OpImm32}, {OpMem, OpReg}, {OpReg, OpMem}}},
	"CMPPD":             {types.OpBytes{0x66, 0xc2}, []types.Operands{{OpMem128, OpRegXMM, OpImm8}}},
	"CMPPS":             {types.OpBytes{0xc2}, []types.Operands{{OpMem128, OpRegXMM, OpImm8}}},
	"CMPQ":              {types.OpBytes{0x83, 0x7, 0x3d, 0x81, 0x7, 0x39, 0x3b}, []types.Operands{{OpMem, OpImm8}, {OpReg16, OpImm32}, {OpMem, OpImm32}, {OpMem, OpReg}, {OpReg, OpMem}}},
	"CMPSB":             {types.OpBytes{0xa6}, []types.Operands{{OpNone}}},
	"CMPSD":             {types.OpBytes{0xf2, 0xc2}, []types.Operands{{OpMem128, OpRegXMM, OpImm8}}},
	"CMPSL":             {types.OpBytes{0xa7}, []types.Operands{{OpNone}}},
	"CMPSQ":             {types.OpBytes{0xa7}, []types.Operands{{OpNone}}},
	"CMPSS":             {types.OpBytes{0xf3, 0xc2}, []types.Operands{{OpMem128, OpRegXMM, OpImm8}}},
	"CMPSW":             {types.OpBytes{0xa7}, []types.Operands{{OpNone}}},
	"CMPW":              {types.OpBytes{0x83, 0x7, 0x3d, 0x81, 0x7, 0x39, 0x3b}, []types.Operands{{OpMem, OpImm8}, {OpReg16, OpImm32}, {OpMem, OpImm32}, {OpMem, OpReg}, {OpReg, OpMem}}},
	"CMPXCHG16B":        {types.OpBytes{0xf, 0xc7, 0x1}, []types.Operands{{OpMem8}}},
	"CMPXCHG8B":         {types.OpBytes{0xc7, 0x1}, []types.Operands{{OpMem8}}},
	"CMPXCHGB":          {types.OpBytes{0xf, 0xb0}, []types.Operands{{OpReg8, OpMem8}}},
	"CMPXCHGL":          {types.OpBytes{0xf, 0xb1}, []types.Operands{{OpReg, OpMem}}},
	"CMPXCHGQ":          {types.OpBytes{0xf, 0xb1}, []types.Operands{{OpReg, OpMem}}},
	"CMPXCHGW":          {types.OpBytes{0xf, 0xb1}, []types.Operands{{OpReg, OpMem}}},
	"COMISD":            {types.OpBytes{0x2f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"COMISS":            {types.OpBytes{0x2f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"CPUID":             {types.OpBytes{0xa2}, []types.Operands{{OpNone}}},
	"CQO":               {types.OpBytes{0x99}, []types.Operands{{OpNone}}},
	"CRC32B":            {types.OpBytes{0xf2, 0xf, 0x38, 0xf0}, []types.Operands{{OpMem8, OpReg}}},
	"CRC32L":            {types.OpBytes{0xf2, 0xf, 0x38, 0xf1}, []types.Operands{{OpMem, OpReg}}},
	"CRC32Q":            {types.OpBytes{0xf2, 0xf, 0x38, 0xf1}, []types.Operands{{OpMem, OpReg}}},
	"CRC32W":            {types.OpBytes{0xf2, 0xf, 0x38, 0xf1}, []types.Operands{{OpMem, OpReg}}},
	"CVTPD2PL":          {types.OpBytes{0xf2, 0xe6, 0x66, 0x2d}, []types.Operands{{OpMem128, OpRegXMM}, {OpMem128, OpMMX}}},
	"CVTPD2PS":          {types.OpBytes{0x5a}, []types.Operands{{OpMem128, OpRegXMM}}},
	"CVTPL2PD":          {types.OpBytes{0xf3, 0xe6, 0x66, 0x2a}, []types.Operands{{OpMem128, OpRegXMM}, {OpMMX, OpRegXMM}}},
	"CVTPL2PS":          {types.OpBytes{0x5b, 0x0, 0x2a}, []types.Operands{{OpMem128, OpRegXMM}, {OpMMX, OpRegXMM}}},
	"CVTPS2PD":          {types.OpBytes{0x5a}, []types.Operands{{OpMem128, OpRegXMM}}},
	"CVTPS2PL":          {types.OpBytes{0x66, 0x5b, 0xf, 0x2d}, []types.Operands{{OpMem128, OpRegXMM}, {OpMem128, OpMMX}}},
	"CVTSD2SL":          {types.OpBytes{0x2d}, []types.Operands{{OpMem128, OpReg}}},
	"CVTSD2SQ":          {types.OpBytes{0xf2, 0x2d}, []types.Operands{{OpMem128, OpReg}}},
	"CVTSD2SS":          {types.OpBytes{0x5a}, []types.Operands{{OpMem128, OpRegXMM}}},
	"CVTSL2SD":          {types.OpBytes{0x2a}, []types.Operands{{OpMem, OpRegXMM}}},
	"CVTSL2SS":          {types.OpBytes{0x2a}, []types.Operands{{OpMem, OpRegXMM}}},
	"CVTSQ2SD":          {types.OpBytes{0xf2, 0x2a}, []types.Operands{{OpMem, OpRegXMM}}},
	"CVTSQ2SS":          {types.OpBytes{0xf3, 0x2a}, []types.Operands{{OpMem, OpRegXMM}}},
	"CVTSS2SD":          {types.OpBytes{0x5a}, []types.Operands{{OpMem128, OpRegXMM}}},
	"CVTSS2SL":          {types.OpBytes{0x2d}, []types.Operands{{OpMem128, OpReg}}},
	"CVTSS2SQ":          {types.OpBytes{0xf3, 0x2d}, []types.Operands{{OpMem128, OpReg}}},
	"CVTTPD2PL":         {types.OpBytes{0x66, 0xe6, 0x66, 0x2c}, []types.Operands{{OpMem128, OpRegXMM}, {OpMem128, OpMMX}}},
	"CVTTPS2PL":         {types.OpBytes{0xf3, 0x5b, 0xf, 0x2c}, []types.Operands{{OpMem128, OpRegXMM}, {OpMem128, OpMMX}}},
	"CVTTSD2SL":         {types.OpBytes{0x2c}, []types.Operands{{OpMem128, OpReg}}},
	"CVTTSD2SQ":         {types.OpBytes{0xf2, 0x2c}, []types.Operands{{OpMem128, OpReg}}},
	"CVTTSS2SL":         {types.OpBytes{0x2c}, []types.Operands{{OpMem128, OpReg}}},
	"CVTTSS2SQ":         {types.OpBytes{0xf3, 0x2c}, []types.Operands{{OpMem128, OpReg}}},
	"CWD":               {types.OpBytes{0x99}, []types.Operands{{OpNone}}},
	"CWDE":              {types.OpBytes{0x98}, []types.Operands{{OpNone}}},
	"DAA":               {types.OpBytes{0x27}, []types.Operands{{OpNone}}},
	"DAS":               {types.OpBytes{0x2f}, []types.Operands{{OpNone}}},
	"DECB":              {types.OpBytes{0xfe, 0x1}, []types.Operands{{OpMem8}}},
	"DECL":              {types.OpBytes{0x48, 0xff, 0x1}, []types.Operands{{OpReg}, {OpMem}}},
	"DECQ":              {types.OpBytes{0xff, 0x1}, []types.Operands{{OpMem}}},
	"DECW":              {types.OpBytes{0xff, 0x1}, []types.Operands{{OpMem}}},
	"DIVB":              {types.OpBytes{0xf6, 0x6}, []types.Operands{{OpMem8}}},
	"DIVL":              {types.OpBytes{0xf7, 0x6}, []types.Operands{{OpMem}}},
	"DIVPD":             {types.OpBytes{0x5e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"DIVPS":             {types.OpBytes{0x5e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"DIVQ":              {types.OpBytes{0xf7, 0x6}, []types.Operands{{OpMem}}},
	"DIVSD":             {types.OpBytes{0x5e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"DIVSS":             {types.OpBytes{0x5e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"DIVW":              {types.OpBytes{0xf7, 0x6}, []types.Operands{{OpMem}}},
	"DPPD":              {types.OpBytes{0x3a, 0x41}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"DPPS":              {types.OpBytes{0x3a, 0x40}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"EMMS":              {types.OpBytes{0x77}, []types.Operands{{OpNone}}},
	"ENTER":             {types.OpBytes{}, []types.Operands{}},
	"EXTRACTPS":         {types.OpBytes{0x3a, 0x17}, []types.Operands{{OpImm8, OpRegXMM, OpMem}}},
	"F2XM1":             {types.OpBytes{0xd9, 0xf0}, []types.Operands{{OpNone}}},
	"FABS":              {types.OpBytes{0xd9, 0xe1}, []types.Operands{{OpNone}}},
	"FADDD":             {types.OpBytes{0xdc, 0x0, 0xd8, 0x0, 0xdc}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FADDDP":            {types.OpBytes{0xde}, []types.Operands{{OpFPU, OpFPU}}},
	"FADDF":             {types.OpBytes{0xd8}, []types.Operands{{OpMem, OpFPU}}},
	"FADDL":             {types.OpBytes{0xda}, []types.Operands{{OpMem, OpFPU}}},
	"FADDW":             {types.OpBytes{0xde}, []types.Operands{{OpMem, OpFPU}}},
	"FBLD":              {types.OpBytes{0xdf, 0x4}, []types.Operands{{OpMem}}},
	"FBSTP":             {types.OpBytes{0xdf, 0x6}, []types.Operands{{OpMem}}},
	"FCHS":              {types.OpBytes{0xd9, 0xe0}, []types.Operands{{OpNone}}},
	"FCLEX":             {types.OpBytes{0xdb, 0xe2}, []types.Operands{{OpNone}}},
	"FCMOVB":            {types.OpBytes{0xda}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVBE":           {types.OpBytes{0xda, 0x2}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVCC":           {types.OpBytes{0xdb}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVCS":           {types.OpBytes{0xda}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVE":            {types.OpBytes{0xda, 0x1}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVEQ":           {types.OpBytes{0xda, 0x1}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVHI":           {types.OpBytes{0xdb, 0x2}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVLS":           {types.OpBytes{0xda, 0x2}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVNB":           {types.OpBytes{0xdb}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVNBE":          {types.OpBytes{0xdb, 0x2}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVNE":           {types.OpBytes{0xdb, 0x1}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVNU":           {types.OpBytes{0xdb, 0x3}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVU":            {types.OpBytes{0xda, 0x3}, []types.Operands{{OpFPU, OpFPU}}},
	"FCMOVUN":           {types.OpBytes{0xda, 0x3}, []types.Operands{{OpFPU, OpFPU}}},
	"FCOMD":             {types.OpBytes{0xdc, 0x2, 0xd8, 0x2, 0xdc, 0x2}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FCOMDP":            {types.OpBytes{0xdc, 0x3, 0xd8, 0x3, 0xdc, 0x3}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FCOMDPP":           {types.OpBytes{0xde, 0x3}, []types.Operands{{OpFPU, OpFPU}}},
	"FCOMF":             {types.OpBytes{0xd8, 0x2}, []types.Operands{{OpMem, OpFPU}}},
	"FCOMFP":            {types.OpBytes{0xd8, 0x3}, []types.Operands{{OpMem, OpFPU}}},
	"FCOMI":             {types.OpBytes{0xdb, 0x6}, []types.Operands{{OpFPU, OpFPU}}},
	"FCOMIP":            {types.OpBytes{0xdf, 0x6}, []types.Operands{{OpFPU, OpFPU}}},
	"FCOML":             {types.OpBytes{0xda, 0x2}, []types.Operands{{OpMem, OpFPU}}},
	"FCOMLP":            {types.OpBytes{0xda, 0x3}, []types.Operands{{OpMem, OpFPU}}},
	"FCOMW":             {types.OpBytes{0xde, 0x2}, []types.Operands{{OpMem, OpFPU}}},
	"FCOMWP":            {types.OpBytes{0xde, 0x3}, []types.Operands{{OpMem, OpFPU}}},
	"FCOS":              {types.OpBytes{0xd9, 0xff}, []types.Operands{{OpNone}}},
	"FDECSTP":           {types.OpBytes{0xd9, 0xf6}, []types.Operands{{OpNone}}},
	"FDIVD":             {types.OpBytes{0xdc, 0x6, 0xd8, 0x6, 0xdc, 0x7}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FDIVDP":            {types.OpBytes{0xde, 0x7}, []types.Operands{{OpFPU, OpFPU}}},
	"FDIVF":             {types.OpBytes{0xd8, 0x6}, []types.Operands{{OpMem, OpFPU}}},
	"FDIVL":             {types.OpBytes{0xda, 0x6}, []types.Operands{{OpMem, OpFPU}}},
	"FDIVRD":            {types.OpBytes{0xdc, 0x7, 0xd8, 0x7, 0xdc, 0x6}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FDIVRDP":           {types.OpBytes{0xde, 0x6}, []types.Operands{{OpFPU, OpFPU}}},
	"FDIVRF":            {types.OpBytes{0xd8, 0x7}, []types.Operands{{OpMem, OpFPU}}},
	"FDIVRL":            {types.OpBytes{0xda, 0x7}, []types.Operands{{OpMem, OpFPU}}},
	"FDIVRW":            {types.OpBytes{0xde, 0x7}, []types.Operands{{OpMem, OpFPU}}},
	"FDIVW":             {types.OpBytes{0xde, 0x6}, []types.Operands{{OpMem, OpFPU}}},
	"FFREE":             {types.OpBytes{}, []types.Operands{}},
	"FINCSTP":           {types.OpBytes{0xd9, 0xf7}, []types.Operands{{OpNone}}},
	"FINIT":             {types.OpBytes{0xdb, 0xe3}, []types.Operands{{OpNone}}},
	"FLD1":              {types.OpBytes{0xd9, 0xe8}, []types.Operands{{OpNone}}},
	"FLDCW":             {types.OpBytes{0xd9, 0x5, 0xd9, 0x5}, []types.Operands{{OpMem}}},
	"FLDENV":            {types.OpBytes{0xd9, 0x4, 0xd9, 0x4}, []types.Operands{{OpMem}}},
	"FLDL2E":            {types.OpBytes{0xd9, 0xea}, []types.Operands{{OpNone}}},
	"FLDL2T":            {types.OpBytes{0xd9, 0xe9}, []types.Operands{{OpNone}}},
	"FLDLG2":            {types.OpBytes{0xd9, 0xec}, []types.Operands{{OpNone}}},
	"FLDLN2":            {types.OpBytes{0xd9, 0xed}, []types.Operands{{OpNone}}},
	"FLDPI":             {types.OpBytes{0xd9, 0xeb}, []types.Operands{{OpNone}}},
	"FLDZ":              {types.OpBytes{0xd9, 0xee}, []types.Operands{{OpNone}}},
	"FMOVB":             {types.OpBytes{0xdf, 0x4}, []types.Operands{{OpMem, OpFPU}}},
	"FMOVBP":            {types.OpBytes{0xdf, 0x6}, []types.Operands{{OpFPU, OpMem}}},
	"FMOVD":             {types.OpBytes{0xdd, 0x0, 0xdd, 0x2, 0xd9, 0x0, 0xdd, 0x2}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpMem}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FMOVDP":            {types.OpBytes{0xdd, 0x3, 0xdd, 0x3}, []types.Operands{{OpFPU, OpMem}, {OpFPU, OpFPU}}},
	"FMOVF":             {types.OpBytes{0xd9, 0x0, 0xd9, 0x2}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpMem}}},
	"FMOVFP":            {types.OpBytes{0xd9, 0x3}, []types.Operands{{OpFPU, OpMem}}},
	"FMOVL":             {types.OpBytes{0xdb, 0x0, 0xdb, 0x2}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpMem}}},
	"FMOVLP":            {types.OpBytes{0xdb, 0x3}, []types.Operands{{OpFPU, OpMem}}},
	"FMOVV":             {types.OpBytes{0xdf, 0x5}, []types.Operands{{OpMem, OpFPU}}},
	"FMOVVP":            {types.OpBytes{0xdf, 0x7}, []types.Operands{{OpFPU, OpMem}}},
	"FMOVW":             {types.OpBytes{0xdf, 0x0, 0xdf, 0x2}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpMem}}},
	"FMOVWP":            {types.OpBytes{0xdf, 0x3}, []types.Operands{{OpFPU, OpMem}}},
	"FMOVX":             {types.OpBytes{0xdb, 0x5}, []types.Operands{{OpMem, OpFPU}}},
	"FMOVXP":            {types.OpBytes{0xdb, 0x7}, []types.Operands{{OpFPU, OpMem}}},
	"FMULD":             {types.OpBytes{0xdc, 0x1, 0xd8, 0x1, 0xdc, 0x1}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FMULDP":            {types.OpBytes{0xde, 0x1}, []types.Operands{{OpFPU, OpFPU}}},
	"FMULF":             {types.OpBytes{0xd8, 0x1}, []types.Operands{{OpMem, OpFPU}}},
	"FMULL":             {types.OpBytes{0xda, 0x1}, []types.Operands{{OpMem, OpFPU}}},
	"FMULW":             {types.OpBytes{0xde, 0x1}, []types.Operands{{OpMem, OpFPU}}},
	"FNOP":              {types.OpBytes{0xd9, 0xd0}, []types.Operands{{OpNone}}},
	"FPATAN":            {types.OpBytes{0xd9, 0xf3}, []types.Operands{{OpNone}}},
	"FPREM":             {types.OpBytes{0xd9, 0xf8}, []types.Operands{{OpNone}}},
	"FPREM1":            {types.OpBytes{0xd9, 0xf5}, []types.Operands{{OpNone}}},
	"FPTAN":             {types.OpBytes{0xd9, 0xf2}, []types.Operands{{OpNone}}},
	"FRNDINT":           {types.OpBytes{0xd9, 0xfc}, []types.Operands{{OpNone}}},
	"FRSTOR":            {types.OpBytes{0xdd, 0x4, 0xdd, 0x4}, []types.Operands{{OpMem}}},
	"FSAVE":             {types.OpBytes{0xdd, 0x6, 0xdd, 0x6}, []types.Operands{{OpMem}}},
	"FSCALE":            {types.OpBytes{0xd9, 0xfd}, []types.Operands{{OpNone}}},
	"FSIN":              {types.OpBytes{0xd9, 0xfe}, []types.Operands{{OpNone}}},
	"FSINCOS":           {types.OpBytes{0xd9, 0xfb}, []types.Operands{{OpNone}}},
	"FSQRT":             {types.OpBytes{0xd9, 0xfa}, []types.Operands{{OpNone}}},
	"FSTCW":             {types.OpBytes{0xd9, 0x7, 0xd9, 0x7}, []types.Operands{{OpMem}}},
	"FSTENV":            {types.OpBytes{0xd9, 0x6, 0xd9, 0x6}, []types.Operands{{OpMem}}},
	"FSTSW":             {types.OpBytes{0xdd, 0x7, 0xdf, 0xe0}, []types.Operands{{OpMem}, {OpReg16}}},
	"FSUBD":             {types.OpBytes{0xdc, 0x4, 0xd8, 0x4, 0xdc, 0x5}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FSUBDP":            {types.OpBytes{0xde, 0x5}, []types.Operands{{OpFPU, OpFPU}}},
	"FSUBF":             {types.OpBytes{0xd8, 0x4}, []types.Operands{{OpMem, OpFPU}}},
	"FSUBL":             {types.OpBytes{0xda, 0x4}, []types.Operands{{OpMem, OpFPU}}},
	"FSUBRD":            {types.OpBytes{0xdc, 0x5, 0xd8, 0x5, 0xdc, 0x4}, []types.Operands{{OpMem, OpFPU}, {OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FSUBRDP":           {types.OpBytes{0xde, 0x4}, []types.Operands{{OpFPU, OpFPU}}},
	"FSUBRF":            {types.OpBytes{0xd8, 0x5}, []types.Operands{{OpMem, OpFPU}}},
	"FSUBRL":            {types.OpBytes{0xda, 0x5}, []types.Operands{{OpMem, OpFPU}}},
	"FSUBRW":            {types.OpBytes{0xde, 0x5}, []types.Operands{{OpMem, OpFPU}}},
	"FSUBW":             {types.OpBytes{0xde, 0x4}, []types.Operands{{OpMem, OpFPU}}},
	"FTST":              {types.OpBytes{0xd9, 0xe4}, []types.Operands{{OpNone}}},
	"FUCOM":             {types.OpBytes{0xdd, 0x4}, []types.Operands{{OpFPU, OpFPU}}},
	"FUCOMI":            {types.OpBytes{0xdb, 0x5}, []types.Operands{{OpFPU, OpFPU}}},
	"FUCOMIP":           {types.OpBytes{0xdf, 0x5}, []types.Operands{{OpFPU, OpFPU}}},
	"FUCOMP":            {types.OpBytes{0xdd, 0x5}, []types.Operands{{OpFPU, OpFPU}}},
	"FUCOMPP":           {types.OpBytes{0xda, 0xd}, []types.Operands{{OpFPU, OpFPU}}},
	"FXAM":              {types.OpBytes{0xd9, 0xe5}, []types.Operands{{OpNone}}},
	"FXCHD":             {types.OpBytes{0xd9, 0x1, 0xd9, 0x1}, []types.Operands{{OpFPU, OpFPU}, {OpFPU, OpFPU}}},
	"FXRSTOR":           {types.OpBytes{0xae, 0x1, 0xae, 0x1}, []types.Operands{{OpMem}}},
	"FXRSTOR64":         {types.OpBytes{0xf, 0xae, 0x1, 0xf, 0xae, 0x1}, []types.Operands{{OpMem}}},
	"FXSAVE":            {types.OpBytes{0xae, 0x0, 0xae}, []types.Operands{{OpMem}}},
	"FXSAVE64":          {types.OpBytes{0xf, 0xae, 0x0, 0xf, 0xae}, []types.Operands{{OpMem}}},
	"FXTRACT":           {types.OpBytes{0xd9, 0xf4}, []types.Operands{{OpNone}}},
	"FYL2X":             {types.OpBytes{0xd9, 0xf1}, []types.Operands{{OpNone}}},
	"FYL2XP1":           {types.OpBytes{0xd9, 0xf9}, []types.Operands{{OpNone}}},
	"HADDPD":            {types.OpBytes{0x7c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"HADDPS":            {types.OpBytes{0x7c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"HLT":               {types.OpBytes{0xf4}, []types.Operands{{OpNone}}},
	"HSUBPD":            {types.OpBytes{0x7d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"HSUBPS":            {types.OpBytes{0x7d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ICEBP":             {types.OpBytes{0xf1}, []types.Operands{{OpNone}}},
	"IDIVB":             {types.OpBytes{0xf6, 0x7}, []types.Operands{{OpMem8}}},
	"IDIVL":             {types.OpBytes{0xf7, 0x7}, []types.Operands{{OpMem}}},
	"IDIVQ":             {types.OpBytes{0xf7, 0x7}, []types.Operands{{OpMem}}},
	"IDIVW":             {types.OpBytes{0xf7, 0x7}, []types.Operands{{OpMem}}},
	"IMUL3L":            {types.OpBytes{0x6b, 0x0, 0x69}, []types.Operands{{OpImm8, OpMem, OpReg}, {OpImm32, OpMem, OpReg}}},
	"IMUL3Q":            {types.OpBytes{0x6b, 0x0, 0x69}, []types.Operands{{OpImm8, OpMem, OpReg}, {OpImm32, OpMem, OpReg}}},
	"IMUL3W":            {types.OpBytes{0x6b, 0x0, 0x69}, []types.Operands{{OpImm8, OpMem, OpReg}, {OpImm32, OpMem, OpReg}}},
	"IMULB":             {types.OpBytes{0xf6, 0x5}, []types.Operands{{OpMem8}}},
	"IMULL":             {types.OpBytes{0xf7, 0x5, 0x6b, 0x69, 0xf, 0xaf}, []types.Operands{{OpMem}, {OpImm8, OpReg}, {OpImm32, OpReg}, {OpMem, OpReg}}},
	"IMULQ":             {types.OpBytes{0xf7, 0x5, 0x6b, 0x69, 0xf, 0xaf}, []types.Operands{{OpMem}, {OpImm8, OpReg}, {OpImm32, OpReg}, {OpMem, OpReg}}},
	"IMULW":             {types.OpBytes{0xf7, 0x5, 0x6b, 0x69, 0xf, 0xaf}, []types.Operands{{OpMem}, {OpImm8, OpReg}, {OpImm32, OpReg}, {OpMem, OpReg}}},
	"INB":               {types.OpBytes{0xe4, 0xec}, []types.Operands{{OpImm32}, {OpNone}}},
	"INCB":              {types.OpBytes{0xfe}, []types.Operands{{OpMem8}}},
	"INCL":              {types.OpBytes{0x40, 0xff}, []types.Operands{{OpReg}, {OpMem}}},
	"INCQ":              {types.OpBytes{0xff}, []types.Operands{{OpMem}}},
	"INCW":              {types.OpBytes{0xff}, []types.Operands{{OpMem}}},
	"INL":               {types.OpBytes{0xe5, 0xed}, []types.Operands{{OpImm32}, {OpNone}}},
	"INSB":              {types.OpBytes{0x6c}, []types.Operands{{OpNone}}},
	"INSERTPS":          {types.OpBytes{0x3a, 0x21}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"INSL":              {types.OpBytes{0x6d}, []types.Operands{{OpNone}}},
	"INSW":              {types.OpBytes{0x6d}, []types.Operands{{OpNone}}},
	"INT":               {types.OpBytes{0xcd}, []types.Operands{{OpImm32}}},
	"INTO":              {types.OpBytes{0xce}, []types.Operands{{OpNone}}},
	"INVD":              {types.OpBytes{0x8}, []types.Operands{{OpNone}}},
	"INVLPG":            {types.OpBytes{0x1, 0x7}, []types.Operands{{OpMem8}}},
	"INVPCID":           {types.OpBytes{0xf, 0x38, 0x82}, []types.Operands{{OpMem, OpReg}}},
	"INW":               {types.OpBytes{0xe5, 0xed}, []types.Operands{{OpImm32}, {OpNone}}},
	"IRETL":             {types.OpBytes{0xcf}, []types.Operands{{OpNone}}},
	"IRETQ":             {types.OpBytes{0xcf}, []types.Operands{{OpNone}}},
	"IRETW":             {types.OpBytes{0xcf}, []types.Operands{{OpNone}}},
	"JCC":               {types.OpBytes{0x73, 0x83}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JCS":               {types.OpBytes{0x72, 0x82}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JCXZL":             {types.OpBytes{0xe3}, []types.Operands{{OpLabel}}},
	"JCXZQ":             {types.OpBytes{0xe3}, []types.Operands{{OpLabel}}},
	"JCXZW":             {types.OpBytes{0xe3}, []types.Operands{{OpLabel}}},
	"JEQ":               {types.OpBytes{0x74, 0x84}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JGE":               {types.OpBytes{0x7d, 0x8d}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JGT":               {types.OpBytes{0x7f, 0x8f}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JHI":               {types.OpBytes{0x77, 0x87}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JLE":               {types.OpBytes{0x7e, 0x8e}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JLS":               {types.OpBytes{0x76, 0x86}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JLT":               {types.OpBytes{0x7c, 0x8c}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JMI":               {types.OpBytes{0x78, 0x88}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JNE":               {types.OpBytes{0x75, 0x85}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JOC":               {types.OpBytes{0x71, 0x81}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JOS":               {types.OpBytes{0x70, 0x80}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JPC":               {types.OpBytes{0x7b, 0x8b}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JPL":               {types.OpBytes{0x79, 0x89}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"JPS":               {types.OpBytes{0x7a, 0x8a}, []types.Operands{{OpLabel}, {OpImm8, OpLabel}, {OpImm8, OpLabel}}},
	"KADDB":             {},
	"KADDD":             {},
	"KADDQ":             {},
	"KADDW":             {},
	"KANDB":             {},
	"KANDD":             {},
	"KANDNB":            {},
	"KANDND":            {},
	"KANDNQ":            {},
	"KANDNW":            {},
	"KANDQ":             {},
	"KANDW":             {},
	"KMOVB":             {},
	"KMOVD":             {},
	"KMOVQ":             {},
	"KMOVW":             {},
	"KNOTB":             {},
	"KNOTD":             {},
	"KNOTQ":             {},
	"KNOTW":             {},
	"KORB":              {},
	"KORD":              {},
	"KORQ":              {},
	"KORTESTB":          {},
	"KORTESTD":          {},
	"KORTESTQ":          {},
	"KORTESTW":          {},
	"KORW":              {},
	"KSHIFTLB":          {},
	"KSHIFTLD":          {},
	"KSHIFTLQ":          {},
	"KSHIFTLW":          {},
	"KSHIFTRB":          {},
	"KSHIFTRD":          {},
	"KSHIFTRQ":          {},
	"KSHIFTRW":          {},
	"KTESTB":            {},
	"KTESTD":            {},
	"KTESTQ":            {},
	"KTESTW":            {},
	"KUNPCKBW":          {},
	"KUNPCKDQ":          {},
	"KUNPCKWD":          {},
	"KXNORB":            {},
	"KXNORD":            {},
	"KXNORQ":            {},
	"KXNORW":            {},
	"KXORB":             {},
	"KXORD":             {},
	"KXORQ":             {},
	"KXORW":             {},
	"LAHF":              {types.OpBytes{0x9f}, []types.Operands{{OpNone}}},
	"LARL":              {types.OpBytes{0x2}, []types.Operands{{OpMem, OpReg}}},
	"LARQ":              {types.OpBytes{0xf, 0x2}, []types.Operands{{OpMem, OpReg}}},
	"LARW":              {types.OpBytes{0x2}, []types.Operands{{OpMem, OpReg}}},
	"LDDQU":             {types.OpBytes{0xf0}, []types.Operands{{OpMem, OpRegXMM}}},
	"LDMXCSR":           {types.OpBytes{0xae, 0x2, 0xae, 0x2}, []types.Operands{{OpMem}}},
	"LEAL":              {types.OpBytes{0x8d}, []types.Operands{{OpMem, OpReg}}},
	"LEAQ":              {types.OpBytes{0x8d}, []types.Operands{{OpMem, OpReg}}},
	"LEAVEL":            {types.OpBytes{0xc9}, []types.Operands{{OpNone}}},
	"LEAVEQ":            {types.OpBytes{0xc9}, []types.Operands{{OpNone}}},
	"LEAVEW":            {types.OpBytes{0xc9}, []types.Operands{{OpNone}}},
	"LEAW":              {types.OpBytes{0x8d}, []types.Operands{{OpMem, OpReg}}},
	"LFENCE":            {types.OpBytes{0xae, 0xe8}, []types.Operands{{OpNone}}},
	"LFSL":              {types.OpBytes{0xf, 0xb4}, []types.Operands{{OpMem, OpReg}}},
	"LFSQ":              {types.OpBytes{0xf, 0xb4}, []types.Operands{{OpMem, OpReg}}},
	"LFSW":              {types.OpBytes{0xf, 0xb4}, []types.Operands{{OpMem, OpReg}}},
	"LGDT":              {types.OpBytes{0x1, 0x2}, []types.Operands{{OpMem}}},
	"LGSL":              {types.OpBytes{0xf, 0xb5}, []types.Operands{{OpMem, OpReg}}},
	"LGSQ":              {types.OpBytes{0xf, 0xb5}, []types.Operands{{OpMem, OpReg}}},
	"LGSW":              {types.OpBytes{0xf, 0xb5}, []types.Operands{{OpMem, OpReg}}},
	"LIDT":              {types.OpBytes{0x1, 0x3}, []types.Operands{{OpMem}}},
	"LLDT":              {types.OpBytes{0x0, 0x2}, []types.Operands{{OpMem}}},
	"LMSW":              {types.OpBytes{0x1, 0x6}, []types.Operands{{OpMem}}},
	"LOCK":              {types.OpBytes{0xf0}, []types.Operands{{OpNone}}},
	"LODSB":             {types.OpBytes{0xac}, []types.Operands{{OpNone}}},
	"LODSL":             {types.OpBytes{0xad}, []types.Operands{{OpNone}}},
	"LODSQ":             {types.OpBytes{0xad}, []types.Operands{{OpNone}}},
	"LODSW":             {types.OpBytes{0xad}, []types.Operands{{OpNone}}},
	"LONG":              {types.OpBytes{0x4}, []types.Operands{{OpImm64}}},
	"LOOP":              {types.OpBytes{0xe2}, []types.Operands{{OpLabel}}},
	"LOOPEQ":            {types.OpBytes{0xe1}, []types.Operands{{OpLabel}}},
	"LOOPNE":            {types.OpBytes{0xe0}, []types.Operands{{OpLabel}}},
	"LSLL":              {types.OpBytes{0x3}, []types.Operands{{OpMem, OpReg}}},
	"LSLQ":              {types.OpBytes{0xf, 0x3}, []types.Operands{{OpMem, OpReg}}},
	"LSLW":              {types.OpBytes{0x3}, []types.Operands{{OpMem, OpReg}}},
	"LSSL":              {types.OpBytes{0xf, 0xb2}, []types.Operands{{OpMem, OpReg}}},
	"LSSQ":              {types.OpBytes{0xf, 0xb2}, []types.Operands{{OpMem, OpReg}}},
	"LSSW":              {types.OpBytes{0xf, 0xb2}, []types.Operands{{OpMem, OpReg}}},
	"LTR":               {types.OpBytes{0x0, 0x3}, []types.Operands{{OpMem}}},
	"LZCNTL":            {types.OpBytes{0xbd}, []types.Operands{{OpMem, OpReg}}},
	"LZCNTQ":            {types.OpBytes{0xbd}, []types.Operands{{OpMem, OpReg}}},
	"LZCNTW":            {types.OpBytes{0xbd}, []types.Operands{{OpMem, OpReg}}},
	"MASKMOVOU":         {types.OpBytes{0xf7}, []types.Operands{{OpRegXMM, OpRegXMM}}},
	"MASKMOVQ":          {types.OpBytes{0xf7}, []types.Operands{{OpMMX, OpMMX}}},
	"MAXPD":             {types.OpBytes{0x5f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MAXPS":             {types.OpBytes{0x5f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MAXSD":             {types.OpBytes{0x5f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MAXSS":             {types.OpBytes{0x5f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MFENCE":            {types.OpBytes{0xae, 0xf0}, []types.Operands{{OpNone}}},
	"MINPD":             {types.OpBytes{0x5d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MINPS":             {types.OpBytes{0x5d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MINSD":             {types.OpBytes{0x5d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MINSS":             {types.OpBytes{0x5d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MONITOR":           {types.OpBytes{0xf, 0x1, 0xc8}, []types.Operands{{OpNone}}},
	"MOVAPD":            {types.OpBytes{0x28, 0x29}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVAPS":            {types.OpBytes{0x28, 0x29}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVB":              {types.OpBytes{0x88, 0x8a, 0xb0, 0xc6}, []types.Operands{{OpReg8, OpMem8}, {OpMem8, OpReg8}, {OpImm32, OpReg8}, {OpImm32, OpMem8}}},
	"MOVBEL":            {types.OpBytes{0x38, 0xf0, 0x0, 0x38, 0xf1}, []types.Operands{{OpMem, OpReg}, {OpReg, OpMem}}},
	"MOVBEQ":            {types.OpBytes{0xf, 0x38, 0xf0, 0x0, 0xf, 0x38, 0xf1}, []types.Operands{{OpMem, OpReg}, {OpReg, OpMem}}},
	"MOVBEW":            {types.OpBytes{0x38, 0xf0, 0x0, 0x38, 0xf1}, []types.Operands{{OpMem, OpReg}, {OpReg, OpMem}}},
	"MOVBLSX":           {types.OpBytes{0xbe}, []types.Operands{{OpMem8, OpReg}}},
	"MOVBLZX":           {types.OpBytes{0xb6}, []types.Operands{{OpMem8, OpReg}}},
	"MOVBQSX":           {types.OpBytes{0xf, 0xbe}, []types.Operands{{OpMem8, OpReg}}},
	"MOVBQZX":           {types.OpBytes{0xf, 0xb6}, []types.Operands{{OpMem8, OpReg}}},
	"MOVBWSX":           {types.OpBytes{0xbe}, []types.Operands{{OpMem8, OpReg}}},
	"MOVBWZX":           {types.OpBytes{0xb6}, []types.Operands{{OpMem8, OpReg}}},
	"MOVDDUP":           {types.OpBytes{0x12}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MOVHLPS":           {types.OpBytes{0x12}, []types.Operands{{OpRegXMM, OpRegXMM}}},
	"MOVHPD":            {types.OpBytes{0x16, 0x17}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVHPS":            {types.OpBytes{0x16, 0x17}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVL":              {types.OpBytes{0x89, 0x8b, 0xb8, 0xc7, 0x0, 0x6e, 0x7e, 0x66, 0x6e, 0x66, 0x7e}, []types.Operands{{OpReg, OpMem}, {OpMem, OpReg}, {OpImm32, OpReg}, {OpImm32, OpMem}, {OpMem, OpMMX}, {OpMMX, OpMem}, {OpMem, OpRegXMM}, {OpRegXMM, OpMem}, {OpOffset, OpReg}}},
	"MOVLHPS":           {types.OpBytes{0x16}, []types.Operands{{OpRegXMM, OpRegXMM}}},
	"MOVLPD":            {types.OpBytes{0x12, 0x13}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVLPS":            {types.OpBytes{0x12, 0x13}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVLQSX":           {types.OpBytes{0x63}, []types.Operands{{OpMem, OpReg}}},
	"MOVLQZX":           {types.OpBytes{0x8b}, []types.Operands{{OpMem, OpReg}}},
	"MOVMSKPD":          {types.OpBytes{0x50}, []types.Operands{{OpRegXMM, OpReg}}},
	"MOVMSKPS":          {types.OpBytes{0x50}, []types.Operands{{OpRegXMM, OpReg}}},
	"MOVNTDQA":          {types.OpBytes{0x2a}, []types.Operands{{OpMem, OpRegXMM}}},
	"MOVNTIL":           {types.OpBytes{0xc3}, []types.Operands{{OpReg, OpMem}}},
	"MOVNTIQ":           {types.OpBytes{0xf, 0xc3}, []types.Operands{{OpReg, OpMem}}},
	"MOVNTO":            {types.OpBytes{0xe7}, []types.Operands{{OpRegXMM, OpMem}}},
	"MOVNTPD":           {types.OpBytes{0x2b}, []types.Operands{{OpRegXMM, OpMem}}},
	"MOVNTPS":           {types.OpBytes{0x2b}, []types.Operands{{OpRegXMM, OpMem}}},
	"MOVNTQ":            {types.OpBytes{0xe7}, []types.Operands{{OpMMX, OpMem}}},
	"MOVO":              {types.OpBytes{0x6f, 0x7f}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVOU":             {types.OpBytes{0x6f, 0x7f}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVQ":              {types.OpBytes{0x6f, 0x7f, 0xf2, 0xd6, 0xf3, 0x7e, 0x66, 0xd6, 0x89, 0x8b, 0xc7, 0x0, 0xb8, 0xc7, 0x0, 0x6e, 0x7e, 0x66, 0x6e, 0x66, 0x7e}, []types.Operands{{OpMem, OpMMX}, {OpMMX, OpMem}, {OpRegXMM, OpMMX}, {OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}, {OpReg, OpMem}, {OpMem, OpReg}, {OpImm32, OpReg}, {OpImm64, OpReg}, {OpImm32, OpMem}, {OpMMX, OpMMX}, {OpMMX, OpMMX}, {OpMem, OpRegXMM}, {OpRegXMM, OpMem}, {OpOffset, OpReg}}},
	"MOVQL":             {types.OpBytes{0x89}, []types.Operands{{OpReg, OpMem}}},
	"MOVQOZX":           {types.OpBytes{0xd6, 0x7e}, []types.Operands{{OpMMX, OpRegXMM}, {OpMem128, OpRegXMM}}},
	"MOVSB":             {types.OpBytes{0xa4}, []types.Operands{{OpNone}}},
	"MOVSD":             {types.OpBytes{0x10, 0x11}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVSHDUP":          {types.OpBytes{0x16}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MOVSL":             {types.OpBytes{0xa5}, []types.Operands{{OpNone}}},
	"MOVSLDUP":          {types.OpBytes{0x12}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MOVSQ":             {types.OpBytes{0xa5}, []types.Operands{{OpNone}}},
	"MOVSS":             {types.OpBytes{0x10, 0x11}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVSW":             {types.OpBytes{0xa5}, []types.Operands{{OpNone}}},
	"MOVSWW":            {types.OpBytes{0xf, 0xbf}, []types.Operands{{OpMem8, OpReg}}},
	"MOVUPD":            {types.OpBytes{0x10, 0x11}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVUPS":            {types.OpBytes{0x10, 0x11}, []types.Operands{{OpMem128, OpRegXMM}, {OpRegXMM, OpMem128}}},
	"MOVW":              {types.OpBytes{0x89, 0x8b, 0xb8, 0xc7}, []types.Operands{{OpReg, OpMem}, {OpMem, OpReg}, {OpImm32, OpReg}, {OpImm32, OpMem}, {OpOffset, OpReg}}},
	"MOVWLSX":           {types.OpBytes{0xbf}, []types.Operands{{OpMem, OpReg}}},
	"MOVWLZX":           {types.OpBytes{0xb7}, []types.Operands{{OpMem, OpReg}}},
	"MOVWQSX":           {types.OpBytes{0xf, 0xbf}, []types.Operands{{OpMem, OpReg}}},
	"MOVWQZX":           {types.OpBytes{0xf, 0xb7}, []types.Operands{{OpMem, OpReg}}},
	"MOVZWW":            {types.OpBytes{0xf, 0xb7}, []types.Operands{{OpMem8, OpReg}}},
	"MPSADBW":           {types.OpBytes{0x3a, 0x42}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"MULB":              {types.OpBytes{0xf6, 0x4}, []types.Operands{{OpMem8}}},
	"MULL":              {types.OpBytes{0xf7, 0x4}, []types.Operands{{OpMem}}},
	"MULPD":             {types.OpBytes{0x59}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MULPS":             {types.OpBytes{0x59}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MULQ":              {types.OpBytes{0xf7, 0x4}, []types.Operands{{OpMem}}},
	"MULSD":             {types.OpBytes{0x59}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MULSS":             {types.OpBytes{0x59}, []types.Operands{{OpMem128, OpRegXMM}}},
	"MULW":              {types.OpBytes{0xf7, 0x4}, []types.Operands{{OpMem}}},
	"MULXL":             {},
	"MULXQ":             {},
	"MWAIT":             {types.OpBytes{0xf, 0x1, 0xc9}, []types.Operands{{OpNone}}},
	"NEGB":              {types.OpBytes{0xf6, 0x3}, []types.Operands{{OpMem8}}},
	"NEGL":              {types.OpBytes{0xf7, 0x3}, []types.Operands{{OpMem8}}},
	"NEGQ":              {types.OpBytes{0xf7, 0x3}, []types.Operands{{OpMem8}}},
	"NEGW":              {types.OpBytes{0xf7, 0x3}, []types.Operands{{OpMem8}}},
	"NOPL":              {types.OpBytes{0xf, 0x1f}, []types.Operands{{OpMem}}},
	"NOPW":              {types.OpBytes{0xf, 0x1f}, []types.Operands{{OpMem}}},
	"NOTB":              {types.OpBytes{0xf6, 0x2}, []types.Operands{{OpMem8}}},
	"NOTL":              {types.OpBytes{0xf7, 0x2}, []types.Operands{{OpMem8}}},
	"NOTQ":              {types.OpBytes{0xf7, 0x2}, []types.Operands{{OpMem8}}},
	"NOTW":              {types.OpBytes{0xf7, 0x2}, []types.Operands{{OpMem8}}},
	"ORB":               {types.OpBytes{0xc, 0x80, 0x1, 0x8, 0xa}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"ORL":               {types.OpBytes{0x83, 0x1, 0xd, 0x81, 0x1, 0x9, 0xb}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ORPD":              {types.OpBytes{0x56}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ORPS":              {types.OpBytes{0x56}, []types.Operands{{OpMem128, OpRegXMM}}},
	"ORQ":               {types.OpBytes{0x83, 0x1, 0xd, 0x81, 0x1, 0x9, 0xb}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"ORW":               {types.OpBytes{0x83, 0x1, 0xd, 0x81, 0x1, 0x9, 0xb}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"OUTB":              {types.OpBytes{0xe6, 0xee}, []types.Operands{{OpImm32}, {OpNone}}},
	"OUTL":              {types.OpBytes{0xe7, 0xef}, []types.Operands{{OpImm32}, {OpNone}}},
	"OUTSB":             {types.OpBytes{0x6e}, []types.Operands{{OpNone}}},
	"OUTSL":             {types.OpBytes{0x6f}, []types.Operands{{OpNone}}},
	"OUTSW":             {types.OpBytes{0x6f}, []types.Operands{{OpNone}}},
	"OUTW":              {types.OpBytes{0xe7, 0xef}, []types.Operands{{OpImm32}, {OpNone}}},
	"PABSB":             {types.OpBytes{0x1c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PABSD":             {types.OpBytes{0x1e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PABSW":             {types.OpBytes{0x1d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PACKSSLW":          {types.OpBytes{0x6b, 0x66, 0x6b}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PACKSSWB":          {types.OpBytes{0x63, 0x66, 0x63}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PACKUSDW":          {types.OpBytes{0x2b}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PACKUSWB":          {types.OpBytes{0x67, 0x66, 0x67}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDB":             {types.OpBytes{0xfc, 0x66, 0xfc}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDL":             {types.OpBytes{0xfe, 0x66, 0xfe}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDQ":             {types.OpBytes{0xd4}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PADDSB":            {types.OpBytes{0xec, 0x66, 0xec}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDSW":            {types.OpBytes{0xed, 0x66, 0xed}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDUSB":           {types.OpBytes{0xdc, 0x66, 0xdc}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDUSW":           {types.OpBytes{0xdd, 0x66, 0xdd}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PADDW":             {types.OpBytes{0xfd, 0x66, 0xfd}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PALIGNR":           {types.OpBytes{0x3a, 0xf}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PAND":              {types.OpBytes{0xdb, 0x66, 0xdb}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PANDN":             {types.OpBytes{0xdf, 0x66, 0xdf}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PAUSE":             {types.OpBytes{0xf3, 0x90}, []types.Operands{{OpNone}}},
	"PAVGB":             {types.OpBytes{0xe0, 0x66, 0xe0}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PAVGW":             {types.OpBytes{0xe3, 0x66, 0xe3}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PBLENDVB":          {types.OpBytes{0x10}, []types.Operands{{OpRegXMM, OpMem128, OpRegXMM}}},
	"PBLENDW":           {types.OpBytes{0x3a, 0xe}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PCLMULQDQ":         {types.OpBytes{0x3a, 0x44}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PCMPEQB":           {types.OpBytes{0x74, 0x66, 0x74}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PCMPEQL":           {types.OpBytes{0x76, 0x66, 0x76}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PCMPEQQ":           {types.OpBytes{0x29}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PCMPEQW":           {types.OpBytes{0x75, 0x66, 0x75}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PCMPESTRI":         {types.OpBytes{0x3a, 0x61}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PCMPESTRM":         {types.OpBytes{0x3a, 0x60}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PCMPGTB":           {types.OpBytes{0x64, 0x66, 0x64}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PCMPGTL":           {types.OpBytes{0x66, 0x66, 0x66}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PCMPGTQ":           {types.OpBytes{0x37}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PCMPGTW":           {types.OpBytes{0x65, 0x66, 0x65}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PCMPISTRI":         {types.OpBytes{0x3a, 0x63}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PCMPISTRM":         {types.OpBytes{0x3a, 0x62}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PDEPL":             {},
	"PDEPQ":             {},
	"PEXTL":             {},
	"PEXTQ":             {},
	"PEXTRB":            {types.OpBytes{0x3a, 0x14}, []types.Operands{{OpImm8, OpRegXMM, OpMMX}}},
	"PEXTRD":            {types.OpBytes{0x3a, 0x16}, []types.Operands{{OpImm8, OpRegXMM, OpMMX}}},
	"PEXTRQ":            {types.OpBytes{0x3a, 0x16}, []types.Operands{{OpImm8, OpRegXMM, OpMMX}}},
	"PEXTRW":            {types.OpBytes{0xc5, 0x0, 0x3a, 0x15}, []types.Operands{{OpImm8, OpRegXMM, OpReg}, {OpImm8, OpRegXMM, OpMem}}},
	"PHADDD":            {types.OpBytes{0xf, 0x38, 0x2, 0x0, 0x66, 0xf, 0x38, 0x2}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PHADDSW":           {types.OpBytes{0x3}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PHADDW":            {types.OpBytes{0x1}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PHMINPOSUW":        {types.OpBytes{0x41}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PHSUBD":            {types.OpBytes{0x6}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PHSUBSW":           {types.OpBytes{0x7}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PHSUBW":            {types.OpBytes{0x5}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PINSRB":            {types.OpBytes{0x3a, 0x20}, []types.Operands{{OpImm8, OpMMX, OpRegXMM}}},
	"PINSRD":            {types.OpBytes{0x3a, 0x22}, []types.Operands{{OpImm8, OpMMX, OpRegXMM}}},
	"PINSRQ":            {types.OpBytes{0x3a, 0x22}, []types.Operands{{OpImm8, OpMMX, OpRegXMM}}},
	"PINSRW":            {types.OpBytes{0xc4}, []types.Operands{{OpImm8, OpMem, OpRegXMM}}},
	"PMADDUBSW":         {types.OpBytes{0x4}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMADDWL":           {types.OpBytes{0xf5, 0x66, 0xf5}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PMAXSB":            {types.OpBytes{0x3c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMAXSD":            {types.OpBytes{0x3d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMAXSW":            {types.OpBytes{0xee}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMAXUB":            {types.OpBytes{0xde}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMAXUD":            {types.OpBytes{0x3f}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMAXUW":            {types.OpBytes{0x3e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMINSB":            {types.OpBytes{0x38}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMINSD":            {types.OpBytes{0x39}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMINSW":            {types.OpBytes{0xea}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMINUB":            {types.OpBytes{0xda}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMINUD":            {types.OpBytes{0x3b}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMINUW":            {types.OpBytes{0x3a}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVMSKB":          {types.OpBytes{0x66, 0xd7, 0xd7}, []types.Operands{{OpRegXMM, OpReg}, {OpMMX, OpReg}}},
	"PMOVSXBD":          {types.OpBytes{0x21}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVSXBQ":          {types.OpBytes{0x22}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVSXBW":          {types.OpBytes{0x20}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVSXDQ":          {types.OpBytes{0x25}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVSXWD":          {types.OpBytes{0x23}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVSXWQ":          {types.OpBytes{0x24}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVZXBD":          {types.OpBytes{0x31}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVZXBQ":          {types.OpBytes{0x32}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVZXBW":          {types.OpBytes{0x30}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVZXDQ":          {types.OpBytes{0x35}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVZXWD":          {types.OpBytes{0x33}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMOVZXWQ":          {types.OpBytes{0x34}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMULDQ":            {types.OpBytes{0x28}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMULHRSW":          {types.OpBytes{0xb}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMULHUW":           {types.OpBytes{0xe4, 0x66, 0xe4}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PMULHW":            {types.OpBytes{0xe5, 0x66, 0xe5}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PMULLD":            {types.OpBytes{0x40}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PMULLW":            {types.OpBytes{0xd5, 0x66, 0xd5}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PMULULQ":           {types.OpBytes{0xf4, 0x66, 0xf4}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"POPAL":             {types.OpBytes{0x61}, []types.Operands{{OpNone}}},
	"POPAW":             {types.OpBytes{0x61}, []types.Operands{{OpNone}}},
	"POPCNTL":           {types.OpBytes{0xb8}, []types.Operands{{OpMem, OpReg}}},
	"POPCNTQ":           {types.OpBytes{0xb8}, []types.Operands{{OpMem, OpReg}}},
	"POPCNTW":           {types.OpBytes{0xb8}, []types.Operands{{OpMem, OpReg}}},
	"POPFL":             {types.OpBytes{0x9d}, []types.Operands{{OpNone}}},
	"POPFQ":             {types.OpBytes{0x9d}, []types.Operands{{OpNone}}},
	"POPFW":             {types.OpBytes{0x9d}, []types.Operands{{OpNone}}},
	"POPL":              {types.OpBytes{0x58, 0x8f}, []types.Operands{{OpReg}, {OpMem}}},
	"POPQ":              {types.OpBytes{0x58, 0x8f}, []types.Operands{{OpReg}, {OpMem}}},
	"POPW":              {types.OpBytes{0x58, 0x8f}, []types.Operands{{OpReg}, {OpMem}}},
	"POR":               {types.OpBytes{0xeb, 0x66, 0xeb}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PREFETCHNTA":       {types.OpBytes{0x18}, []types.Operands{{OpMem}}},
	"PREFETCHT0":        {types.OpBytes{0x18, 0x1}, []types.Operands{{OpMem}}},
	"PREFETCHT1":        {types.OpBytes{0x18, 0x2}, []types.Operands{{OpMem}}},
	"PREFETCHT2":        {types.OpBytes{0x18, 0x3}, []types.Operands{{OpMem}}},
	"PSADBW":            {types.OpBytes{0xf6}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSHUFB":            {types.OpBytes{0x38}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSHUFD":            {types.OpBytes{0x70}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PSHUFHW":           {types.OpBytes{0x70}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PSHUFL":            {types.OpBytes{0x70}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PSHUFLW":           {types.OpBytes{0x70}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"PSHUFW":            {types.OpBytes{0x70}, []types.Operands{{OpImm8, OpMMX, OpMMX}}},
	"PSIGNB":            {types.OpBytes{0x8}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSIGND":            {types.OpBytes{0xa}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSIGNW":            {types.OpBytes{0x9}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSLLL":             {types.OpBytes{0xf2, 0x72, 0x6, 0x66, 0xf2, 0x66, 0x72, 0x6}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSLLO":             {types.OpBytes{0x73, 0x7}, []types.Operands{{OpImm8, OpRegXMM}}},
	"PSLLQ":             {types.OpBytes{0xf3, 0x73, 0x6, 0x66, 0xf3, 0x66, 0x73, 0x6}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSLLW":             {types.OpBytes{0xf1, 0x71, 0x6, 0x66, 0xf1, 0x66, 0x71, 0x6}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSRAL":             {types.OpBytes{0xe2, 0x72, 0x4, 0x66, 0xe2, 0x66, 0x72, 0x4}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSRAW":             {types.OpBytes{0xe1, 0x71, 0x4, 0x66, 0xe1, 0x66, 0x71, 0x4}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSRLL":             {types.OpBytes{0xd2, 0x72, 0x2, 0x66, 0xd2, 0x66, 0x72, 0x2}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSRLO":             {types.OpBytes{0x73, 0x3}, []types.Operands{{OpImm8, OpRegXMM}}},
	"PSRLQ":             {types.OpBytes{0xd3, 0x73, 0x2, 0x66, 0xd3, 0x66, 0x73, 0x2}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSRLW":             {types.OpBytes{0xd1, 0x71, 0x2, 0x66, 0xd1, 0x66, 0x71, 0x2}, []types.Operands{{OpMMX, OpMMX}, {OpImm8, OpMMX}, {OpMem128, OpRegXMM}, {OpImm8, OpRegXMM}}},
	"PSUBB":             {types.OpBytes{0xf8}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBL":             {types.OpBytes{0xfa}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBQ":             {types.OpBytes{0xfb}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBSB":            {types.OpBytes{0xe8}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBSW":            {types.OpBytes{0xe9}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBUSB":           {types.OpBytes{0xd8}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBUSW":           {types.OpBytes{0xd9}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PSUBW":             {types.OpBytes{0xf9}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PTEST":             {types.OpBytes{0x17}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PUNPCKHBW":         {types.OpBytes{0x68, 0x66, 0x68}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PUNPCKHLQ":         {types.OpBytes{0x6a, 0x66, 0x6a}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PUNPCKHQDQ":        {types.OpBytes{0x6d}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PUNPCKHWL":         {types.OpBytes{0x69, 0x66, 0x69}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PUNPCKLBW":         {types.OpBytes{0x60, 0x66, 0x60}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PUNPCKLLQ":         {types.OpBytes{0x62, 0x66, 0x62}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PUNPCKLQDQ":        {types.OpBytes{0x6c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"PUNPCKLWL":         {types.OpBytes{0x61, 0x66, 0x61}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"PUSHAL":            {types.OpBytes{0x60}, []types.Operands{{OpNone}}},
	"PUSHAW":            {types.OpBytes{0x60}, []types.Operands{{OpNone}}},
	"PUSHFL":            {types.OpBytes{0x9c}, []types.Operands{{OpNone}}},
	"PUSHFQ":            {types.OpBytes{0x9c}, []types.Operands{{OpNone}}},
	"PUSHFW":            {types.OpBytes{0x9c}, []types.Operands{{OpNone}}},
	"PUSHL":             {types.OpBytes{0x50, 0xff, 0x6, 0x6a, 0x68}, []types.Operands{{OpReg}, {OpMem}, {OpImm8}, {OpImm32}}},
	"PUSHQ":             {types.OpBytes{0x50, 0xff, 0x6, 0x6a, 0x68}, []types.Operands{{OpReg}, {OpMem}, {OpImm8}, {OpImm32}}},
	"PUSHW":             {types.OpBytes{0x50, 0xff, 0x6, 0x6a, 0x68}, []types.Operands{{OpReg}, {OpMem}, {OpImm8}, {OpImm32}}},
	"PXOR":              {types.OpBytes{0xef, 0x66, 0xef}, []types.Operands{{OpMMX, OpMMX}, {OpMem128, OpRegXMM}}},
	"QUAD":              {types.OpBytes{0x8}, []types.Operands{{OpImm64}}},
	"RCLB":              {types.OpBytes{0xd0, 0x2, 0xc0, 0x2, 0xd2, 0x2}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"RCLL":              {types.OpBytes{0xd1, 0x2, 0xc1, 0x2, 0xd3, 0x2, 0xd3, 0x2}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RCLQ":              {types.OpBytes{0xd1, 0x2, 0xc1, 0x2, 0xd3, 0x2, 0xd3, 0x2}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RCLW":              {types.OpBytes{0xd1, 0x2, 0xc1, 0x2, 0xd3, 0x2, 0xd3, 0x2}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RCPPS":             {types.OpBytes{0x53}, []types.Operands{{OpMem128, OpRegXMM}}},
	"RCPSS":             {types.OpBytes{0x53}, []types.Operands{{OpMem128, OpRegXMM}}},
	"RCRB":              {types.OpBytes{0xd0, 0x3, 0xc0, 0x3, 0xd2, 0x3}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"RCRL":              {types.OpBytes{0xd1, 0x3, 0xc1, 0x3, 0xd3, 0x3, 0xd3, 0x3}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RCRQ":              {types.OpBytes{0xd1, 0x3, 0xc1, 0x3, 0xd3, 0x3, 0xd3, 0x3}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RCRW":              {types.OpBytes{0xd1, 0x3, 0xc1, 0x3, 0xd3, 0x3, 0xd3, 0x3}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RDFSBASEL":         {types.OpBytes{0xae}, []types.Operands{{OpReg}}},
	"RDFSBASEQ":         {types.OpBytes{0xae}, []types.Operands{{OpReg}}},
	"RDGSBASEL":         {types.OpBytes{0xae, 0x1}, []types.Operands{{OpReg}}},
	"RDGSBASEQ":         {types.OpBytes{0xae, 0x1}, []types.Operands{{OpReg}}},
	"RDMSR":             {types.OpBytes{0x32}, []types.Operands{{OpNone}}},
	"RDPID":             {types.OpBytes{0xc7, 0x7}, []types.Operands{{OpReg}}},
	"RDPKRU":            {types.OpBytes{0x1, 0xee}, []types.Operands{{OpNone}}},
	"RDPMC":             {types.OpBytes{0x33}, []types.Operands{{OpNone}}},
	"RDRANDL":           {types.OpBytes{0xf, 0xc7, 0x6}, []types.Operands{{OpReg}}},
	"RDRANDQ":           {types.OpBytes{0xf, 0xc7, 0x6}, []types.Operands{{OpReg}}},
	"RDRANDW":           {types.OpBytes{0xf, 0xc7, 0x6}, []types.Operands{{OpReg}}},
	"RDSEEDL":           {types.OpBytes{0xf, 0xc7, 0x7}, []types.Operands{{OpReg}}},
	"RDSEEDQ":           {types.OpBytes{0xf, 0xc7, 0x7}, []types.Operands{{OpReg}}},
	"RDSEEDW":           {types.OpBytes{0xf, 0xc7, 0x7}, []types.Operands{{OpReg}}},
	"RDTSC":             {types.OpBytes{0x31}, []types.Operands{{OpNone}}},
	"RDTSCP":            {types.OpBytes{0x1, 0xf9}, []types.Operands{{OpNone}}},
	"REP":               {types.OpBytes{0xf3}, []types.Operands{{OpNone}}},
	"REPN":              {types.OpBytes{0xf2}, []types.Operands{{OpNone}}},
	"RETFL":             {types.OpBytes{0xcb, 0xca}, []types.Operands{{OpNone}, {OpImm32}}},
	"RETFQ":             {types.OpBytes{0xcb, 0xca}, []types.Operands{{OpNone}, {OpImm32}}},
	"RETFW":             {types.OpBytes{0xcb, 0xca}, []types.Operands{{OpNone}, {OpImm32}}},
	"ROLB":              {types.OpBytes{0xd0, 0x0, 0xc0, 0x0, 0xd2}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"ROLL":              {types.OpBytes{0xd1, 0x0, 0xc1, 0x0, 0xd3, 0x0, 0xd3}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"ROLQ":              {types.OpBytes{0xd1, 0x0, 0xc1, 0x0, 0xd3, 0x0, 0xd3}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"ROLW":              {types.OpBytes{0xd1, 0x0, 0xc1, 0x0, 0xd3, 0x0, 0xd3}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RORB":              {types.OpBytes{0xd0, 0x1, 0xc0, 0x1, 0xd2, 0x1}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"RORL":              {types.OpBytes{0xd1, 0x1, 0xc1, 0x1, 0xd3, 0x1, 0xd3, 0x1}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RORQ":              {types.OpBytes{0xd1, 0x1, 0xc1, 0x1, 0xd3, 0x1, 0xd3, 0x1}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RORW":              {types.OpBytes{0xd1, 0x1, 0xc1, 0x1, 0xd3, 0x1, 0xd3, 0x1}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"RORXL":             {},
	"RORXQ":             {},
	"ROUNDPD":           {types.OpBytes{0x3a, 0x9}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"ROUNDPS":           {types.OpBytes{0x3a, 0x8}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"ROUNDSD":           {types.OpBytes{0x3a, 0xb}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"ROUNDSS":           {types.OpBytes{0x3a, 0xa}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"RSM":               {types.OpBytes{0xaa}, []types.Operands{{OpNone}}},
	"RSQRTPS":           {types.OpBytes{0x52}, []types.Operands{{OpMem128, OpRegXMM}}},
	"RSQRTSS":           {types.OpBytes{0x52}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SAHF":              {types.OpBytes{0x9e, 0x0, 0x86, 0xe0, 0x50, 0x9d}, []types.Operands{{OpNone}}},
	"SALB":              {types.OpBytes{0xd0, 0x4, 0xc0, 0x4, 0xd2, 0x4}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"SALL":              {types.OpBytes{0xd1, 0x4, 0xc1, 0x4, 0xd3, 0x4, 0xd3, 0x4}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SALQ":              {types.OpBytes{0xd1, 0x4, 0xc1, 0x4, 0xd3, 0x4, 0xd3, 0x4}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SALW":              {types.OpBytes{0xd1, 0x4, 0xc1, 0x4, 0xd3, 0x4, 0xd3, 0x4}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SARB":              {types.OpBytes{0xd0, 0x7, 0xc0, 0x7, 0xd2, 0x7}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"SARL":              {types.OpBytes{0xd1, 0x7, 0xc1, 0x7, 0xd3, 0x7, 0xd3, 0x7}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SARQ":              {types.OpBytes{0xd1, 0x7, 0xc1, 0x7, 0xd3, 0x7, 0xd3, 0x7}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SARW":              {types.OpBytes{0xd1, 0x7, 0xc1, 0x7, 0xd3, 0x7, 0xd3, 0x7}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SARXL":             {},
	"SARXQ":             {},
	"SBBB":              {types.OpBytes{0x1c, 0x80, 0x3, 0x18, 0x1a}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"SBBL":              {types.OpBytes{0x83, 0x3, 0x1d, 0x81, 0x3, 0x19, 0x1b}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"SBBQ":              {types.OpBytes{0x83, 0x3, 0x1d, 0x81, 0x3, 0x19, 0x1b}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"SBBW":              {types.OpBytes{0x83, 0x3, 0x1d, 0x81, 0x3, 0x19, 0x1b}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"SCASB":             {types.OpBytes{0xae}, []types.Operands{{OpNone}}},
	"SCASL":             {types.OpBytes{0xaf}, []types.Operands{{OpNone}}},
	"SCASQ":             {types.OpBytes{0xaf}, []types.Operands{{OpNone}}},
	"SCASW":             {types.OpBytes{0xaf}, []types.Operands{{OpNone}}},
	"SETCC":             {types.OpBytes{0xf, 0x93}, []types.Operands{{OpMem8}}},
	"SETCS":             {types.OpBytes{0xf, 0x92}, []types.Operands{{OpMem8}}},
	"SETEQ":             {types.OpBytes{0xf, 0x94}, []types.Operands{{OpMem8}}},
	"SETGE":             {types.OpBytes{0xf, 0x9d}, []types.Operands{{OpMem8}}},
	"SETGT":             {types.OpBytes{0xf, 0x9f}, []types.Operands{{OpMem8}}},
	"SETHI":             {types.OpBytes{0xf, 0x97}, []types.Operands{{OpMem8}}},
	"SETLE":             {types.OpBytes{0xf, 0x9e}, []types.Operands{{OpMem8}}},
	"SETLS":             {types.OpBytes{0xf, 0x96}, []types.Operands{{OpMem8}}},
	"SETLT":             {types.OpBytes{0xf, 0x9c}, []types.Operands{{OpMem8}}},
	"SETMI":             {types.OpBytes{0xf, 0x98}, []types.Operands{{OpMem8}}},
	"SETNE":             {types.OpBytes{0xf, 0x95}, []types.Operands{{OpMem8}}},
	"SETOC":             {types.OpBytes{0xf, 0x91}, []types.Operands{{OpMem8}}},
	"SETOS":             {types.OpBytes{0xf, 0x90}, []types.Operands{{OpMem8}}},
	"SETPC":             {types.OpBytes{0xf, 0x9b}, []types.Operands{{OpMem8}}},
	"SETPL":             {types.OpBytes{0xf, 0x99}, []types.Operands{{OpMem8}}},
	"SETPS":             {types.OpBytes{0xf, 0x9a}, []types.Operands{{OpMem8}}},
	"SFENCE":            {types.OpBytes{0xae, 0xf8}, []types.Operands{{OpNone}}},
	"SGDT":              {types.OpBytes{0x1}, []types.Operands{{OpMem}}},
	"SHA1MSG1":          {types.OpBytes{0xf, 0x38, 0xc9}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SHA1MSG2":          {types.OpBytes{0xf, 0x38, 0xca}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SHA1NEXTE":         {types.OpBytes{0xf, 0x38, 0xc8}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SHA1RNDS4":         {types.OpBytes{0x3a, 0xcc}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"SHA256MSG1":        {types.OpBytes{0xf, 0x38, 0xcc}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SHA256MSG2":        {types.OpBytes{0xf, 0x38, 0xcd}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SHA256RNDS2":       {types.OpBytes{0xf, 0x38, 0xcb}, []types.Operands{{OpRegXMM, OpMem128, OpRegXMM}}},
	"SHLB":              {types.OpBytes{0xd0, 0x4, 0xc0, 0x4, 0xd2, 0x4}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"SHLL":              {types.OpBytes{0xd1, 0x4, 0xc1, 0x4, 0xd3, 0x4, 0xd3, 0x4}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SHLQ":              {types.OpBytes{0xd1, 0x4, 0xc1, 0x4, 0xd3, 0x4, 0xd3, 0x4}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SHLW":              {types.OpBytes{0xd1, 0x4, 0xc1, 0x4, 0xd3, 0x4, 0xd3, 0x4}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SHLXL":             {},
	"SHLXQ":             {},
	"SHRB":              {types.OpBytes{0xd0, 0x5, 0xc0, 0x5, 0xd2, 0x5}, []types.Operands{{OpImm8, OpMem8}, {OpImm8, OpMem8}, {OpReg16, OpMem8}}},
	"SHRL":              {types.OpBytes{0xd1, 0x5, 0xc1, 0x5, 0xd3, 0x5, 0xd3, 0x5}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SHRQ":              {types.OpBytes{0xd1, 0x5, 0xc1, 0x5, 0xd3, 0x5, 0xd3, 0x5}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SHRW":              {types.OpBytes{0xd1, 0x5, 0xc1, 0x5, 0xd3, 0x5, 0xd3, 0x5}, []types.Operands{{OpImm8, OpMem}, {OpImm8, OpMem}, {OpReg8, OpMem}, {OpReg16, OpMem}}},
	"SHRXL":             {},
	"SHRXQ":             {},
	"SHUFPD":            {types.OpBytes{0xc6}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"SHUFPS":            {types.OpBytes{0xc6}, []types.Operands{{OpImm8, OpMem128, OpRegXMM}}},
	"SIDT":              {types.OpBytes{0x1, 0x1}, []types.Operands{{OpMem}}},
	"SLDTL":             {types.OpBytes{0xf}, []types.Operands{{OpMem}}},
	"SLDTQ":             {types.OpBytes{0xf}, []types.Operands{{OpMem}}},
	"SLDTW":             {types.OpBytes{0xf}, []types.Operands{{OpMem}}},
	"SMSWL":             {types.OpBytes{0xf, 0x1, 0x4}, []types.Operands{{OpMem}}},
	"SMSWQ":             {types.OpBytes{0xf, 0x1, 0x4}, []types.Operands{{OpMem}}},
	"SMSWW":             {types.OpBytes{0xf, 0x1, 0x4}, []types.Operands{{OpMem}}},
	"SQRTPD":            {types.OpBytes{0x51}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SQRTPS":            {types.OpBytes{0x51}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SQRTSD":            {types.OpBytes{0x51}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SQRTSS":            {types.OpBytes{0x51}, []types.Operands{{OpMem128, OpRegXMM}}},
	"STAC":              {types.OpBytes{0x1, 0xcb}, []types.Operands{{OpNone}}},
	"STC":               {types.OpBytes{0xf9}, []types.Operands{{OpNone}}},
	"STD":               {types.OpBytes{0xfd}, []types.Operands{{OpNone}}},
	"STI":               {types.OpBytes{0xfb}, []types.Operands{{OpNone}}},
	"STMXCSR":           {types.OpBytes{0xae, 0x3, 0xae, 0x3}, []types.Operands{{OpMem}}},
	"STOSB":             {types.OpBytes{0xaa}, []types.Operands{{OpNone}}},
	"STOSL":             {types.OpBytes{0xab}, []types.Operands{{OpNone}}},
	"STOSQ":             {types.OpBytes{0xab}, []types.Operands{{OpNone}}},
	"STOSW":             {types.OpBytes{0xab}, []types.Operands{{OpNone}}},
	"STRL":              {types.OpBytes{0xf, 0x0, 0x1}, []types.Operands{{OpMem}}},
	"STRQ":              {types.OpBytes{0xf, 0x0, 0x1}, []types.Operands{{OpMem}}},
	"STRW":              {types.OpBytes{0xf, 0x0, 0x1}, []types.Operands{{OpMem}}},
	"SUBB":              {types.OpBytes{0x2c, 0x80, 0x5, 0x28, 0x2a}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"SUBL":              {types.OpBytes{0x83, 0x5, 0x2d, 0x81, 0x5, 0x29, 0x2b}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"SUBPD":             {types.OpBytes{0x5c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SUBPS":             {types.OpBytes{0x5c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SUBQ":              {types.OpBytes{0x83, 0x5, 0x2d, 0x81, 0x5, 0x29, 0x2b}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"SUBSD":             {types.OpBytes{0x5c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SUBSS":             {types.OpBytes{0x5c}, []types.Operands{{OpMem128, OpRegXMM}}},
	"SUBW":              {types.OpBytes{0x83, 0x5, 0x2d, 0x81, 0x5, 0x29, 0x2b}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"SWAPGS":            {types.OpBytes{0x1, 0xf8}, []types.Operands{{OpNone}}},
	"SYSCALL":           {types.OpBytes{0xf, 0x5}, []types.Operands{{OpNone}}},
	"SYSENTER":          {types.OpBytes{0xf, 0x34}, []types.Operands{{OpNone}}},
	"SYSENTER64":        {types.OpBytes{0xf, 0x34}, []types.Operands{{OpNone}}},
	"SYSEXIT":           {types.OpBytes{0xf, 0x35}, []types.Operands{{OpNone}}},
	"SYSEXIT64":         {types.OpBytes{0xf, 0x35}, []types.Operands{{OpNone}}},
	"SYSRET":            {types.OpBytes{0x7}, []types.Operands{{OpNone}}},
	"TESTB":             {types.OpBytes{0xa8, 0xf6, 0x0, 0x84, 0x84}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"TESTL":             {types.OpBytes{0xa9, 0xf7, 0x0, 0x85, 0x85}, []types.Operands{{OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"TESTQ":             {types.OpBytes{0xa9, 0xf7, 0x0, 0x85, 0x85}, []types.Operands{{OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"TESTW":             {types.OpBytes{0xa9, 0xf7, 0x0, 0x85, 0x85}, []types.Operands{{OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"TPAUSE":            {types.OpBytes{0xae, 0x6}, []types.Operands{{OpReg}}},
	"TZCNTL":            {types.OpBytes{0xf3, 0xf, 0xbc}, []types.Operands{{OpMem, OpReg}}},
	"TZCNTQ":            {types.OpBytes{0xf3, 0xf, 0xbc}, []types.Operands{{OpMem, OpReg}}},
	"TZCNTW":            {types.OpBytes{0xf3, 0xf, 0xbc}, []types.Operands{{OpMem, OpReg}}},
	"UCOMISD":           {types.OpBytes{0x2e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"UCOMISS":           {types.OpBytes{0x2e}, []types.Operands{{OpMem128, OpRegXMM}}},
	"UD1":               {types.OpBytes{0xb9}, []types.Operands{{OpNone}}},
	"UD2":               {types.OpBytes{0xb}, []types.Operands{{OpNone}}},
	"UMWAIT":            {types.OpBytes{0xae, 0x6}, []types.Operands{{OpReg}}},
	"UNPCKHPD":          {types.OpBytes{0x15}, []types.Operands{{OpMem128, OpRegXMM}}},
	"UNPCKHPS":          {types.OpBytes{0x15}, []types.Operands{{OpMem128, OpRegXMM}}},
	"UNPCKLPD":          {types.OpBytes{0x14}, []types.Operands{{OpMem128, OpRegXMM}}},
	"UNPCKLPS":          {types.OpBytes{0x14}, []types.Operands{{OpMem128, OpRegXMM}}},
	"UMONITOR":          {types.OpBytes{0xae, 0x6}, []types.Operands{{OpReg}}},
	"V4FMADDPS":         {},
	"V4FMADDSS":         {},
	"V4FNMADDPS":        {},
	"V4FNMADDSS":        {},
	"VADDPD":            {},
	"VADDPS":            {},
	"VADDSD":            {},
	"VADDSS":            {},
	"VADDSUBPD":         {},
	"VADDSUBPS":         {},
	"VAESDEC":           {},
	"VAESDECLAST":       {},
	"VAESENC":           {},
	"VAESENCLAST":       {},
	"VAESIMC":           {},
	"VAESKEYGENASSIST":  {},
	"VALIGND":           {},
	"VALIGNQ":           {},
	"VANDNPD":           {},
	"VANDNPS":           {},
	"VANDPD":            {},
	"VANDPS":            {},
	"VBLENDMPD":         {},
	"VBLENDMPS":         {},
	"VBLENDPD":          {},
	"VBLENDPS":          {},
	"VBLENDVPD":         {},
	"VBLENDVPS":         {},
	"VBROADCASTF128":    {},
	"VBROADCASTF32X2":   {},
	"VBROADCASTF32X4":   {},
	"VBROADCASTF32X8":   {},
	"VBROADCASTF64X2":   {},
	"VBROADCASTF64X4":   {},
	"VBROADCASTI128":    {},
	"VBROADCASTI32X2":   {},
	"VBROADCASTI32X4":   {},
	"VBROADCASTI32X8":   {},
	"VBROADCASTI64X2":   {},
	"VBROADCASTI64X4":   {},
	"VBROADCASTSD":      {},
	"VBROADCASTSS":      {},
	"VCMPPD":            {},
	"VCMPPS":            {},
	"VCMPSD":            {},
	"VCMPSS":            {},
	"VCOMISD":           {},
	"VCOMISS":           {},
	"VCOMPRESSPD":       {},
	"VCOMPRESSPS":       {},
	"VCVTDQ2PD":         {},
	"VCVTDQ2PS":         {},
	"VCVTPD2DQ":         {},
	"VCVTPD2DQX":        {},
	"VCVTPD2DQY":        {},
	"VCVTPD2PS":         {},
	"VCVTPD2PSX":        {},
	"VCVTPD2PSY":        {},
	"VCVTPD2QQ":         {},
	"VCVTPD2UDQ":        {},
	"VCVTPD2UDQX":       {},
	"VCVTPD2UDQY":       {},
	"VCVTPD2UQQ":        {},
	"VCVTPH2PS":         {},
	"VCVTPS2DQ":         {},
	"VCVTPS2PD":         {},
	"VCVTPS2PH":         {},
	"VCVTPS2QQ":         {},
	"VCVTPS2UDQ":        {},
	"VCVTPS2UQQ":        {},
	"VCVTQQ2PD":         {},
	"VCVTQQ2PS":         {},
	"VCVTQQ2PSX":        {},
	"VCVTQQ2PSY":        {},
	"VCVTSD2SI":         {},
	"VCVTSD2SIQ":        {},
	"VCVTSD2SS":         {},
	"VCVTSD2USI":        {},
	"VCVTSD2USIL":       {},
	"VCVTSD2USIQ":       {},
	"VCVTSI2SDL":        {},
	"VCVTSI2SDQ":        {},
	"VCVTSI2SSL":        {},
	"VCVTSI2SSQ":        {},
	"VCVTSS2SD":         {},
	"VCVTSS2SI":         {},
	"VCVTSS2SIQ":        {},
	"VCVTSS2USI":        {},
	"VCVTSS2USIL":       {},
	"VCVTSS2USIQ":       {},
	"VCVTTPD2DQ":        {},
	"VCVTTPD2DQX":       {},
	"VCVTTPD2DQY":       {},
	"VCVTTPD2QQ":        {},
	"VCVTTPD2UDQ":       {},
	"VCVTTPD2UDQX":      {},
	"VCVTTPD2UDQY":      {},
	"VCVTTPD2UQQ":       {},
	"VCVTTPS2DQ":        {},
	"VCVTTPS2QQ":        {},
	"VCVTTPS2UDQ":       {},
	"VCVTTPS2UQQ":       {},
	"VCVTTSD2SI":        {},
	"VCVTTSD2SIQ":       {},
	"VCVTTSD2USI":       {},
	"VCVTTSD2USIL":      {},
	"VCVTTSD2USIQ":      {},
	"VCVTTSS2SI":        {},
	"VCVTTSS2SIQ":       {},
	"VCVTTSS2USI":       {},
	"VCVTTSS2USIL":      {},
	"VCVTTSS2USIQ":      {},
	"VCVTUDQ2PD":        {},
	"VCVTUDQ2PS":        {},
	"VCVTUQQ2PD":        {},
	"VCVTUQQ2PS":        {},
	"VCVTUQQ2PSX":       {},
	"VCVTUQQ2PSY":       {},
	"VCVTUSI2SD":        {},
	"VCVTUSI2SDL":       {},
	"VCVTUSI2SDQ":       {},
	"VCVTUSI2SS":        {},
	"VCVTUSI2SSL":       {},
	"VCVTUSI2SSQ":       {},
	"VDBPSADBW":         {},
	"VDIVPD":            {},
	"VDIVPS":            {},
	"VDIVSD":            {},
	"VDIVSS":            {},
	"VDPPD":             {},
	"VDPPS":             {},
	"VERR":              {types.OpBytes{0x0, 0x4}, []types.Operands{{OpMem}}},
	"VERW":              {types.OpBytes{0x0, 0x5}, []types.Operands{{OpMem}}},
	"VEXP2PD":           {},
	"VEXP2PS":           {},
	"VEXPANDPD":         {},
	"VEXPANDPS":         {},
	"VEXTRACTF128":      {},
	"VEXTRACTF32X4":     {},
	"VEXTRACTF32X8":     {},
	"VEXTRACTF64X2":     {},
	"VEXTRACTF64X4":     {},
	"VEXTRACTI128":      {},
	"VEXTRACTI32X4":     {},
	"VEXTRACTI32X8":     {},
	"VEXTRACTI64X2":     {},
	"VEXTRACTI64X4":     {},
	"VEXTRACTPS":        {},
	"VFIXUPIMMPD":       {},
	"VFIXUPIMMPS":       {},
	"VFIXUPIMMSD":       {},
	"VFIXUPIMMSS":       {},
	"VFMADD132PD":       {},
	"VFMADD132PS":       {},
	"VFMADD132SD":       {},
	"VFMADD132SS":       {},
	"VFMADD213PD":       {},
	"VFMADD213PS":       {},
	"VFMADD213SD":       {},
	"VFMADD213SS":       {},
	"VFMADD231PD":       {},
	"VFMADD231PS":       {},
	"VFMADD231SD":       {},
	"VFMADD231SS":       {},
	"VFMADDSUB132PD":    {},
	"VFMADDSUB132PS":    {},
	"VFMADDSUB213PD":    {},
	"VFMADDSUB213PS":    {},
	"VFMADDSUB231PD":    {},
	"VFMADDSUB231PS":    {},
	"VFMSUB132PD":       {},
	"VFMSUB132PS":       {},
	"VFMSUB132SD":       {},
	"VFMSUB132SS":       {},
	"VFMSUB213PD":       {},
	"VFMSUB213PS":       {},
	"VFMSUB213SD":       {},
	"VFMSUB213SS":       {},
	"VFMSUB231PD":       {},
	"VFMSUB231PS":       {},
	"VFMSUB231SD":       {},
	"VFMSUB231SS":       {},
	"VFMSUBADD132PD":    {},
	"VFMSUBADD132PS":    {},
	"VFMSUBADD213PD":    {},
	"VFMSUBADD213PS":    {},
	"VFMSUBADD231PD":    {},
	"VFMSUBADD231PS":    {},
	"VFNMADD132PD":      {},
	"VFNMADD132PS":      {},
	"VFNMADD132SD":      {},
	"VFNMADD132SS":      {},
	"VFNMADD213PD":      {},
	"VFNMADD213PS":      {},
	"VFNMADD213SD":      {},
	"VFNMADD213SS":      {},
	"VFNMADD231PD":      {},
	"VFNMADD231PS":      {},
	"VFNMADD231SD":      {},
	"VFNMADD231SS":      {},
	"VFNMSUB132PD":      {},
	"VFNMSUB132PS":      {},
	"VFNMSUB132SD":      {},
	"VFNMSUB132SS":      {},
	"VFNMSUB213PD":      {},
	"VFNMSUB213PS":      {},
	"VFNMSUB213SD":      {},
	"VFNMSUB213SS":      {},
	"VFNMSUB231PD":      {},
	"VFNMSUB231PS":      {},
	"VFNMSUB231SD":      {},
	"VFNMSUB231SS":      {},
	"VFPCLASSPD":        {},
	"VFPCLASSPDX":       {},
	"VFPCLASSPDY":       {},
	"VFPCLASSPDZ":       {},
	"VFPCLASSPS":        {},
	"VFPCLASSPSX":       {},
	"VFPCLASSPSY":       {},
	"VFPCLASSPSZ":       {},
	"VFPCLASSSD":        {},
	"VFPCLASSSS":        {},
	"VGATHERDPD":        {},
	"VGATHERDPS":        {},
	"VGATHERPF0DPD":     {},
	"VGATHERPF0DPS":     {},
	"VGATHERPF0QPD":     {},
	"VGATHERPF0QPS":     {},
	"VGATHERPF1DPD":     {},
	"VGATHERPF1DPS":     {},
	"VGATHERPF1QPD":     {},
	"VGATHERPF1QPS":     {},
	"VGATHERQPD":        {},
	"VGATHERQPS":        {},
	"VGETEXPPD":         {},
	"VGETEXPPS":         {},
	"VGETEXPSD":         {},
	"VGETEXPSS":         {},
	"VGETMANTPD":        {},
	"VGETMANTPS":        {},
	"VGETMANTSD":        {},
	"VGETMANTSS":        {},
	"VGF2P8AFFINEINVQB": {},
	"VGF2P8AFFINEQB":    {},
	"VGF2P8MULB":        {},
	"VHADDPD":           {},
	"VHADDPS":           {},
	"VHSUBPD":           {},
	"VHSUBPS":           {},
	"VINSERTF128":       {},
	"VINSERTF32X4":      {},
	"VINSERTF32X8":      {},
	"VINSERTF64X2":      {},
	"VINSERTF64X4":      {},
	"VINSERTI128":       {},
	"VINSERTI32X4":      {},
	"VINSERTI32X8":      {},
	"VINSERTI64X2":      {},
	"VINSERTI64X4":      {},
	"VINSERTPS":         {},
	"VLDDQU":            {},
	"VLDMXCSR":          {},
	"VMASKMOVDQU":       {},
	"VMASKMOVPD":        {},
	"VMASKMOVPS":        {},
	"VMAXPD":            {},
	"VMAXPS":            {},
	"VMAXSD":            {},
	"VMAXSS":            {},
	"VMINPD":            {},
	"VMINPS":            {},
	"VMINSD":            {},
	"VMINSS":            {},
	"VMOVAPD":           {},
	"VMOVAPS":           {},
	"VMOVD":             {},
	"VMOVDDUP":          {},
	"VMOVDQA":           {},
	"VMOVDQA32":         {},
	"VMOVDQA64":         {},
	"VMOVDQU":           {},
	"VMOVDQU16":         {},
	"VMOVDQU32":         {},
	"VMOVDQU64":         {},
	"VMOVDQU8":          {},
	"VMOVHLPS":          {},
	"VMOVHPD":           {},
	"VMOVHPS":           {},
	"VMOVLHPS":          {},
	"VMOVLPD":           {},
	"VMOVLPS":           {},
	"VMOVMSKPD":         {},
	"VMOVMSKPS":         {},
	"VMOVNTDQ":          {},
	"VMOVNTDQA":         {},
	"VMOVNTPD":          {},
	"VMOVNTPS":          {},
	"VMOVQ":             {},
	"VMOVSD":            {},
	"VMOVSHDUP":         {},
	"VMOVSLDUP":         {},
	"VMOVSS":            {},
	"VMOVUPD":           {},
	"VMOVUPS":           {},
	"VMPSADBW":          {},
	"VMULPD":            {},
	"VMULPS":            {},
	"VMULSD":            {},
	"VMULSS":            {},
	"VORPD":             {},
	"VORPS":             {},
	"VP4DPWSSD":         {},
	"VP4DPWSSDS":        {},
	"VPABSB":            {},
	"VPABSD":            {},
	"VPABSQ":            {},
	"VPABSW":            {},
	"VPACKSSDW":         {},
	"VPACKSSWB":         {},
	"VPACKUSDW":         {},
	"VPACKUSWB":         {},
	"VPADDB":            {},
	"VPADDD":            {},
	"VPADDQ":            {},
	"VPADDSB":           {},
	"VPADDSW":           {},
	"VPADDUSB":          {},
	"VPADDUSW":          {},
	"VPADDW":            {},
	"VPALIGNR":          {},
	"VPAND":             {},
	"VPANDD":            {},
	"VPANDN":            {},
	"VPANDND":           {},
	"VPANDNQ":           {},
	"VPANDQ":            {},
	"VPAVGB":            {},
	"VPAVGW":            {},
	"VPBLENDD":          {},
	"VPBLENDMB":         {},
	"VPBLENDMD":         {},
	"VPBLENDMQ":         {},
	"VPBLENDMW":         {},
	"VPBLENDVB":         {},
	"VPBLENDW":          {},
	"VPBROADCASTB":      {},
	"VPBROADCASTD":      {},
	"VPBROADCASTMB2Q":   {},
	"VPBROADCASTMW2D":   {},
	"VPBROADCASTQ":      {},
	"VPBROADCASTW":      {},
	"VPCLMULQDQ":        {},
	"VPCMPB":            {},
	"VPCMPD":            {},
	"VPCMPEQB":          {},
	"VPCMPEQD":          {},
	"VPCMPEQQ":          {},
	"VPCMPEQW":          {},
	"VPCMPESTRI":        {},
	"VPCMPESTRM":        {},
	"VPCMPGTB":          {},
	"VPCMPGTD":          {},
	"VPCMPGTQ":          {},
	"VPCMPGTW":          {},
	"VPCMPISTRI":        {},
	"VPCMPISTRM":        {},
	"VPCMPQ":            {},
	"VPCMPUB":           {},
	"VPCMPUD":           {},
	"VPCMPUQ":           {},
	"VPCMPUW":           {},
	"VPCMPW":            {},
	"VPCOMPRESSB":       {},
	"VPCOMPRESSD":       {},
	"VPCOMPRESSQ":       {},
	"VPCOMPRESSW":       {},
	"VPCONFLICTD":       {},
	"VPCONFLICTQ":       {},
	"VPDPBUSD":          {},
	"VPDPBUSDS":         {},
	"VPDPWSSD":          {},
	"VPDPWSSDS":         {},
	"VPERM2F128":        {},
	"VPERM2I128":        {},
	"VPERMB":            {},
	"VPERMD":            {},
	"VPERMI2B":          {},
	"VPERMI2D":          {},
	"VPERMI2PD":         {},
	"VPERMI2PS":         {},
	"VPERMI2Q":          {},
	"VPERMI2W":          {},
	"VPERMILPD":         {},
	"VPERMILPS":         {},
	"VPERMPD":           {},
	"VPERMPS":           {},
	"VPERMQ":            {},
	"VPERMT2B":          {},
	"VPERMT2D":          {},
	"VPERMT2PD":         {},
	"VPERMT2PS":         {},
	"VPERMT2Q":          {},
	"VPERMT2W":          {},
	"VPERMW":            {},
	"VPEXPANDB":         {},
	"VPEXPANDD":         {},
	"VPEXPANDQ":         {},
	"VPEXPANDW":         {},
	"VPEXTRB":           {},
	"VPEXTRD":           {},
	"VPEXTRQ":           {},
	"VPEXTRW":           {},
	"VPGATHERDD":        {},
	"VPGATHERDQ":        {},
	"VPGATHERQD":        {},
	"VPGATHERQQ":        {},
	"VPHADDD":           {},
	"VPHADDSW":          {},
	"VPHADDW":           {},
	"VPHMINPOSUW":       {},
	"VPHSUBD":           {},
	"VPHSUBSW":          {},
	"VPHSUBW":           {},
	"VPINSRB":           {},
	"VPINSRD":           {},
	"VPINSRQ":           {},
	"VPINSRW":           {},
	"VPLZCNTD":          {},
	"VPLZCNTQ":          {},
	"VPMADD52HUQ":       {},
	"VPMADD52LUQ":       {},
	"VPMADDUBSW":        {},
	"VPMADDWD":          {},
	"VPMASKMOVD":        {},
	"VPMASKMOVQ":        {},
	"VPMAXSB":           {},
	"VPMAXSD":           {},
	"VPMAXSQ":           {},
	"VPMAXSW":           {},
	"VPMAXUB":           {},
	"VPMAXUD":           {},
	"VPMAXUQ":           {},
	"VPMAXUW":           {},
	"VPMINSB":           {},
	"VPMINSD":           {},
	"VPMINSQ":           {},
	"VPMINSW":           {},
	"VPMINUB":           {},
	"VPMINUD":           {},
	"VPMINUQ":           {},
	"VPMINUW":           {},
	"VPMOVB2M":          {},
	"VPMOVD2M":          {},
	"VPMOVDB":           {},
	"VPMOVDW":           {},
	"VPMOVM2B":          {},
	"VPMOVM2D":          {},
	"VPMOVM2Q":          {},
	"VPMOVM2W":          {},
	"VPMOVMSKB":         {},
	"VPMOVQ2M":          {},
	"VPMOVQB":           {},
	"VPMOVQD":           {},
	"VPMOVQW":           {},
	"VPMOVSDB":          {},
	"VPMOVSDW":          {},
	"VPMOVSQB":          {},
	"VPMOVSQD":          {},
	"VPMOVSQW":          {},
	"VPMOVSWB":          {},
	"VPMOVSXBD":         {},
	"VPMOVSXBQ":         {},
	"VPMOVSXBW":         {},
	"VPMOVSXDQ":         {},
	"VPMOVSXWD":         {},
	"VPMOVSXWQ":         {},
	"VPMOVUSDB":         {},
	"VPMOVUSDW":         {},
	"VPMOVUSQB":         {},
	"VPMOVUSQD":         {},
	"VPMOVUSQW":         {},
	"VPMOVUSWB":         {},
	"VPMOVW2M":          {},
	"VPMOVWB":           {},
	"VPMOVZXBD":         {},
	"VPMOVZXBQ":         {},
	"VPMOVZXBW":         {},
	"VPMOVZXDQ":         {},
	"VPMOVZXWD":         {},
	"VPMOVZXWQ":         {},
	"VPMULDQ":           {},
	"VPMULHRSW":         {},
	"VPMULHUW":          {},
	"VPMULHW":           {},
	"VPMULLD":           {},
	"VPMULLQ":           {},
	"VPMULLW":           {},
	"VPMULTISHIFTQB":    {},
	"VPMULUDQ":          {},
	"VPOPCNTB":          {},
	"VPOPCNTD":          {},
	"VPOPCNTQ":          {},
	"VPOPCNTW":          {},
	"VPOR":              {},
	"VPORD":             {},
	"VPORQ":             {},
	"VPROLD":            {},
	"VPROLQ":            {},
	"VPROLVD":           {},
	"VPROLVQ":           {},
	"VPRORD":            {},
	"VPRORQ":            {},
	"VPRORVD":           {},
	"VPRORVQ":           {},
	"VPSADBW":           {},
	"VPSCATTERDD":       {},
	"VPSCATTERDQ":       {},
	"VPSCATTERQD":       {},
	"VPSCATTERQQ":       {},
	"VPSHLDD":           {},
	"VPSHLDQ":           {},
	"VPSHLDVD":          {},
	"VPSHLDVQ":          {},
	"VPSHLDVW":          {},
	"VPSHLDW":           {},
	"VPSHRDD":           {},
	"VPSHRDQ":           {},
	"VPSHRDVD":          {},
	"VPSHRDVQ":          {},
	"VPSHRDVW":          {},
	"VPSHRDW":           {},
	"VPSHUFB":           {},
	"VPSHUFBITQMB":      {},
	"VPSHUFD":           {},
	"VPSHUFHW":          {},
	"VPSHUFLW":          {},
	"VPSIGNB":           {},
	"VPSIGND":           {},
	"VPSIGNW":           {},
	"VPSLLD":            {},
	"VPSLLDQ":           {},
	"VPSLLQ":            {},
	"VPSLLVD":           {},
	"VPSLLVQ":           {},
	"VPSLLVW":           {},
	"VPSLLW":            {},
	"VPSRAD":            {},
	"VPSRAQ":            {},
	"VPSRAVD":           {},
	"VPSRAVQ":           {},
	"VPSRAVW":           {},
	"VPSRAW":            {},
	"VPSRLD":            {},
	"VPSRLDQ":           {},
	"VPSRLQ":            {},
	"VPSRLVD":           {},
	"VPSRLVQ":           {},
	"VPSRLVW":           {},
	"VPSRLW":            {},
	"VPSUBB":            {},
	"VPSUBD":            {},
	"VPSUBQ":            {},
	"VPSUBSB":           {},
	"VPSUBSW":           {},
	"VPSUBUSB":          {},
	"VPSUBUSW":          {},
	"VPSUBW":            {},
	"VPTERNLOGD":        {},
	"VPTERNLOGQ":        {},
	"VPTEST":            {},
	"VPTESTMB":          {},
	"VPTESTMD":          {},
	"VPTESTMQ":          {},
	"VPTESTMW":          {},
	"VPTESTNMB":         {},
	"VPTESTNMD":         {},
	"VPTESTNMQ":         {},
	"VPTESTNMW":         {},
	"VPUNPCKHBW":        {},
	"VPUNPCKHDQ":        {},
	"VPUNPCKHQDQ":       {},
	"VPUNPCKHWD":        {},
	"VPUNPCKLBW":        {},
	"VPUNPCKLDQ":        {},
	"VPUNPCKLQDQ":       {},
	"VPUNPCKLWD":        {},
	"VPXOR":             {},
	"VPXORD":            {},
	"VPXORQ":            {},
	"VRANGEPD":          {},
	"VRANGEPS":          {},
	"VRANGESD":          {},
	"VRANGESS":          {},
	"VRCP14PD":          {},
	"VRCP14PS":          {},
	"VRCP14SD":          {},
	"VRCP14SS":          {},
	"VRCP28PD":          {},
	"VRCP28PS":          {},
	"VRCP28SD":          {},
	"VRCP28SS":          {},
	"VRCPPS":            {},
	"VRCPSS":            {},
	"VREDUCEPD":         {},
	"VREDUCEPS":         {},
	"VREDUCESD":         {},
	"VREDUCESS":         {},
	"VRNDSCALEPD":       {},
	"VRNDSCALEPS":       {},
	"VRNDSCALESD":       {},
	"VRNDSCALESS":       {},
	"VROUNDPD":          {},
	"VROUNDPS":          {},
	"VROUNDSD":          {},
	"VROUNDSS":          {},
	"VRSQRT14PD":        {},
	"VRSQRT14PS":        {},
	"VRSQRT14SD":        {},
	"VRSQRT14SS":        {},
	"VRSQRT28PD":        {},
	"VRSQRT28PS":        {},
	"VRSQRT28SD":        {},
	"VRSQRT28SS":        {},
	"VRSQRTPS":          {},
	"VRSQRTSS":          {},
	"VSCALEFPD":         {},
	"VSCALEFPS":         {},
	"VSCALEFSD":         {},
	"VSCALEFSS":         {},
	"VSCATTERDPD":       {},
	"VSCATTERDPS":       {},
	"VSCATTERPF0DPD":    {},
	"VSCATTERPF0DPS":    {},
	"VSCATTERPF0QPD":    {},
	"VSCATTERPF0QPS":    {},
	"VSCATTERPF1DPD":    {},
	"VSCATTERPF1DPS":    {},
	"VSCATTERPF1QPD":    {},
	"VSCATTERPF1QPS":    {},
	"VSCATTERQPD":       {},
	"VSCATTERQPS":       {},
	"VSHUFF32X4":        {},
	"VSHUFF64X2":        {},
	"VSHUFI32X4":        {},
	"VSHUFI64X2":        {},
	"VSHUFPD":           {},
	"VSHUFPS":           {},
	"VSQRTPD":           {},
	"VSQRTPS":           {},
	"VSQRTSD":           {},
	"VSQRTSS":           {},
	"VSTMXCSR":          {},
	"VSUBPD":            {},
	"VSUBPS":            {},
	"VSUBSD":            {},
	"VSUBSS":            {},
	"VTESTPD":           {},
	"VTESTPS":           {},
	"VUCOMISD":          {},
	"VUCOMISS":          {},
	"VUNPCKHPD":         {},
	"VUNPCKHPS":         {},
	"VUNPCKLPD":         {},
	"VUNPCKLPS":         {},
	"VXORPD":            {},
	"VXORPS":            {},
	"VZEROALL":          {},
	"VZEROUPPER":        {},
	"WAIT":              {types.OpBytes{0x9b}, []types.Operands{{OpNone}}},
	"WBINVD":            {types.OpBytes{0x9}, []types.Operands{{OpNone}}},
	"WORD":              {types.OpBytes{0x2}, []types.Operands{{OpImm64}}},
	"WRFSBASEL":         {types.OpBytes{0xae, 0x2}, []types.Operands{{OpReg}}},
	"WRFSBASEQ":         {types.OpBytes{0xae, 0x2}, []types.Operands{{OpReg}}},
	"WRGSBASEL":         {types.OpBytes{0xae, 0x3}, []types.Operands{{OpReg}}},
	"WRGSBASEQ":         {types.OpBytes{0xae, 0x3}, []types.Operands{{OpReg}}},
	"WRMSR":             {types.OpBytes{0x30}, []types.Operands{{OpNone}}},
	"WRPKRU":            {types.OpBytes{0x1, 0xef}, []types.Operands{{OpNone}}},
	"XABORT":            {types.OpBytes{0xc6, 0xf8}, []types.Operands{{OpImm8}}},
	"XACQUIRE":          {types.OpBytes{0xf2}, []types.Operands{{OpNone}}},
	"XADDB":             {types.OpBytes{0xf, 0xc0}, []types.Operands{{OpReg8, OpMem8}}},
	"XADDL":             {types.OpBytes{0xf, 0xc1}, []types.Operands{{OpReg, OpMem}}},
	"XADDQ":             {types.OpBytes{0xf, 0xc1}, []types.Operands{{OpReg, OpMem}}},
	"XADDW":             {types.OpBytes{0xf, 0xc1}, []types.Operands{{OpReg, OpMem}}},
	"XBEGIN":            {types.OpBytes{0xc7, 0xf8}, []types.Operands{{OpLabel}}},
	"XCHGB":             {types.OpBytes{0x86, 0x86}, []types.Operands{{OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"XCHGL":             {types.OpBytes{0x90, 0x90, 0x87, 0x87}, []types.Operands{{OpReg16, OpReg}, {OpReg, OpReg16}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"XCHGQ":             {types.OpBytes{0x90, 0x90, 0x87, 0x87}, []types.Operands{{OpReg16, OpReg}, {OpReg, OpReg16}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"XCHGW":             {types.OpBytes{0x90, 0x90, 0x87, 0x87}, []types.Operands{{OpReg16, OpReg}, {OpReg, OpReg16}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"XEND":              {types.OpBytes{0xf, 0x1, 0xd5}, []types.Operands{{OpNone}}},
	"XGETBV":            {types.OpBytes{0x1, 0xd0}, []types.Operands{{OpNone}}},
	"XLAT":              {types.OpBytes{0xd7}, []types.Operands{{OpNone}}},
	"XORB":              {types.OpBytes{0x34, 0x80, 0x6, 0x30, 0x32}, []types.Operands{{OpImm32, OpReg8}, {OpImm32, OpMem8}, {OpReg8, OpMem8}, {OpMem8, OpReg8}}},
	"XORL":              {types.OpBytes{0x83, 0x6, 0x35, 0x81, 0x6, 0x31, 0x33}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"XORPD":             {types.OpBytes{0x57}, []types.Operands{{OpMem128, OpRegXMM}}},
	"XORPS":             {types.OpBytes{0x57}, []types.Operands{{OpMem128, OpRegXMM}}},
	"XORQ":              {types.OpBytes{0x83, 0x6, 0x35, 0x81, 0x6, 0x31, 0x33}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"XORW":              {types.OpBytes{0x83, 0x6, 0x35, 0x81, 0x6, 0x31, 0x33}, []types.Operands{{OpImm8, OpMem}, {OpImm32, OpReg16}, {OpImm32, OpMem}, {OpReg, OpMem}, {OpMem, OpReg}}},
	"XRELEASE":          {types.OpBytes{0xf3}, []types.Operands{{OpNone}}},
	"XRSTOR":            {types.OpBytes{0xf, 0xae, 0x5}, []types.Operands{{OpMem}}},
	"XRSTOR64":          {types.OpBytes{0xf, 0xae, 0x5}, []types.Operands{{OpMem}}},
	"XRSTORS":           {types.OpBytes{0xf, 0xc7, 0x3}, []types.Operands{{OpMem}}},
	"XRSTORS64":         {types.OpBytes{0xf, 0xc7, 0x3}, []types.Operands{{OpMem}}},
	"XSAVE":             {types.OpBytes{0xf, 0xae, 0x4}, []types.Operands{{OpMem}}},
	"XSAVE64":           {types.OpBytes{0xf, 0xae, 0x4}, []types.Operands{{OpMem}}},
	"XSAVEC":            {types.OpBytes{0xf, 0xc7, 0x4}, []types.Operands{{OpMem}}},
	"XSAVEC64":          {types.OpBytes{0xf, 0xc7, 0x4}, []types.Operands{{OpMem}}},
	"XSAVEOPT":          {types.OpBytes{0xf, 0xae, 0x6}, []types.Operands{{OpMem}}},
	"XSAVEOPT64":        {types.OpBytes{0xf, 0xae, 0x6}, []types.Operands{{OpMem}}},
	"XSAVES":            {types.OpBytes{0xf, 0xc7, 0x5}, []types.Operands{{OpMem}}},
	"XSAVES64":          {types.OpBytes{0xf, 0xc7, 0x5}, []types.Operands{{OpMem}}},
	"XSETBV":            {types.OpBytes{0x1, 0xd1}, []types.Operands{{OpNone}}},
	"XTEST":             {types.OpBytes{0xf, 0x1, 0xd6}, []types.Operands{{OpNone}}},
	"LAST":              {},
}
