#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21756e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2175360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x219bf40 .functor NOT 1, L_0x21c64c0, C4<0>, C4<0>, C4<0>;
L_0x21c62a0 .functor XOR 2, L_0x21c6160, L_0x21c6200, C4<00>, C4<00>;
L_0x21c63b0 .functor XOR 2, L_0x21c62a0, L_0x21c6310, C4<00>, C4<00>;
v0x21c33f0_0 .net "Y1_dut", 0 0, L_0x21c5350;  1 drivers
v0x21c34b0_0 .net "Y1_ref", 0 0, L_0x2179a50;  1 drivers
v0x21c3550_0 .net "Y3_dut", 0 0, L_0x21c5c70;  1 drivers
v0x21c3620_0 .net "Y3_ref", 0 0, L_0x21c4a80;  1 drivers
v0x21c36f0_0 .net *"_ivl_10", 1 0, L_0x21c6310;  1 drivers
v0x21c37e0_0 .net *"_ivl_12", 1 0, L_0x21c63b0;  1 drivers
v0x21c3880_0 .net *"_ivl_2", 1 0, L_0x21c60c0;  1 drivers
v0x21c3940_0 .net *"_ivl_4", 1 0, L_0x21c6160;  1 drivers
v0x21c3a20_0 .net *"_ivl_6", 1 0, L_0x21c6200;  1 drivers
v0x21c3b00_0 .net *"_ivl_8", 1 0, L_0x21c62a0;  1 drivers
v0x21c3be0_0 .var "clk", 0 0;
v0x21c3c80_0 .var/2u "stats1", 223 0;
v0x21c3d40_0 .var/2u "strobe", 0 0;
v0x21c3e00_0 .net "tb_match", 0 0, L_0x21c64c0;  1 drivers
v0x21c3ed0_0 .net "tb_mismatch", 0 0, L_0x219bf40;  1 drivers
v0x21c3f70_0 .net "w", 0 0, v0x21c1770_0;  1 drivers
v0x21c4010_0 .net "y", 5 0, v0x21c1810_0;  1 drivers
L_0x21c60c0 .concat [ 1 1 0 0], L_0x21c4a80, L_0x2179a50;
L_0x21c6160 .concat [ 1 1 0 0], L_0x21c4a80, L_0x2179a50;
L_0x21c6200 .concat [ 1 1 0 0], L_0x21c5c70, L_0x21c5350;
L_0x21c6310 .concat [ 1 1 0 0], L_0x21c4a80, L_0x2179a50;
L_0x21c64c0 .cmp/eeq 2, L_0x21c60c0, L_0x21c63b0;
S_0x218df00 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2175360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x2179a50 .functor AND 1, L_0x21c4230, v0x21c1770_0, C4<1>, C4<1>;
L_0x218ebd0 .functor OR 1, L_0x21c43f0, L_0x21c4490, C4<0>, C4<0>;
L_0x219bfb0 .functor OR 1, L_0x218ebd0, L_0x21c45b0, C4<0>, C4<0>;
L_0x21c48d0 .functor OR 1, L_0x219bfb0, L_0x21c4720, C4<0>, C4<0>;
L_0x21c4a10 .functor NOT 1, v0x21c1770_0, C4<0>, C4<0>, C4<0>;
L_0x21c4a80 .functor AND 1, L_0x21c48d0, L_0x21c4a10, C4<1>, C4<1>;
v0x219c0b0_0 .net "Y1", 0 0, L_0x2179a50;  alias, 1 drivers
v0x219c150_0 .net "Y3", 0 0, L_0x21c4a80;  alias, 1 drivers
v0x2179b60_0 .net *"_ivl_1", 0 0, L_0x21c4230;  1 drivers
v0x2179c30_0 .net *"_ivl_11", 0 0, L_0x21c45b0;  1 drivers
v0x21c0780_0 .net *"_ivl_12", 0 0, L_0x219bfb0;  1 drivers
v0x21c08b0_0 .net *"_ivl_15", 0 0, L_0x21c4720;  1 drivers
v0x21c0990_0 .net *"_ivl_16", 0 0, L_0x21c48d0;  1 drivers
v0x21c0a70_0 .net *"_ivl_18", 0 0, L_0x21c4a10;  1 drivers
v0x21c0b50_0 .net *"_ivl_5", 0 0, L_0x21c43f0;  1 drivers
v0x21c0cc0_0 .net *"_ivl_7", 0 0, L_0x21c4490;  1 drivers
v0x21c0da0_0 .net *"_ivl_8", 0 0, L_0x218ebd0;  1 drivers
v0x21c0e80_0 .net "w", 0 0, v0x21c1770_0;  alias, 1 drivers
v0x21c0f40_0 .net "y", 5 0, v0x21c1810_0;  alias, 1 drivers
L_0x21c4230 .part v0x21c1810_0, 0, 1;
L_0x21c43f0 .part v0x21c1810_0, 1, 1;
L_0x21c4490 .part v0x21c1810_0, 2, 1;
L_0x21c45b0 .part v0x21c1810_0, 4, 1;
L_0x21c4720 .part v0x21c1810_0, 5, 1;
S_0x21c10a0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2175360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x21c1300_0 .net "clk", 0 0, v0x21c3be0_0;  1 drivers
v0x21c13e0_0 .var/2s "errored1", 31 0;
v0x21c14c0_0 .var/2s "onehot_error", 31 0;
v0x21c1580_0 .net "tb_match", 0 0, L_0x21c64c0;  alias, 1 drivers
v0x21c1640_0 .var/2s "temp", 31 0;
v0x21c1770_0 .var "w", 0 0;
v0x21c1810_0 .var "y", 5 0;
E_0x2188450/0 .event negedge, v0x21c1300_0;
E_0x2188450/1 .event posedge, v0x21c1300_0;
E_0x2188450 .event/or E_0x2188450/0, E_0x2188450/1;
S_0x21c1910 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2175360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x21c4cc0 .functor AND 1, L_0x21c4c20, v0x21c1770_0, C4<1>, C4<1>;
L_0x21c4e20 .functor NOT 1, v0x21c1770_0, C4<0>, C4<0>, C4<0>;
L_0x21c4e90 .functor AND 1, L_0x21c4d80, L_0x21c4e20, C4<1>, C4<1>;
L_0x21c4fa0 .functor OR 1, L_0x21c4cc0, L_0x21c4e90, C4<0>, C4<0>;
L_0x21c5180 .functor AND 1, L_0x21c50e0, v0x21c1770_0, C4<1>, C4<1>;
L_0x21c5350 .functor OR 1, L_0x21c4fa0, L_0x21c5180, C4<0>, C4<0>;
L_0x21c55c0 .functor AND 1, L_0x21c54f0, v0x21c1770_0, C4<1>, C4<1>;
L_0x21c5720 .functor NOT 1, v0x21c1770_0, C4<0>, C4<0>, C4<0>;
L_0x21c57e0 .functor AND 1, L_0x21c5680, L_0x21c5720, C4<1>, C4<1>;
L_0x21c58f0 .functor OR 1, L_0x21c55c0, L_0x21c57e0, C4<0>, C4<0>;
L_0x21c5b40 .functor NOT 1, v0x21c1770_0, C4<0>, C4<0>, C4<0>;
L_0x21c5bb0 .functor AND 1, L_0x21c5a60, L_0x21c5b40, C4<1>, C4<1>;
L_0x21c5ce0 .functor OR 1, L_0x21c58f0, L_0x21c5bb0, C4<0>, C4<0>;
L_0x21c5e90 .functor AND 1, L_0x21c5df0, v0x21c1770_0, C4<1>, C4<1>;
L_0x21c5c70 .functor OR 1, L_0x21c5ce0, L_0x21c5e90, C4<0>, C4<0>;
v0x21c1bb0_0 .net "Y1", 0 0, L_0x21c5350;  alias, 1 drivers
v0x21c1c70_0 .net "Y3", 0 0, L_0x21c5c70;  alias, 1 drivers
v0x21c1d30_0 .net *"_ivl_1", 0 0, L_0x21c4c20;  1 drivers
v0x21c1e20_0 .net *"_ivl_10", 0 0, L_0x21c4fa0;  1 drivers
v0x21c1f00_0 .net *"_ivl_13", 0 0, L_0x21c50e0;  1 drivers
v0x21c2030_0 .net *"_ivl_14", 0 0, L_0x21c5180;  1 drivers
v0x21c2110_0 .net *"_ivl_19", 0 0, L_0x21c54f0;  1 drivers
v0x21c21f0_0 .net *"_ivl_2", 0 0, L_0x21c4cc0;  1 drivers
v0x21c22d0_0 .net *"_ivl_20", 0 0, L_0x21c55c0;  1 drivers
v0x21c2440_0 .net *"_ivl_23", 0 0, L_0x21c5680;  1 drivers
v0x21c2520_0 .net *"_ivl_24", 0 0, L_0x21c5720;  1 drivers
v0x21c2600_0 .net *"_ivl_26", 0 0, L_0x21c57e0;  1 drivers
v0x21c26e0_0 .net *"_ivl_28", 0 0, L_0x21c58f0;  1 drivers
v0x21c27c0_0 .net *"_ivl_31", 0 0, L_0x21c5a60;  1 drivers
v0x21c28a0_0 .net *"_ivl_32", 0 0, L_0x21c5b40;  1 drivers
v0x21c2980_0 .net *"_ivl_34", 0 0, L_0x21c5bb0;  1 drivers
v0x21c2a60_0 .net *"_ivl_36", 0 0, L_0x21c5ce0;  1 drivers
v0x21c2b40_0 .net *"_ivl_39", 0 0, L_0x21c5df0;  1 drivers
v0x21c2c20_0 .net *"_ivl_40", 0 0, L_0x21c5e90;  1 drivers
v0x21c2d00_0 .net *"_ivl_5", 0 0, L_0x21c4d80;  1 drivers
v0x21c2de0_0 .net *"_ivl_6", 0 0, L_0x21c4e20;  1 drivers
v0x21c2ec0_0 .net *"_ivl_8", 0 0, L_0x21c4e90;  1 drivers
v0x21c2fa0_0 .net "w", 0 0, v0x21c1770_0;  alias, 1 drivers
v0x21c3040_0 .net "y", 5 0, v0x21c1810_0;  alias, 1 drivers
L_0x21c4c20 .part v0x21c1810_0, 0, 1;
L_0x21c4d80 .part v0x21c1810_0, 1, 1;
L_0x21c50e0 .part v0x21c1810_0, 5, 1;
L_0x21c54f0 .part v0x21c1810_0, 1, 1;
L_0x21c5680 .part v0x21c1810_0, 2, 1;
L_0x21c5a60 .part v0x21c1810_0, 3, 1;
L_0x21c5df0 .part v0x21c1810_0, 5, 1;
S_0x21c31d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2175360;
 .timescale -12 -12;
E_0x2187fa0 .event anyedge, v0x21c3d40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21c3d40_0;
    %nor/r;
    %assign/vec4 v0x21c3d40_0, 0;
    %wait E_0x2187fa0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21c10a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21c13e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21c14c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x21c10a0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2188450;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x21c1810_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x21c1770_0, 0;
    %load/vec4 v0x21c1580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c14c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21c14c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21c13e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2188450;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x21c1640_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x21c1640_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x21c1640_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x21c1640_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x21c1640_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x21c1640_0;
    %pad/s 6;
    %assign/vec4 v0x21c1810_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x21c1770_0, 0;
    %load/vec4 v0x21c1580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c13e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21c13e0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x21c14c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x21c13e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x21c14c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x21c13e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2175360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c3d40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2175360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x21c3be0_0;
    %inv;
    %store/vec4 v0x21c3be0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2175360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21c1300_0, v0x21c3ed0_0, v0x21c4010_0, v0x21c3f70_0, v0x21c34b0_0, v0x21c33f0_0, v0x21c3620_0, v0x21c3550_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2175360;
T_6 ;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2175360;
T_7 ;
    %wait E_0x2188450;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c3c80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
    %load/vec4 v0x21c3e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c3c80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x21c34b0_0;
    %load/vec4 v0x21c34b0_0;
    %load/vec4 v0x21c33f0_0;
    %xor;
    %load/vec4 v0x21c34b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x21c3620_0;
    %load/vec4 v0x21c3620_0;
    %load/vec4 v0x21c3550_0;
    %xor;
    %load/vec4 v0x21c3620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x21c3c80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c3c80_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q2b/iter0/response17/top_module.sv";
