// Seed: 318803714
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1) $display(id_1 - id_1);
  always @(1) begin
    disable id_4;
    #1 id_4 = 1;
  end
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_0(
      id_1, id_6, id_7
  );
endmodule
