$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Fri Feb 17 13:50:01 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module And2Gate_vlg_vec_tst $end
$var reg 1 ! in1 $end
$var reg 1 " in2 $end
$var wire 1 # out1 $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * out1~output_o $end
$var wire 1 + in1~input_o $end
$var wire 1 , in2~input_o $end
$var wire 1 - out1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
x&
1'
1(
1)
0*
1+
0,
0-
$end
#130000
0!
0+
#290000
1"
1!
1,
1+
1-
1*
1#
#460000
0!
0+
0-
0*
0#
#470000
0"
0,
#590000
1!
1"
1+
1,
1-
1*
1#
#630000
0!
0"
0+
0,
0-
0*
0#
#720000
1!
1+
#860000
0!
0+
#1000000
