#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2914010 .scope module, "alu" "alu" 2 145;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2a46e80/d .functor OR 1, L_0x2a49680, L_0x2a497e0, C4<0>, C4<0>;
L_0x2a46e80 .delay 1 (40,40,40) L_0x2a46e80/d;
L_0x2a49a90/d .functor OR 1, L_0x2a46e80, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a49a90 .delay 1 (40,40,40) L_0x2a49a90/d;
L_0x2a49ba0/d .functor OR 1, L_0x2a4a990, L_0x2a4a260, C4<0>, C4<0>;
L_0x2a49ba0 .delay 1 (40,40,40) L_0x2a49ba0/d;
L_0x2a4b920/d .functor NOT 1, L_0x2a4ac60, C4<0>, C4<0>, C4<0>;
L_0x2a4b920 .delay 1 (10,10,10) L_0x2a4b920/d;
L_0x2a4adc0/d .functor NOT 1, L_0x2a4b680, C4<0>, C4<0>, C4<0>;
L_0x2a4adc0 .delay 1 (10,10,10) L_0x2a4adc0/d;
L_0x2a4ae80/d .functor AND 1, L_0x2a4b920, L_0x2a4afe0, L_0x2a4c150, C4<1>;
L_0x2a4ae80 .delay 1 (60,60,60) L_0x2a4ae80/d;
L_0x2a4c1f0/d .functor NOT 1, L_0x2a4ae80, C4<0>, C4<0>, C4<0>;
L_0x2a4c1f0 .delay 1 (10,10,10) L_0x2a4c1f0/d;
L_0x2a4c300/d .functor AND 1, L_0x2a4c4b0, L_0x2a4adc0, L_0x2a4ae80, C4<1>;
L_0x2a4c300 .delay 1 (60,60,60) L_0x2a4c300/d;
L_0x2a4ba80/d .functor OR 1, L_0x2a4bbe0, L_0x2a4c300, C4<0>, C4<0>;
L_0x2a4ba80 .delay 1 (40,40,40) L_0x2a4ba80/d;
v0x29ca650_0 .net "SLTval", 0 0, L_0x2a4c300;  1 drivers
v0x29ca710_0 .net *"_s321", 0 0, L_0x2a189e0;  1 drivers
v0x29ca7f0_0 .net *"_s324", 0 0, L_0x2a429c0;  1 drivers
v0x29ca8b0_0 .net *"_s327", 0 0, L_0x2a44210;  1 drivers
v0x29ca990_0 .net *"_s330", 0 0, L_0x2a44510;  1 drivers
v0x29caa70_0 .net *"_s333", 0 0, L_0x2a451f0;  1 drivers
v0x29cab50_0 .net *"_s336", 0 0, L_0x2a44bc0;  1 drivers
v0x29cac30_0 .net *"_s339", 0 0, L_0x2a44d20;  1 drivers
v0x29cad10_0 .net *"_s342", 0 0, L_0x2a44480;  1 drivers
v0x29cae80_0 .net *"_s345", 0 0, L_0x2a45bc0;  1 drivers
v0x29caf60_0 .net *"_s348", 0 0, L_0x2a45410;  1 drivers
v0x29cb040_0 .net *"_s351", 0 0, L_0x2a45630;  1 drivers
v0x29cb120_0 .net *"_s354", 0 0, L_0x2a45850;  1 drivers
v0x29cb200_0 .net *"_s357", 0 0, L_0x2a464a0;  1 drivers
v0x29cb2e0_0 .net *"_s360", 0 0, L_0x2a45de0;  1 drivers
v0x29cb3c0_0 .net *"_s363", 0 0, L_0x2a46000;  1 drivers
v0x29cb4a0_0 .net *"_s366", 0 0, L_0x2a44f90;  1 drivers
v0x29cb650_0 .net *"_s369", 0 0, L_0x2a46f10;  1 drivers
v0x29cb6f0_0 .net *"_s372", 0 0, L_0x2a46670;  1 drivers
v0x29cb7d0_0 .net *"_s375", 0 0, L_0x2a46890;  1 drivers
v0x29cb8b0_0 .net *"_s378", 0 0, L_0x2a46ab0;  1 drivers
v0x29cb990_0 .net *"_s381", 0 0, L_0x2a477e0;  1 drivers
v0x29cba70_0 .net *"_s384", 0 0, L_0x2a47130;  1 drivers
v0x29cbb50_0 .net *"_s387", 0 0, L_0x2a47350;  1 drivers
v0x29cbc30_0 .net *"_s390", 0 0, L_0x2a47570;  1 drivers
v0x29cbd10_0 .net *"_s393", 0 0, L_0x2a476d0;  1 drivers
v0x29cbdf0_0 .net *"_s396", 0 0, L_0x2a47a00;  1 drivers
v0x29cbed0_0 .net *"_s399", 0 0, L_0x2a47c20;  1 drivers
v0x29cbfb0_0 .net *"_s402", 0 0, L_0x2a47e40;  1 drivers
v0x29cc090_0 .net *"_s405", 0 0, L_0x2a47fa0;  1 drivers
v0x29cc170_0 .net *"_s408", 0 0, L_0x2a48280;  1 drivers
v0x29cc250_0 .net *"_s411", 0 0, L_0x2a484a0;  1 drivers
v0x29cc330_0 .net *"_s414", 0 0, L_0x2a49d90;  1 drivers
v0x29cb580_0 .net *"_s420", 0 0, L_0x2a49680;  1 drivers
v0x29cc600_0 .net *"_s422", 0 0, L_0x2a497e0;  1 drivers
v0x29cc6e0_0 .net *"_s424", 0 0, L_0x2a49a90;  1 drivers
v0x29cc7c0_0 .net *"_s429", 0 0, L_0x2a4a990;  1 drivers
v0x29cc8a0_0 .net *"_s431", 0 0, L_0x2a4a260;  1 drivers
v0x29cc980_0 .net *"_s440", 0 0, L_0x2a4ac60;  1 drivers
v0x29cca60_0 .net *"_s444", 0 0, L_0x2a4afe0;  1 drivers
v0x29ccb40_0 .net *"_s446", 0 0, L_0x2a4c150;  1 drivers
v0x29ccc20_0 .net *"_s450", 0 0, L_0x2a4c4b0;  1 drivers
v0x29ccd00_0 .net *"_s452", 0 0, L_0x2a4ba80;  1 drivers
v0x29ccde0_0 .net *"_s455", 0 0, L_0x2a4bbe0;  1 drivers
v0x29ccec0_0 .net "carryOut", 32 0, L_0x2a498d0;  1 drivers
v0x29ccfa0_0 .net "carryout", 0 0, L_0x2a49ba0;  1 drivers
o0x7faadc4580d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x29cd060_0 .net "command", 2 0, o0x7faadc4580d8;  0 drivers
v0x29cd140_0 .net "initialResult", 31 0, L_0x2a430f0;  1 drivers
v0x29cd220_0 .net "isSLT", 0 0, L_0x2a4ae80;  1 drivers
v0x29cd2e0_0 .net "isSLTinv", 0 0, L_0x2a4c1f0;  1 drivers
v0x29cd3a0_0 .net "isSubtract", 0 0, L_0x2a46e80;  1 drivers
o0x7faadc458198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29cd440_0 .net "operandA", 31 0, o0x7faadc458198;  0 drivers
o0x7faadc4581c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29cd520_0 .net "operandB", 31 0, o0x7faadc4581c8;  0 drivers
v0x29cd600_0 .net "overflow", 0 0, L_0x2a4b680;  1 drivers
v0x29cd6a0_0 .net "overflowInv", 0 0, L_0x2a4adc0;  1 drivers
RS_0x7faadc457778 .resolv tri, L_0x2a46220, L_0x2a4b9e0;
v0x29cd740_0 .net8 "result", 31 0, RS_0x7faadc457778;  2 drivers
v0x29cd830_0 .net "s2inv", 0 0, L_0x2a4b920;  1 drivers
v0x29cd8d0_0 .net "zero", 0 0, L_0x2a4bd40;  1 drivers
L_0x29f0140 .part o0x7faadc458198, 0, 1;
L_0x29f02a0 .part o0x7faadc4581c8, 0, 1;
L_0x29f0450 .part L_0x2a498d0, 0, 1;
L_0x29f04f0 .part o0x7faadc4580d8, 0, 1;
L_0x29f0590 .part o0x7faadc4580d8, 1, 1;
L_0x29f0630 .part o0x7faadc4580d8, 2, 1;
L_0x29f2b70 .part o0x7faadc458198, 1, 1;
L_0x29f2cd0 .part o0x7faadc4581c8, 1, 1;
L_0x29f2ed0 .part L_0x2a498d0, 1, 1;
L_0x29f3000 .part o0x7faadc4580d8, 0, 1;
L_0x29f3130 .part o0x7faadc4580d8, 1, 1;
L_0x29f31d0 .part o0x7faadc4580d8, 2, 1;
L_0x29f5750 .part o0x7faadc458198, 2, 1;
L_0x29f58b0 .part o0x7faadc4581c8, 2, 1;
L_0x29f35c0 .part L_0x2a498d0, 2, 1;
L_0x29f5af0 .part o0x7faadc4580d8, 0, 1;
L_0x29f5c20 .part o0x7faadc4580d8, 1, 1;
L_0x29f5dd0 .part o0x7faadc4580d8, 2, 1;
L_0x29f8260 .part o0x7faadc458198, 3, 1;
L_0x29f8450 .part o0x7faadc4581c8, 3, 1;
L_0x29f5e70 .part L_0x2a498d0, 3, 1;
L_0x29f87d0 .part o0x7faadc4580d8, 0, 1;
L_0x29f8600 .part o0x7faadc4580d8, 1, 1;
L_0x29f8930 .part o0x7faadc4580d8, 2, 1;
L_0x29fad30 .part o0x7faadc458198, 4, 1;
L_0x29fae90 .part o0x7faadc4581c8, 4, 1;
L_0x29f89d0 .part L_0x2a498d0, 4, 1;
L_0x29fb120 .part o0x7faadc4580d8, 0, 1;
L_0x29fb040 .part o0x7faadc4580d8, 1, 1;
L_0x29fb2b0 .part o0x7faadc4580d8, 2, 1;
L_0x29fd780 .part o0x7faadc458198, 5, 1;
L_0x29fd8e0 .part o0x7faadc4581c8, 5, 1;
L_0x29fb350 .part L_0x2a498d0, 5, 1;
L_0x29fdba0 .part o0x7faadc4580d8, 0, 1;
L_0x29f5cc0 .part o0x7faadc4580d8, 1, 1;
L_0x29fda90 .part o0x7faadc4580d8, 2, 1;
L_0x2a00300 .part o0x7faadc458198, 6, 1;
L_0x2a00460 .part o0x7faadc4581c8, 6, 1;
L_0x29fde50 .part L_0x2a498d0, 6, 1;
L_0x2a00750 .part o0x7faadc4580d8, 0, 1;
L_0x2a00610 .part o0x7faadc4580d8, 1, 1;
L_0x2a006b0 .part o0x7faadc4580d8, 2, 1;
L_0x2a02d80 .part o0x7faadc458198, 7, 1;
L_0x2a02ff0 .part o0x7faadc4581c8, 7, 1;
L_0x2a00b50 .part L_0x2a498d0, 7, 1;
L_0x2a03420 .part o0x7faadc4580d8, 0, 1;
L_0x2a032b0 .part o0x7faadc4580d8, 1, 1;
L_0x2a03350 .part o0x7faadc4580d8, 2, 1;
L_0x2a05980 .part o0x7faadc458198, 8, 1;
L_0x2a05ae0 .part o0x7faadc4581c8, 8, 1;
L_0x2a034c0 .part L_0x2a498d0, 8, 1;
L_0x2a03560 .part o0x7faadc4580d8, 0, 1;
L_0x2a05e40 .part o0x7faadc4580d8, 1, 1;
L_0x2a05ee0 .part o0x7faadc4580d8, 2, 1;
L_0x2a08410 .part o0x7faadc458198, 9, 1;
L_0x2a08570 .part o0x7faadc4581c8, 9, 1;
L_0x2a06190 .part L_0x2a498d0, 9, 1;
L_0x2a06010 .part o0x7faadc4580d8, 0, 1;
L_0x2a08900 .part o0x7faadc4580d8, 1, 1;
L_0x2a089a0 .part o0x7faadc4580d8, 2, 1;
L_0x2a0ae60 .part o0x7faadc458198, 10, 1;
L_0x2a0afc0 .part o0x7faadc4581c8, 10, 1;
L_0x2a08c80 .part L_0x2a498d0, 10, 1;
L_0x2a08ad0 .part o0x7faadc4580d8, 0, 1;
L_0x2a08b70 .part o0x7faadc4580d8, 1, 1;
L_0x29fdc40 .part o0x7faadc4580d8, 2, 1;
L_0x2a0db40 .part o0x7faadc458198, 11, 1;
L_0x2a0dca0 .part o0x7faadc4581c8, 11, 1;
L_0x2a0b230 .part L_0x2a498d0, 11, 1;
L_0x2a0b820 .part o0x7faadc4580d8, 0, 1;
L_0x2a0b8c0 .part o0x7faadc4580d8, 1, 1;
L_0x2a0e090 .part o0x7faadc4580d8, 2, 1;
L_0x2a105b0 .part o0x7faadc458198, 12, 1;
L_0x2a10710 .part o0x7faadc4581c8, 12, 1;
L_0x2a0e3d0 .part L_0x2a498d0, 12, 1;
L_0x2a0e1c0 .part o0x7faadc4580d8, 0, 1;
L_0x2a0e260 .part o0x7faadc4580d8, 1, 1;
L_0x2a10b30 .part o0x7faadc4580d8, 2, 1;
L_0x2a12fd0 .part o0x7faadc458198, 13, 1;
L_0x2a13130 .part o0x7faadc4581c8, 13, 1;
L_0x2a10bd0 .part L_0x2a498d0, 13, 1;
L_0x2a10c70 .part o0x7faadc4580d8, 0, 1;
L_0x2a10d10 .part o0x7faadc4580d8, 1, 1;
L_0x2a10db0 .part o0x7faadc4580d8, 2, 1;
L_0x2a159e0 .part o0x7faadc458198, 14, 1;
L_0x2a15b40 .part o0x7faadc4581c8, 14, 1;
L_0x2a13850 .part L_0x2a498d0, 14, 1;
L_0x2a13370 .part o0x7faadc4580d8, 0, 1;
L_0x2a13410 .part o0x7faadc4580d8, 1, 1;
L_0x2a134b0 .part o0x7faadc4580d8, 2, 1;
L_0x2a18420 .part o0x7faadc458198, 15, 1;
L_0x2a02ee0 .part o0x7faadc4581c8, 15, 1;
L_0x2a16290 .part L_0x2a498d0, 15, 1;
L_0x2a15f00 .part o0x7faadc4580d8, 0, 1;
L_0x2a007f0 .part o0x7faadc4580d8, 1, 1;
L_0x2a18db0 .part o0x7faadc4580d8, 2, 1;
L_0x2a1b1f0 .part o0x7faadc458198, 16, 1;
L_0x2a1b350 .part o0x7faadc4581c8, 16, 1;
L_0x2a1b500 .part L_0x2a498d0, 16, 1;
L_0x2a1b630 .part o0x7faadc4580d8, 0, 1;
L_0x2a18e50 .part o0x7faadc4580d8, 1, 1;
L_0x2a18ef0 .part o0x7faadc4580d8, 2, 1;
L_0x2a1dba0 .part o0x7faadc458198, 17, 1;
L_0x2a1dd00 .part o0x7faadc4581c8, 17, 1;
L_0x2a1bb20 .part L_0x2a498d0, 17, 1;
L_0x2a1b760 .part o0x7faadc4580d8, 0, 1;
L_0x2a1b800 .part o0x7faadc4580d8, 1, 1;
L_0x2a1b8a0 .part o0x7faadc4580d8, 2, 1;
L_0x2a205b0 .part o0x7faadc458198, 18, 1;
L_0x2a20710 .part o0x7faadc4581c8, 18, 1;
L_0x2a1e3d0 .part L_0x2a498d0, 18, 1;
L_0x2a1df40 .part o0x7faadc4580d8, 0, 1;
L_0x2a1dfe0 .part o0x7faadc4580d8, 1, 1;
L_0x2a1e080 .part o0x7faadc4580d8, 2, 1;
L_0x2a22f70 .part o0x7faadc458198, 19, 1;
L_0x2a230d0 .part o0x7faadc4581c8, 19, 1;
L_0x2a208c0 .part L_0x2a498d0, 19, 1;
L_0x2a20960 .part o0x7faadc4580d8, 0, 1;
L_0x2a20a00 .part o0x7faadc4580d8, 1, 1;
L_0x2a20aa0 .part o0x7faadc4580d8, 2, 1;
L_0x2a259b0 .part o0x7faadc458198, 20, 1;
L_0x2a25b10 .part o0x7faadc4581c8, 20, 1;
L_0x2a23280 .part L_0x2a498d0, 20, 1;
L_0x2a23320 .part o0x7faadc4580d8, 0, 1;
L_0x2a233c0 .part o0x7faadc4580d8, 1, 1;
L_0x2a23460 .part o0x7faadc4580d8, 2, 1;
L_0x2a283d0 .part o0x7faadc458198, 21, 1;
L_0x2a28530 .part o0x7faadc4581c8, 21, 1;
L_0x2a25cc0 .part L_0x2a498d0, 21, 1;
L_0x2a25d60 .part o0x7faadc4580d8, 0, 1;
L_0x2a25e00 .part o0x7faadc4580d8, 1, 1;
L_0x2a25ea0 .part o0x7faadc4580d8, 2, 1;
L_0x2a2b2d0 .part o0x7faadc458198, 22, 1;
L_0x2a2b430 .part o0x7faadc4581c8, 22, 1;
L_0x2a29300 .part L_0x2a498d0, 22, 1;
L_0x2a293a0 .part o0x7faadc4580d8, 0, 1;
L_0x2a29440 .part o0x7faadc4580d8, 1, 1;
L_0x2a294e0 .part o0x7faadc4580d8, 2, 1;
L_0x2a2dd30 .part o0x7faadc458198, 23, 1;
L_0x2a2de90 .part o0x7faadc4581c8, 23, 1;
L_0x2a2bb00 .part L_0x2a498d0, 23, 1;
L_0x2a2b670 .part o0x7faadc4580d8, 0, 1;
L_0x2a2b710 .part o0x7faadc4580d8, 1, 1;
L_0x2a2b7b0 .part o0x7faadc4580d8, 2, 1;
L_0x2a307f0 .part o0x7faadc458198, 24, 1;
L_0x2a30950 .part o0x7faadc4581c8, 24, 1;
L_0x2a2e520 .part L_0x2a498d0, 24, 1;
L_0x2a2e0d0 .part o0x7faadc4580d8, 0, 1;
L_0x2a2e170 .part o0x7faadc4580d8, 1, 1;
L_0x2a2e210 .part o0x7faadc4580d8, 2, 1;
L_0x2a33250 .part o0x7faadc458198, 25, 1;
L_0x2a333b0 .part o0x7faadc4581c8, 25, 1;
L_0x2a30b00 .part L_0x2a498d0, 25, 1;
L_0x2a30ba0 .part o0x7faadc4580d8, 0, 1;
L_0x2a30c40 .part o0x7faadc4580d8, 1, 1;
L_0x2a30ce0 .part o0x7faadc4580d8, 2, 1;
L_0x2a35cc0 .part o0x7faadc458198, 26, 1;
L_0x2a35e20 .part o0x7faadc4581c8, 26, 1;
L_0x2a35fd0 .part L_0x2a498d0, 26, 1;
L_0x2a36100 .part o0x7faadc4580d8, 0, 1;
L_0x2a33560 .part o0x7faadc4580d8, 1, 1;
L_0x2a33600 .part o0x7faadc4580d8, 2, 1;
L_0x2a38790 .part o0x7faadc458198, 27, 1;
L_0x2a388f0 .part o0x7faadc4581c8, 27, 1;
L_0x2a361a0 .part L_0x2a498d0, 27, 1;
L_0x2a36240 .part o0x7faadc4580d8, 0, 1;
L_0x2a362e0 .part o0x7faadc4580d8, 1, 1;
L_0x2a36380 .part o0x7faadc4580d8, 2, 1;
L_0x2a3b210 .part o0x7faadc458198, 28, 1;
L_0x2a3b370 .part o0x7faadc4581c8, 28, 1;
L_0x2a3b520 .part L_0x2a498d0, 28, 1;
L_0x2a3b650 .part o0x7faadc4580d8, 0, 1;
L_0x2a38aa0 .part o0x7faadc4580d8, 1, 1;
L_0x2a38b40 .part o0x7faadc4580d8, 2, 1;
L_0x2a3dc30 .part o0x7faadc458198, 29, 1;
L_0x2a3dd90 .part o0x7faadc4581c8, 29, 1;
L_0x2a3b6f0 .part L_0x2a498d0, 29, 1;
L_0x2a3b790 .part o0x7faadc4580d8, 0, 1;
L_0x2a3b830 .part o0x7faadc4580d8, 1, 1;
L_0x2a3b8d0 .part o0x7faadc4580d8, 2, 1;
L_0x2a40650 .part o0x7faadc458198, 30, 1;
L_0x2a407b0 .part o0x7faadc4581c8, 30, 1;
L_0x2a40960 .part L_0x2a498d0, 30, 1;
L_0x2a40a90 .part o0x7faadc4580d8, 0, 1;
L_0x2a3df40 .part o0x7faadc4580d8, 1, 1;
L_0x2a3dfe0 .part o0x7faadc4580d8, 2, 1;
LS_0x2a430f0_0_0 .concat8 [ 1 1 1 1], L_0x29efd50, L_0x29f2780, L_0x29f5360, L_0x29f7e70;
LS_0x2a430f0_0_4 .concat8 [ 1 1 1 1], L_0x29fa940, L_0x29fd390, L_0x29fff10, L_0x2a02990;
LS_0x2a430f0_0_8 .concat8 [ 1 1 1 1], L_0x2a05590, L_0x2a08020, L_0x2a0aa70, L_0x2a0d750;
LS_0x2a430f0_0_12 .concat8 [ 1 1 1 1], L_0x2a101c0, L_0x2a12be0, L_0x2a155f0, L_0x2a18030;
LS_0x2a430f0_0_16 .concat8 [ 1 1 1 1], L_0x2a1ae00, L_0x2a1d7b0, L_0x2a201c0, L_0x2a22b80;
LS_0x2a430f0_0_20 .concat8 [ 1 1 1 1], L_0x2a255c0, L_0x2a27fe0, L_0x2a2aee0, L_0x2a2d940;
LS_0x2a430f0_0_24 .concat8 [ 1 1 1 1], L_0x2a30400, L_0x2a32e60, L_0x2a358d0, L_0x2a383a0;
LS_0x2a430f0_0_28 .concat8 [ 1 1 1 1], L_0x2a3ae20, L_0x2a3d840, L_0x2a40260, L_0x2a42d00;
LS_0x2a430f0_1_0 .concat8 [ 4 4 4 4], LS_0x2a430f0_0_0, LS_0x2a430f0_0_4, LS_0x2a430f0_0_8, LS_0x2a430f0_0_12;
LS_0x2a430f0_1_4 .concat8 [ 4 4 4 4], LS_0x2a430f0_0_16, LS_0x2a430f0_0_20, LS_0x2a430f0_0_24, LS_0x2a430f0_0_28;
L_0x2a430f0 .concat8 [ 16 16 0 0], LS_0x2a430f0_1_0, LS_0x2a430f0_1_4;
L_0x2a43d10 .part o0x7faadc458198, 31, 1;
L_0x2a18580 .part o0x7faadc4581c8, 31, 1;
L_0x2a40f40 .part L_0x2a498d0, 31, 1;
L_0x2a40fe0 .part o0x7faadc4580d8, 0, 1;
L_0x2a188a0 .part o0x7faadc4580d8, 1, 1;
L_0x2a18940 .part o0x7faadc4580d8, 2, 1;
L_0x2a15e50 .part L_0x2a430f0, 0, 1;
L_0x2a15d40 .part L_0x2a430f0, 1, 1;
L_0x2a44320 .part L_0x2a430f0, 2, 1;
L_0x2a44610 .part L_0x2a430f0, 3, 1;
L_0x2a452b0 .part L_0x2a430f0, 4, 1;
L_0x2a44c80 .part L_0x2a430f0, 5, 1;
L_0x2a44e30 .part L_0x2a430f0, 6, 1;
L_0x2a45a60 .part L_0x2a430f0, 7, 1;
L_0x2a45c80 .part L_0x2a430f0, 8, 1;
L_0x2a454d0 .part L_0x2a430f0, 9, 1;
L_0x2a456f0 .part L_0x2a430f0, 10, 1;
L_0x2a45910 .part L_0x2a430f0, 11, 1;
L_0x2a46510 .part L_0x2a430f0, 12, 1;
L_0x2a45ea0 .part L_0x2a430f0, 13, 1;
L_0x2a460c0 .part L_0x2a430f0, 14, 1;
L_0x2a45050 .part L_0x2a430f0, 15, 1;
L_0x2a46fd0 .part L_0x2a430f0, 16, 1;
L_0x2a46730 .part L_0x2a430f0, 17, 1;
L_0x2a46950 .part L_0x2a430f0, 18, 1;
L_0x2a46b70 .part L_0x2a430f0, 19, 1;
L_0x2a478a0 .part L_0x2a430f0, 20, 1;
L_0x2a471f0 .part L_0x2a430f0, 21, 1;
L_0x2a47410 .part L_0x2a430f0, 22, 1;
L_0x2a47630 .part L_0x2a430f0, 23, 1;
L_0x2a48120 .part L_0x2a430f0, 24, 1;
L_0x2a47ac0 .part L_0x2a430f0, 25, 1;
L_0x2a47ce0 .part L_0x2a430f0, 26, 1;
L_0x2a47f00 .part L_0x2a430f0, 27, 1;
L_0x2a489c0 .part L_0x2a430f0, 28, 1;
L_0x2a48340 .part L_0x2a430f0, 29, 1;
L_0x2a48560 .part L_0x2a430f0, 30, 1;
LS_0x2a46220_0_0 .concat8 [ 1 1 1 1], L_0x2a189e0, L_0x2a429c0, L_0x2a44210, L_0x2a44510;
LS_0x2a46220_0_4 .concat8 [ 1 1 1 1], L_0x2a451f0, L_0x2a44bc0, L_0x2a44d20, L_0x2a44480;
LS_0x2a46220_0_8 .concat8 [ 1 1 1 1], L_0x2a45bc0, L_0x2a45410, L_0x2a45630, L_0x2a45850;
LS_0x2a46220_0_12 .concat8 [ 1 1 1 1], L_0x2a464a0, L_0x2a45de0, L_0x2a46000, L_0x2a44f90;
LS_0x2a46220_0_16 .concat8 [ 1 1 1 1], L_0x2a46f10, L_0x2a46670, L_0x2a46890, L_0x2a46ab0;
LS_0x2a46220_0_20 .concat8 [ 1 1 1 1], L_0x2a477e0, L_0x2a47130, L_0x2a47350, L_0x2a47570;
LS_0x2a46220_0_24 .concat8 [ 1 1 1 1], L_0x2a476d0, L_0x2a47a00, L_0x2a47c20, L_0x2a47e40;
LS_0x2a46220_0_28 .concat8 [ 1 1 1 1], L_0x2a47fa0, L_0x2a48280, L_0x2a484a0, L_0x2a49d90;
LS_0x2a46220_1_0 .concat8 [ 4 4 4 4], LS_0x2a46220_0_0, LS_0x2a46220_0_4, LS_0x2a46220_0_8, LS_0x2a46220_0_12;
LS_0x2a46220_1_4 .concat8 [ 4 4 4 4], LS_0x2a46220_0_16, LS_0x2a46220_0_20, LS_0x2a46220_0_24, LS_0x2a46220_0_28;
L_0x2a46220 .concat8 [ 16 16 0 0], LS_0x2a46220_1_0, LS_0x2a46220_1_4;
L_0x2a46d20 .part L_0x2a430f0, 31, 1;
L_0x2a49680 .part o0x7faadc4580d8, 0, 1;
L_0x2a497e0 .part o0x7faadc4580d8, 0, 1;
LS_0x2a498d0_0_0 .concat8 [ 1 1 1 1], L_0x2a49a90, L_0x29ee860, L_0x29f13d0, L_0x29f3fb0;
LS_0x2a498d0_0_4 .concat8 [ 1 1 1 1], L_0x29f6ac0, L_0x29f9590, L_0x29fbf90, L_0x29feac0;
LS_0x2a498d0_0_8 .concat8 [ 1 1 1 1], L_0x2a01540, L_0x2a04140, L_0x2a06bd0, L_0x2a09670;
LS_0x2a498d0_0_12 .concat8 [ 1 1 1 1], L_0x2a0c2b0, L_0x2a0ee10, L_0x2a11830, L_0x2a14240;
LS_0x2a498d0_0_16 .concat8 [ 1 1 1 1], L_0x2a16c80, L_0x2a19a50, L_0x2a1c360, L_0x2a1ed70;
LS_0x2a498d0_0_20 .concat8 [ 1 1 1 1], L_0x2a217a0, L_0x2a241e0, L_0x2a26c00, L_0x2a29a90;
LS_0x2a498d0_0_24 .concat8 [ 1 1 1 1], L_0x2a2c4a0, L_0x2a2ef60, L_0x2a319c0, L_0x2a34430;
LS_0x2a498d0_0_28 .concat8 [ 1 1 1 1], L_0x2a36f00, L_0x2a39980, L_0x2a3c3f0, L_0x2a3ee80;
LS_0x2a498d0_0_32 .concat8 [ 1 0 0 0], L_0x2a418b0;
LS_0x2a498d0_1_0 .concat8 [ 4 4 4 4], LS_0x2a498d0_0_0, LS_0x2a498d0_0_4, LS_0x2a498d0_0_8, LS_0x2a498d0_0_12;
LS_0x2a498d0_1_4 .concat8 [ 4 4 4 4], LS_0x2a498d0_0_16, LS_0x2a498d0_0_20, LS_0x2a498d0_0_24, LS_0x2a498d0_0_28;
LS_0x2a498d0_1_8 .concat8 [ 1 0 0 0], LS_0x2a498d0_0_32;
L_0x2a498d0 .concat8 [ 16 16 1 0], LS_0x2a498d0_1_0, LS_0x2a498d0_1_4, LS_0x2a498d0_1_8;
L_0x2a4a990 .part L_0x2a498d0, 32, 1;
L_0x2a4a260 .part L_0x2a498d0, 32, 1;
L_0x2a4b880 .part o0x7faadc458198, 31, 1;
L_0x2a4aa80 .part o0x7faadc4581c8, 31, 1;
L_0x2a4ab70 .part L_0x2a430f0, 31, 1;
L_0x2a4ac60 .part o0x7faadc4580d8, 2, 1;
L_0x2a4afe0 .part o0x7faadc4580d8, 0, 1;
L_0x2a4c150 .part o0x7faadc4580d8, 1, 1;
L_0x2a4c4b0 .part L_0x2a430f0, 31, 1;
L_0x2a4b9e0 .part/pv L_0x2a4ba80, 0, 1, 32;
L_0x2a4bbe0 .part L_0x2a430f0, 0, 1;
S_0x28f0f30 .scope generate, "genblk1[0]" "genblk1[0]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x28e4820 .param/l "i" 0 2 165, +C4<00>;
S_0x28f0b50 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x28f0f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29eda70/d .functor AND 1, L_0x29f0140, L_0x29f02a0, C4<1>, C4<1>;
L_0x29eda70 .delay 1 (40,40,40) L_0x29eda70/d;
L_0x29edb80/d .functor NAND 1, L_0x29f0140, L_0x29f02a0, C4<1>, C4<1>;
L_0x29edb80 .delay 1 (20,20,20) L_0x29edb80/d;
L_0x29edce0/d .functor OR 1, L_0x29f0140, L_0x29f02a0, C4<0>, C4<0>;
L_0x29edce0 .delay 1 (40,40,40) L_0x29edce0/d;
L_0x29edd70/d .functor NOR 1, L_0x29f0140, L_0x29f02a0, C4<0>, C4<0>;
L_0x29edd70 .delay 1 (20,20,20) L_0x29edd70/d;
L_0x29edfb0/d .functor XOR 1, L_0x29f0140, L_0x29f02a0, C4<0>, C4<0>;
L_0x29edfb0 .delay 1 (40,40,40) L_0x29edfb0/d;
L_0x29eea60/d .functor NOT 1, L_0x29f04f0, C4<0>, C4<0>, C4<0>;
L_0x29eea60 .delay 1 (10,10,10) L_0x29eea60/d;
L_0x29eebc0/d .functor NOT 1, L_0x29f0590, C4<0>, C4<0>, C4<0>;
L_0x29eebc0 .delay 1 (10,10,10) L_0x29eebc0/d;
L_0x29eed20/d .functor NOT 1, L_0x29f0630, C4<0>, C4<0>, C4<0>;
L_0x29eed20 .delay 1 (10,10,10) L_0x29eed20/d;
L_0x29eee30/d .functor AND 1, L_0x29ee330, L_0x29eea60, L_0x29eebc0, L_0x29eed20;
L_0x29eee30 .delay 1 (80,80,80) L_0x29eee30/d;
L_0x29ef030/d .functor AND 1, L_0x29ee330, L_0x29f04f0, L_0x29eebc0, L_0x29eed20;
L_0x29ef030 .delay 1 (80,80,80) L_0x29ef030/d;
L_0x29ef240/d .functor AND 1, L_0x29edfb0, L_0x29eea60, L_0x29f0590, L_0x29eed20;
L_0x29ef240 .delay 1 (80,80,80) L_0x29ef240/d;
L_0x29ef420/d .functor AND 1, L_0x29ee330, L_0x29f04f0, L_0x29f0590, L_0x29eed20;
L_0x29ef420 .delay 1 (80,80,80) L_0x29ef420/d;
L_0x29ef5f0/d .functor AND 1, L_0x29eda70, L_0x29eea60, L_0x29eebc0, L_0x29f0630;
L_0x29ef5f0 .delay 1 (80,80,80) L_0x29ef5f0/d;
L_0x29ef7d0/d .functor AND 1, L_0x29edb80, L_0x29f04f0, L_0x29eebc0, L_0x29f0630;
L_0x29ef7d0 .delay 1 (80,80,80) L_0x29ef7d0/d;
L_0x29ef580/d .functor AND 1, L_0x29edd70, L_0x29eea60, L_0x29f0590, L_0x29f0630;
L_0x29ef580 .delay 1 (80,80,80) L_0x29ef580/d;
L_0x29efbb0/d .functor AND 1, L_0x29edce0, L_0x29f04f0, L_0x29f0590, L_0x29f0630;
L_0x29efbb0 .delay 1 (80,80,80) L_0x29efbb0/d;
L_0x29efd50/0/0 .functor OR 1, L_0x29eee30, L_0x29ef030, L_0x29ef240, L_0x29ef5f0;
L_0x29efd50/0/4 .functor OR 1, L_0x29ef7d0, L_0x29ef580, L_0x29efbb0, L_0x29ef420;
L_0x29efd50/d .functor OR 1, L_0x29efd50/0/0, L_0x29efd50/0/4, C4<0>, C4<0>;
L_0x29efd50 .delay 1 (160,160,160) L_0x29efd50/d;
v0x2981840_0 .net "a", 0 0, L_0x29f0140;  1 drivers
v0x2981900_0 .net "addSub", 0 0, L_0x29ee330;  1 drivers
v0x2981520_0 .net "andRes", 0 0, L_0x29eda70;  1 drivers
v0x29811c0_0 .net "b", 0 0, L_0x29f02a0;  1 drivers
v0x2981290_0 .net "carryIn", 0 0, L_0x29f0450;  1 drivers
v0x2980e90_0 .net "carryOut", 0 0, L_0x29ee860;  1 drivers
v0x2980f60_0 .net "initialResult", 0 0, L_0x29efd50;  1 drivers
v0x2980b60_0 .net "isAdd", 0 0, L_0x29eee30;  1 drivers
v0x2980c00_0 .net "isAnd", 0 0, L_0x29ef5f0;  1 drivers
v0x2980830_0 .net "isNand", 0 0, L_0x29ef7d0;  1 drivers
v0x29808d0_0 .net "isNor", 0 0, L_0x29ef580;  1 drivers
v0x2980500_0 .net "isOr", 0 0, L_0x29efbb0;  1 drivers
v0x29805a0_0 .net "isSLT", 0 0, L_0x29ef420;  1 drivers
v0x29801d0_0 .net "isSub", 0 0, L_0x29ef030;  1 drivers
v0x2980290_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x297fea0_0 .net "isXor", 0 0, L_0x29ef240;  1 drivers
v0x297ff60_0 .net "nandRes", 0 0, L_0x29edb80;  1 drivers
v0x297f840_0 .net "norRes", 0 0, L_0x29edd70;  1 drivers
v0x297f900_0 .net "orRes", 0 0, L_0x29edce0;  1 drivers
v0x297f160_0 .net "s0", 0 0, L_0x29f04f0;  1 drivers
v0x297f220_0 .net "s0inv", 0 0, L_0x29eea60;  1 drivers
v0x297ee30_0 .net "s1", 0 0, L_0x29f0590;  1 drivers
v0x297eef0_0 .net "s1inv", 0 0, L_0x29eebc0;  1 drivers
v0x297eb00_0 .net "s2", 0 0, L_0x29f0630;  1 drivers
v0x297ebc0_0 .net "s2inv", 0 0, L_0x29eed20;  1 drivers
v0x297e7d0_0 .net "xorRes", 0 0, L_0x29edfb0;  1 drivers
S_0x28eb210 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x28f0b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29ee110/d .functor XOR 1, L_0x29f02a0, L_0x2a46e80, C4<0>, C4<0>;
L_0x29ee110 .delay 1 (40,40,40) L_0x29ee110/d;
L_0x29ee1d0/d .functor XOR 1, L_0x29f0140, L_0x29ee110, C4<0>, C4<0>;
L_0x29ee1d0 .delay 1 (40,40,40) L_0x29ee1d0/d;
L_0x29ee330/d .functor XOR 1, L_0x29ee1d0, L_0x29f0450, C4<0>, C4<0>;
L_0x29ee330 .delay 1 (40,40,40) L_0x29ee330/d;
L_0x29ee530/d .functor AND 1, L_0x29f0140, L_0x29ee110, C4<1>, C4<1>;
L_0x29ee530 .delay 1 (40,40,40) L_0x29ee530/d;
L_0x29ee7a0/d .functor AND 1, L_0x29ee1d0, L_0x29f0450, C4<1>, C4<1>;
L_0x29ee7a0 .delay 1 (40,40,40) L_0x29ee7a0/d;
L_0x29ee860/d .functor OR 1, L_0x29ee530, L_0x29ee7a0, C4<0>, C4<0>;
L_0x29ee860 .delay 1 (40,40,40) L_0x29ee860/d;
v0x295ce30_0 .net "AandB", 0 0, L_0x29ee530;  1 drivers
v0x2982ce0_0 .net "BxorSub", 0 0, L_0x29ee110;  1 drivers
v0x2982810_0 .net "a", 0 0, L_0x29f0140;  alias, 1 drivers
v0x29828b0_0 .net "b", 0 0, L_0x29f02a0;  alias, 1 drivers
v0x29824e0_0 .net "carryin", 0 0, L_0x29f0450;  alias, 1 drivers
v0x29821b0_0 .net "carryout", 0 0, L_0x29ee860;  alias, 1 drivers
v0x2982270_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2981e80_0 .net "res", 0 0, L_0x29ee330;  alias, 1 drivers
v0x2981f40_0 .net "xAorB", 0 0, L_0x29ee1d0;  1 drivers
v0x2981c00_0 .net "xAorBandCin", 0 0, L_0x29ee7a0;  1 drivers
S_0x297e4a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x297fc80 .param/l "i" 0 2 165, +C4<01>;
S_0x297e170 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x297e4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29f01e0/d .functor AND 1, L_0x29f2b70, L_0x29f2cd0, C4<1>, C4<1>;
L_0x29f01e0 .delay 1 (40,40,40) L_0x29f01e0/d;
L_0x29f07c0/d .functor NAND 1, L_0x29f2b70, L_0x29f2cd0, C4<1>, C4<1>;
L_0x29f07c0 .delay 1 (20,20,20) L_0x29f07c0/d;
L_0x29f0920/d .functor OR 1, L_0x29f2b70, L_0x29f2cd0, C4<0>, C4<0>;
L_0x29f0920 .delay 1 (40,40,40) L_0x29f0920/d;
L_0x29f0ab0/d .functor NOR 1, L_0x29f2b70, L_0x29f2cd0, C4<0>, C4<0>;
L_0x29f0ab0 .delay 1 (20,20,20) L_0x29f0ab0/d;
L_0x29f0b70/d .functor XOR 1, L_0x29f2b70, L_0x29f2cd0, C4<0>, C4<0>;
L_0x29f0b70 .delay 1 (40,40,40) L_0x29f0b70/d;
L_0x29f15d0/d .functor NOT 1, L_0x29f3000, C4<0>, C4<0>, C4<0>;
L_0x29f15d0 .delay 1 (10,10,10) L_0x29f15d0/d;
L_0x29f1730/d .functor NOT 1, L_0x29f3130, C4<0>, C4<0>, C4<0>;
L_0x29f1730 .delay 1 (10,10,10) L_0x29f1730/d;
L_0x29f17f0/d .functor NOT 1, L_0x29f31d0, C4<0>, C4<0>, C4<0>;
L_0x29f17f0 .delay 1 (10,10,10) L_0x29f17f0/d;
L_0x29f19a0/d .functor AND 1, L_0x29f0ef0, L_0x29f15d0, L_0x29f1730, L_0x29f17f0;
L_0x29f19a0 .delay 1 (80,80,80) L_0x29f19a0/d;
L_0x29f1b50/d .functor AND 1, L_0x29f0ef0, L_0x29f3000, L_0x29f1730, L_0x29f17f0;
L_0x29f1b50 .delay 1 (80,80,80) L_0x29f1b50/d;
L_0x29f1d00/d .functor AND 1, L_0x29f0b70, L_0x29f15d0, L_0x29f3130, L_0x29f17f0;
L_0x29f1d00 .delay 1 (80,80,80) L_0x29f1d00/d;
L_0x29f1ef0/d .functor AND 1, L_0x29f0ef0, L_0x29f3000, L_0x29f3130, L_0x29f17f0;
L_0x29f1ef0 .delay 1 (80,80,80) L_0x29f1ef0/d;
L_0x29f2020/d .functor AND 1, L_0x29f01e0, L_0x29f15d0, L_0x29f1730, L_0x29f31d0;
L_0x29f2020 .delay 1 (80,80,80) L_0x29f2020/d;
L_0x29f2280/d .functor AND 1, L_0x29f07c0, L_0x29f3000, L_0x29f1730, L_0x29f31d0;
L_0x29f2280 .delay 1 (80,80,80) L_0x29f2280/d;
L_0x29f1fb0/d .functor AND 1, L_0x29f0ab0, L_0x29f15d0, L_0x29f3130, L_0x29f31d0;
L_0x29f1fb0 .delay 1 (80,80,80) L_0x29f1fb0/d;
L_0x29f25e0/d .functor AND 1, L_0x29f0920, L_0x29f3000, L_0x29f3130, L_0x29f31d0;
L_0x29f25e0 .delay 1 (80,80,80) L_0x29f25e0/d;
L_0x29f2780/0/0 .functor OR 1, L_0x29f19a0, L_0x29f1b50, L_0x29f1d00, L_0x29f2020;
L_0x29f2780/0/4 .functor OR 1, L_0x29f2280, L_0x29f1fb0, L_0x29f25e0, L_0x29f1ef0;
L_0x29f2780/d .functor OR 1, L_0x29f2780/0/0, L_0x29f2780/0/4, C4<0>, C4<0>;
L_0x29f2780 .delay 1 (160,160,160) L_0x29f2780/d;
v0x284c710_0 .net "a", 0 0, L_0x29f2b70;  1 drivers
v0x284c7d0_0 .net "addSub", 0 0, L_0x29f0ef0;  1 drivers
v0x284bb90_0 .net "andRes", 0 0, L_0x29f01e0;  1 drivers
v0x284bc30_0 .net "b", 0 0, L_0x29f2cd0;  1 drivers
v0x284af50_0 .net "carryIn", 0 0, L_0x29f2ed0;  1 drivers
v0x284aff0_0 .net "carryOut", 0 0, L_0x29f13d0;  1 drivers
v0x2849750_0 .net "initialResult", 0 0, L_0x29f2780;  1 drivers
v0x28497f0_0 .net "isAdd", 0 0, L_0x29f19a0;  1 drivers
v0x2848f10_0 .net "isAnd", 0 0, L_0x29f2020;  1 drivers
v0x28f6100_0 .net "isNand", 0 0, L_0x29f2280;  1 drivers
v0x28f61a0_0 .net "isNor", 0 0, L_0x29f1fb0;  1 drivers
v0x28c1830_0 .net "isOr", 0 0, L_0x29f25e0;  1 drivers
v0x28c18f0_0 .net "isSLT", 0 0, L_0x29f1ef0;  1 drivers
v0x28bba30_0 .net "isSub", 0 0, L_0x29f1b50;  1 drivers
v0x28bbaf0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28a4480_0 .net "isXor", 0 0, L_0x29f1d00;  1 drivers
v0x28a4540_0 .net "nandRes", 0 0, L_0x29f07c0;  1 drivers
v0x2848fb0_0 .net "norRes", 0 0, L_0x29f0ab0;  1 drivers
v0x2887220_0 .net "orRes", 0 0, L_0x29f0920;  1 drivers
v0x28872e0_0 .net "s0", 0 0, L_0x29f3000;  1 drivers
v0x2875790_0 .net "s0inv", 0 0, L_0x29f15d0;  1 drivers
v0x2875850_0 .net "s1", 0 0, L_0x29f3130;  1 drivers
v0x2875440_0 .net "s1inv", 0 0, L_0x29f1730;  1 drivers
v0x2875500_0 .net "s2", 0 0, L_0x29f31d0;  1 drivers
v0x296f010_0 .net "s2inv", 0 0, L_0x29f17f0;  1 drivers
v0x296f0d0_0 .net "xorRes", 0 0, L_0x29f0b70;  1 drivers
S_0x297dac0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x297e170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29f0cd0/d .functor XOR 1, L_0x29f2cd0, L_0x2a46e80, C4<0>, C4<0>;
L_0x29f0cd0 .delay 1 (40,40,40) L_0x29f0cd0/d;
L_0x29f0d90/d .functor XOR 1, L_0x29f2b70, L_0x29f0cd0, C4<0>, C4<0>;
L_0x29f0d90 .delay 1 (40,40,40) L_0x29f0d90/d;
L_0x29f0ef0/d .functor XOR 1, L_0x29f0d90, L_0x29f2ed0, C4<0>, C4<0>;
L_0x29f0ef0 .delay 1 (40,40,40) L_0x29f0ef0/d;
L_0x29f10f0/d .functor AND 1, L_0x29f2b70, L_0x29f0cd0, C4<1>, C4<1>;
L_0x29f10f0 .delay 1 (40,40,40) L_0x29f10f0/d;
L_0x29f1360/d .functor AND 1, L_0x29f0d90, L_0x29f2ed0, C4<1>, C4<1>;
L_0x29f1360 .delay 1 (40,40,40) L_0x29f1360/d;
L_0x29f13d0/d .functor OR 1, L_0x29f10f0, L_0x29f1360, C4<0>, C4<0>;
L_0x29f13d0 .delay 1 (40,40,40) L_0x29f13d0/d;
v0x297d460_0 .net "AandB", 0 0, L_0x29f10f0;  1 drivers
v0x297d540_0 .net "BxorSub", 0 0, L_0x29f0cd0;  1 drivers
v0x297d130_0 .net "a", 0 0, L_0x29f2b70;  alias, 1 drivers
v0x297d1d0_0 .net "b", 0 0, L_0x29f2cd0;  alias, 1 drivers
v0x297cad0_0 .net "carryin", 0 0, L_0x29f2ed0;  alias, 1 drivers
v0x297cb90_0 .net "carryout", 0 0, L_0x29f13d0;  alias, 1 drivers
v0x284ee70_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x284ef60_0 .net "res", 0 0, L_0x29f0ef0;  alias, 1 drivers
v0x284dfd0_0 .net "xAorB", 0 0, L_0x29f0d90;  1 drivers
v0x284cd30_0 .net "xAorBandCin", 0 0, L_0x29f1360;  1 drivers
S_0x296e470 .scope generate, "genblk1[2]" "genblk1[2]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x289e790 .param/l "i" 0 2 165, +C4<010>;
S_0x296cd30 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x296e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29f32e0/d .functor AND 1, L_0x29f5750, L_0x29f58b0, C4<1>, C4<1>;
L_0x29f32e0 .delay 1 (40,40,40) L_0x29f32e0/d;
L_0x29f33a0/d .functor NAND 1, L_0x29f5750, L_0x29f58b0, C4<1>, C4<1>;
L_0x29f33a0 .delay 1 (20,20,20) L_0x29f33a0/d;
L_0x29f3500/d .functor OR 1, L_0x29f5750, L_0x29f58b0, C4<0>, C4<0>;
L_0x29f3500 .delay 1 (40,40,40) L_0x29f3500/d;
L_0x29f3690/d .functor NOR 1, L_0x29f5750, L_0x29f58b0, C4<0>, C4<0>;
L_0x29f3690 .delay 1 (20,20,20) L_0x29f3690/d;
L_0x29f3750/d .functor XOR 1, L_0x29f5750, L_0x29f58b0, C4<0>, C4<0>;
L_0x29f3750 .delay 1 (40,40,40) L_0x29f3750/d;
L_0x29f41b0/d .functor NOT 1, L_0x29f5af0, C4<0>, C4<0>, C4<0>;
L_0x29f41b0 .delay 1 (10,10,10) L_0x29f41b0/d;
L_0x29f4310/d .functor NOT 1, L_0x29f5c20, C4<0>, C4<0>, C4<0>;
L_0x29f4310 .delay 1 (10,10,10) L_0x29f4310/d;
L_0x29f43d0/d .functor NOT 1, L_0x29f5dd0, C4<0>, C4<0>, C4<0>;
L_0x29f43d0 .delay 1 (10,10,10) L_0x29f43d0/d;
L_0x29f4580/d .functor AND 1, L_0x29f3ad0, L_0x29f41b0, L_0x29f4310, L_0x29f43d0;
L_0x29f4580 .delay 1 (80,80,80) L_0x29f4580/d;
L_0x29f4730/d .functor AND 1, L_0x29f3ad0, L_0x29f5af0, L_0x29f4310, L_0x29f43d0;
L_0x29f4730 .delay 1 (80,80,80) L_0x29f4730/d;
L_0x29f48e0/d .functor AND 1, L_0x29f3750, L_0x29f41b0, L_0x29f5c20, L_0x29f43d0;
L_0x29f48e0 .delay 1 (80,80,80) L_0x29f48e0/d;
L_0x29f4ad0/d .functor AND 1, L_0x29f3ad0, L_0x29f5af0, L_0x29f5c20, L_0x29f43d0;
L_0x29f4ad0 .delay 1 (80,80,80) L_0x29f4ad0/d;
L_0x29f4c00/d .functor AND 1, L_0x29f32e0, L_0x29f41b0, L_0x29f4310, L_0x29f5dd0;
L_0x29f4c00 .delay 1 (80,80,80) L_0x29f4c00/d;
L_0x29f4e60/d .functor AND 1, L_0x29f33a0, L_0x29f5af0, L_0x29f4310, L_0x29f5dd0;
L_0x29f4e60 .delay 1 (80,80,80) L_0x29f4e60/d;
L_0x29f4b90/d .functor AND 1, L_0x29f3690, L_0x29f41b0, L_0x29f5c20, L_0x29f5dd0;
L_0x29f4b90 .delay 1 (80,80,80) L_0x29f4b90/d;
L_0x29f51c0/d .functor AND 1, L_0x29f3500, L_0x29f5af0, L_0x29f5c20, L_0x29f5dd0;
L_0x29f51c0 .delay 1 (80,80,80) L_0x29f51c0/d;
L_0x29f5360/0/0 .functor OR 1, L_0x29f4580, L_0x29f4730, L_0x29f48e0, L_0x29f4c00;
L_0x29f5360/0/4 .functor OR 1, L_0x29f4e60, L_0x29f4b90, L_0x29f51c0, L_0x29f4ad0;
L_0x29f5360/d .functor OR 1, L_0x29f5360/0/0, L_0x29f5360/0/4, C4<0>, C4<0>;
L_0x29f5360 .delay 1 (160,160,160) L_0x29f5360/d;
v0x2851630_0 .net "a", 0 0, L_0x29f5750;  1 drivers
v0x28516f0_0 .net "addSub", 0 0, L_0x29f3ad0;  1 drivers
v0x2913020_0 .net "andRes", 0 0, L_0x29f32e0;  1 drivers
v0x29130f0_0 .net "b", 0 0, L_0x29f58b0;  1 drivers
v0x2925140_0 .net "carryIn", 0 0, L_0x29f35c0;  1 drivers
v0x29251e0_0 .net "carryOut", 0 0, L_0x29f3fb0;  1 drivers
v0x291f370_0 .net "initialResult", 0 0, L_0x29f5360;  1 drivers
v0x291f410_0 .net "isAdd", 0 0, L_0x29f4580;  1 drivers
v0x29195a0_0 .net "isAnd", 0 0, L_0x29f4c00;  1 drivers
v0x2919200_0 .net "isNand", 0 0, L_0x29f4e60;  1 drivers
v0x29192a0_0 .net "isNor", 0 0, L_0x29f4b90;  1 drivers
v0x2902030_0 .net "isOr", 0 0, L_0x29f51c0;  1 drivers
v0x29020f0_0 .net "isSLT", 0 0, L_0x29f4ad0;  1 drivers
v0x28fc260_0 .net "isSub", 0 0, L_0x29f4730;  1 drivers
v0x28fc320_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28f6490_0 .net "isXor", 0 0, L_0x29f48e0;  1 drivers
v0x28f6550_0 .net "nandRes", 0 0, L_0x29f33a0;  1 drivers
v0x2919640_0 .net "norRes", 0 0, L_0x29f3690;  1 drivers
v0x28deef0_0 .net "orRes", 0 0, L_0x29f3500;  1 drivers
v0x28defb0_0 .net "s0", 0 0, L_0x29f5af0;  1 drivers
v0x28d9120_0 .net "s0inv", 0 0, L_0x29f41b0;  1 drivers
v0x28d91c0_0 .net "s1", 0 0, L_0x29f5c20;  1 drivers
v0x28c1bc0_0 .net "s1inv", 0 0, L_0x29f4310;  1 drivers
v0x28c1c80_0 .net "s2", 0 0, L_0x29f5dd0;  1 drivers
v0x28bbdc0_0 .net "s2inv", 0 0, L_0x29f43d0;  1 drivers
v0x28bbe60_0 .net "xorRes", 0 0, L_0x29f3750;  1 drivers
S_0x296b5f0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x296cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29f38b0/d .functor XOR 1, L_0x29f58b0, L_0x2a46e80, C4<0>, C4<0>;
L_0x29f38b0 .delay 1 (40,40,40) L_0x29f38b0/d;
L_0x29f3970/d .functor XOR 1, L_0x29f5750, L_0x29f38b0, C4<0>, C4<0>;
L_0x29f3970 .delay 1 (40,40,40) L_0x29f3970/d;
L_0x29f3ad0/d .functor XOR 1, L_0x29f3970, L_0x29f35c0, C4<0>, C4<0>;
L_0x29f3ad0 .delay 1 (40,40,40) L_0x29f3ad0/d;
L_0x29f3cd0/d .functor AND 1, L_0x29f5750, L_0x29f38b0, C4<1>, C4<1>;
L_0x29f3cd0 .delay 1 (40,40,40) L_0x29f3cd0/d;
L_0x29f3f40/d .functor AND 1, L_0x29f3970, L_0x29f35c0, C4<1>, C4<1>;
L_0x29f3f40 .delay 1 (40,40,40) L_0x29f3f40/d;
L_0x29f3fb0/d .functor OR 1, L_0x29f3cd0, L_0x29f3f40, C4<0>, C4<0>;
L_0x29f3fb0 .delay 1 (40,40,40) L_0x29f3fb0/d;
v0x296aa50_0 .net "AandB", 0 0, L_0x29f3cd0;  1 drivers
v0x296aaf0_0 .net "BxorSub", 0 0, L_0x29f38b0;  1 drivers
v0x2969eb0_0 .net "a", 0 0, L_0x29f5750;  alias, 1 drivers
v0x2969f50_0 .net "b", 0 0, L_0x29f58b0;  alias, 1 drivers
v0x2969320_0 .net "carryin", 0 0, L_0x29f35c0;  alias, 1 drivers
v0x2968790_0 .net "carryout", 0 0, L_0x29f3fb0;  alias, 1 drivers
v0x2968850_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28487a0_0 .net "res", 0 0, L_0x29f3ad0;  alias, 1 drivers
v0x2848860_0 .net "xAorB", 0 0, L_0x29f3970;  1 drivers
v0x294bca0_0 .net "xAorBandCin", 0 0, L_0x29f3f40;  1 drivers
S_0x28b5fc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x284ef10 .param/l "i" 0 2 165, +C4<011>;
S_0x28a4810 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x28b5fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29f3270/d .functor AND 1, L_0x29f8260, L_0x29f8450, C4<1>, C4<1>;
L_0x29f3270 .delay 1 (40,40,40) L_0x29f3270/d;
L_0x29f5f10/d .functor NAND 1, L_0x29f8260, L_0x29f8450, C4<1>, C4<1>;
L_0x29f5f10 .delay 1 (20,20,20) L_0x29f5f10/d;
L_0x29f5fd0/d .functor OR 1, L_0x29f8260, L_0x29f8450, C4<0>, C4<0>;
L_0x29f5fd0 .delay 1 (40,40,40) L_0x29f5fd0/d;
L_0x29f61c0/d .functor NOR 1, L_0x29f8260, L_0x29f8450, C4<0>, C4<0>;
L_0x29f61c0 .delay 1 (20,20,20) L_0x29f61c0/d;
L_0x29f6280/d .functor XOR 1, L_0x29f8260, L_0x29f8450, C4<0>, C4<0>;
L_0x29f6280 .delay 1 (40,40,40) L_0x29f6280/d;
L_0x29f6cc0/d .functor NOT 1, L_0x29f87d0, C4<0>, C4<0>, C4<0>;
L_0x29f6cc0 .delay 1 (10,10,10) L_0x29f6cc0/d;
L_0x29f6e20/d .functor NOT 1, L_0x29f8600, C4<0>, C4<0>, C4<0>;
L_0x29f6e20 .delay 1 (10,10,10) L_0x29f6e20/d;
L_0x29f6ee0/d .functor NOT 1, L_0x29f8930, C4<0>, C4<0>, C4<0>;
L_0x29f6ee0 .delay 1 (10,10,10) L_0x29f6ee0/d;
L_0x29f7090/d .functor AND 1, L_0x29f6600, L_0x29f6cc0, L_0x29f6e20, L_0x29f6ee0;
L_0x29f7090 .delay 1 (80,80,80) L_0x29f7090/d;
L_0x29f7240/d .functor AND 1, L_0x29f6600, L_0x29f87d0, L_0x29f6e20, L_0x29f6ee0;
L_0x29f7240 .delay 1 (80,80,80) L_0x29f7240/d;
L_0x29f73f0/d .functor AND 1, L_0x29f6280, L_0x29f6cc0, L_0x29f8600, L_0x29f6ee0;
L_0x29f73f0 .delay 1 (80,80,80) L_0x29f73f0/d;
L_0x29f75e0/d .functor AND 1, L_0x29f6600, L_0x29f87d0, L_0x29f8600, L_0x29f6ee0;
L_0x29f75e0 .delay 1 (80,80,80) L_0x29f75e0/d;
L_0x29f7710/d .functor AND 1, L_0x29f3270, L_0x29f6cc0, L_0x29f6e20, L_0x29f8930;
L_0x29f7710 .delay 1 (80,80,80) L_0x29f7710/d;
L_0x29f7970/d .functor AND 1, L_0x29f5f10, L_0x29f87d0, L_0x29f6e20, L_0x29f8930;
L_0x29f7970 .delay 1 (80,80,80) L_0x29f7970/d;
L_0x29f76a0/d .functor AND 1, L_0x29f61c0, L_0x29f6cc0, L_0x29f8600, L_0x29f8930;
L_0x29f76a0 .delay 1 (80,80,80) L_0x29f76a0/d;
L_0x29f7cd0/d .functor AND 1, L_0x29f5fd0, L_0x29f87d0, L_0x29f8600, L_0x29f8930;
L_0x29f7cd0 .delay 1 (80,80,80) L_0x29f7cd0/d;
L_0x29f7e70/0/0 .functor OR 1, L_0x29f7090, L_0x29f7240, L_0x29f73f0, L_0x29f7710;
L_0x29f7e70/0/4 .functor OR 1, L_0x29f7970, L_0x29f76a0, L_0x29f7cd0, L_0x29f75e0;
L_0x29f7e70/d .functor OR 1, L_0x29f7e70/0/0, L_0x29f7e70/0/4, C4<0>, C4<0>;
L_0x29f7e70 .delay 1 (160,160,160) L_0x29f7e70/d;
v0x284a090_0 .net "a", 0 0, L_0x29f8260;  1 drivers
v0x284a150_0 .net "addSub", 0 0, L_0x29f6600;  1 drivers
v0x2849eb0_0 .net "andRes", 0 0, L_0x29f3270;  1 drivers
v0x2849f80_0 .net "b", 0 0, L_0x29f8450;  1 drivers
v0x2849cd0_0 .net "carryIn", 0 0, L_0x29f5e70;  1 drivers
v0x2849d70_0 .net "carryOut", 0 0, L_0x29f6ac0;  1 drivers
v0x2849af0_0 .net "initialResult", 0 0, L_0x29f7e70;  1 drivers
v0x2849b90_0 .net "isAdd", 0 0, L_0x29f7090;  1 drivers
v0x2849910_0 .net "isAnd", 0 0, L_0x29f7710;  1 drivers
v0x297f460_0 .net "isNand", 0 0, L_0x29f7970;  1 drivers
v0x297f500_0 .net "isNor", 0 0, L_0x29f76a0;  1 drivers
v0x297cdb0_0 .net "isOr", 0 0, L_0x29f7cd0;  1 drivers
v0x297ce70_0 .net "isSLT", 0 0, L_0x29f75e0;  1 drivers
v0x29132b0_0 .net "isSub", 0 0, L_0x29f7240;  1 drivers
v0x2913370_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x290d590_0 .net "isXor", 0 0, L_0x29f73f0;  1 drivers
v0x290d650_0 .net "nandRes", 0 0, L_0x29f5f10;  1 drivers
v0x28f02e0_0 .net "norRes", 0 0, L_0x29f61c0;  1 drivers
v0x28499b0_0 .net "orRes", 0 0, L_0x29f5fd0;  1 drivers
v0x28d2e40_0 .net "s0", 0 0, L_0x29f87d0;  1 drivers
v0x28d2f00_0 .net "s0inv", 0 0, L_0x29f6cc0;  1 drivers
v0x28cd120_0 .net "s1", 0 0, L_0x29f8600;  1 drivers
v0x28cd1e0_0 .net "s1inv", 0 0, L_0x29f6e20;  1 drivers
v0x28c7330_0 .net "s2", 0 0, L_0x29f8930;  1 drivers
v0x28c73f0_0 .net "s2inv", 0 0, L_0x29f6ee0;  1 drivers
v0x28b5a40_0 .net "xorRes", 0 0, L_0x29f6280;  1 drivers
S_0x2898c10 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x28a4810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29f63e0/d .functor XOR 1, L_0x29f8450, L_0x2a46e80, C4<0>, C4<0>;
L_0x29f63e0 .delay 1 (40,40,40) L_0x29f63e0/d;
L_0x29f64a0/d .functor XOR 1, L_0x29f8260, L_0x29f63e0, C4<0>, C4<0>;
L_0x29f64a0 .delay 1 (40,40,40) L_0x29f64a0/d;
L_0x29f6600/d .functor XOR 1, L_0x29f64a0, L_0x29f5e70, C4<0>, C4<0>;
L_0x29f6600 .delay 1 (40,40,40) L_0x29f6600/d;
L_0x29f6800/d .functor AND 1, L_0x29f8260, L_0x29f63e0, C4<1>, C4<1>;
L_0x29f6800 .delay 1 (40,40,40) L_0x29f6800/d;
L_0x29f6040/d .functor AND 1, L_0x29f64a0, L_0x29f5e70, C4<1>, C4<1>;
L_0x29f6040 .delay 1 (40,40,40) L_0x29f6040/d;
L_0x29f6ac0/d .functor OR 1, L_0x29f6800, L_0x29f6040, C4<0>, C4<0>;
L_0x29f6ac0 .delay 1 (40,40,40) L_0x29f6ac0/d;
v0x2898870_0 .net "AandB", 0 0, L_0x29f6800;  1 drivers
v0x2898910_0 .net "BxorSub", 0 0, L_0x29f63e0;  1 drivers
v0x2875b00_0 .net "a", 0 0, L_0x29f8260;  alias, 1 drivers
v0x2875bd0_0 .net "b", 0 0, L_0x29f8450;  alias, 1 drivers
v0x284c2f0_0 .net "carryin", 0 0, L_0x29f5e70;  alias, 1 drivers
v0x284c400_0 .net "carryout", 0 0, L_0x29f6ac0;  alias, 1 drivers
v0x284c110_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x284c1b0_0 .net "res", 0 0, L_0x29f6600;  alias, 1 drivers
v0x284bf30_0 .net "xAorB", 0 0, L_0x29f64a0;  1 drivers
v0x284bd50_0 .net "xAorBandCin", 0 0, L_0x29f6040;  1 drivers
S_0x28afd20 .scope generate, "genblk1[4]" "genblk1[4]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x28989b0 .param/l "i" 0 2 165, +C4<0100>;
S_0x28aa000 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x28afd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29f8300/d .functor AND 1, L_0x29fad30, L_0x29fae90, C4<1>, C4<1>;
L_0x29f8300 .delay 1 (40,40,40) L_0x29f8300/d;
L_0x29f8870/d .functor NAND 1, L_0x29fad30, L_0x29fae90, C4<1>, C4<1>;
L_0x29f8870 .delay 1 (20,20,20) L_0x29f8870/d;
L_0x29f8aa0/d .functor OR 1, L_0x29fad30, L_0x29fae90, C4<0>, C4<0>;
L_0x29f8aa0 .delay 1 (40,40,40) L_0x29f8aa0/d;
L_0x29f8c90/d .functor NOR 1, L_0x29fad30, L_0x29fae90, C4<0>, C4<0>;
L_0x29f8c90 .delay 1 (20,20,20) L_0x29f8c90/d;
L_0x29f8d50/d .functor XOR 1, L_0x29fad30, L_0x29fae90, C4<0>, C4<0>;
L_0x29f8d50 .delay 1 (40,40,40) L_0x29f8d50/d;
L_0x29f9790/d .functor NOT 1, L_0x29fb120, C4<0>, C4<0>, C4<0>;
L_0x29f9790 .delay 1 (10,10,10) L_0x29f9790/d;
L_0x29f98f0/d .functor NOT 1, L_0x29fb040, C4<0>, C4<0>, C4<0>;
L_0x29f98f0 .delay 1 (10,10,10) L_0x29f98f0/d;
L_0x29f99b0/d .functor NOT 1, L_0x29fb2b0, C4<0>, C4<0>, C4<0>;
L_0x29f99b0 .delay 1 (10,10,10) L_0x29f99b0/d;
L_0x29f9b60/d .functor AND 1, L_0x29f90d0, L_0x29f9790, L_0x29f98f0, L_0x29f99b0;
L_0x29f9b60 .delay 1 (80,80,80) L_0x29f9b60/d;
L_0x29f9d10/d .functor AND 1, L_0x29f90d0, L_0x29fb120, L_0x29f98f0, L_0x29f99b0;
L_0x29f9d10 .delay 1 (80,80,80) L_0x29f9d10/d;
L_0x29f9ec0/d .functor AND 1, L_0x29f8d50, L_0x29f9790, L_0x29fb040, L_0x29f99b0;
L_0x29f9ec0 .delay 1 (80,80,80) L_0x29f9ec0/d;
L_0x29fa0b0/d .functor AND 1, L_0x29f90d0, L_0x29fb120, L_0x29fb040, L_0x29f99b0;
L_0x29fa0b0 .delay 1 (80,80,80) L_0x29fa0b0/d;
L_0x29fa1e0/d .functor AND 1, L_0x29f8300, L_0x29f9790, L_0x29f98f0, L_0x29fb2b0;
L_0x29fa1e0 .delay 1 (80,80,80) L_0x29fa1e0/d;
L_0x29fa440/d .functor AND 1, L_0x29f8870, L_0x29fb120, L_0x29f98f0, L_0x29fb2b0;
L_0x29fa440 .delay 1 (80,80,80) L_0x29fa440/d;
L_0x29fa170/d .functor AND 1, L_0x29f8c90, L_0x29f9790, L_0x29fb040, L_0x29fb2b0;
L_0x29fa170 .delay 1 (80,80,80) L_0x29fa170/d;
L_0x29fa7a0/d .functor AND 1, L_0x29f8aa0, L_0x29fb120, L_0x29fb040, L_0x29fb2b0;
L_0x29fa7a0 .delay 1 (80,80,80) L_0x29fa7a0/d;
L_0x29fa940/0/0 .functor OR 1, L_0x29f9b60, L_0x29f9d10, L_0x29f9ec0, L_0x29fa1e0;
L_0x29fa940/0/4 .functor OR 1, L_0x29fa440, L_0x29fa170, L_0x29fa7a0, L_0x29fa0b0;
L_0x29fa940/d .functor OR 1, L_0x29fa940/0/0, L_0x29fa940/0/4, C4<0>, C4<0>;
L_0x29fa940 .delay 1 (160,160,160) L_0x29fa940/d;
v0x2986ee0_0 .net "a", 0 0, L_0x29fad30;  1 drivers
v0x2986fa0_0 .net "addSub", 0 0, L_0x29f90d0;  1 drivers
v0x2986a10_0 .net "andRes", 0 0, L_0x29f8300;  1 drivers
v0x2986ae0_0 .net "b", 0 0, L_0x29fae90;  1 drivers
v0x2986540_0 .net "carryIn", 0 0, L_0x29f89d0;  1 drivers
v0x29865e0_0 .net "carryOut", 0 0, L_0x29f9590;  1 drivers
v0x2986070_0 .net "initialResult", 0 0, L_0x29fa940;  1 drivers
v0x2986110_0 .net "isAdd", 0 0, L_0x29f9b60;  1 drivers
v0x2985ba0_0 .net "isAnd", 0 0, L_0x29fa1e0;  1 drivers
v0x2985c40_0 .net "isNand", 0 0, L_0x29fa440;  1 drivers
v0x29856d0_0 .net "isNor", 0 0, L_0x29fa170;  1 drivers
v0x2985770_0 .net "isOr", 0 0, L_0x29fa7a0;  1 drivers
v0x2985200_0 .net "isSLT", 0 0, L_0x29fa0b0;  1 drivers
v0x29852c0_0 .net "isSub", 0 0, L_0x29f9d10;  1 drivers
v0x2983510_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29835b0_0 .net "isXor", 0 0, L_0x29f9ec0;  1 drivers
v0x2984d30_0 .net "nandRes", 0 0, L_0x29f8870;  1 drivers
v0x2984860_0 .net "norRes", 0 0, L_0x29f8c90;  1 drivers
v0x2984920_0 .net "orRes", 0 0, L_0x29f8aa0;  1 drivers
v0x2984390_0 .net "s0", 0 0, L_0x29fb120;  1 drivers
v0x2984450_0 .net "s0inv", 0 0, L_0x29f9790;  1 drivers
v0x298d660_0 .net "s1", 0 0, L_0x29fb040;  1 drivers
v0x298d720_0 .net "s1inv", 0 0, L_0x29f98f0;  1 drivers
v0x297b6e0_0 .net "s2", 0 0, L_0x29fb2b0;  1 drivers
v0x297b7a0_0 .net "s2inv", 0 0, L_0x29f99b0;  1 drivers
v0x297b210_0 .net "xorRes", 0 0, L_0x29f8d50;  1 drivers
S_0x288cc10 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x28aa000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29f8eb0/d .functor XOR 1, L_0x29fae90, L_0x2a46e80, C4<0>, C4<0>;
L_0x29f8eb0 .delay 1 (40,40,40) L_0x29f8eb0/d;
L_0x29f8f70/d .functor XOR 1, L_0x29fad30, L_0x29f8eb0, C4<0>, C4<0>;
L_0x29f8f70 .delay 1 (40,40,40) L_0x29f8f70/d;
L_0x29f90d0/d .functor XOR 1, L_0x29f8f70, L_0x29f89d0, C4<0>, C4<0>;
L_0x29f90d0 .delay 1 (40,40,40) L_0x29f90d0/d;
L_0x29f92d0/d .functor AND 1, L_0x29fad30, L_0x29f8eb0, C4<1>, C4<1>;
L_0x29f92d0 .delay 1 (40,40,40) L_0x29f92d0/d;
L_0x29f8b10/d .functor AND 1, L_0x29f8f70, L_0x29f89d0, C4<1>, C4<1>;
L_0x29f8b10 .delay 1 (40,40,40) L_0x29f8b10/d;
L_0x29f9590/d .functor OR 1, L_0x29f92d0, L_0x29f8b10, C4<0>, C4<0>;
L_0x29f9590 .delay 1 (40,40,40) L_0x29f9590/d;
v0x2886f20_0 .net "AandB", 0 0, L_0x29f92d0;  1 drivers
v0x2886fe0_0 .net "BxorSub", 0 0, L_0x29f8eb0;  1 drivers
v0x2983ec0_0 .net "a", 0 0, L_0x29fad30;  alias, 1 drivers
v0x2983f60_0 .net "b", 0 0, L_0x29fae90;  alias, 1 drivers
v0x29839f0_0 .net "carryin", 0 0, L_0x29f89d0;  alias, 1 drivers
v0x2983b00_0 .net "carryout", 0 0, L_0x29f9590;  alias, 1 drivers
v0x2987d50_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2987880_0 .net "res", 0 0, L_0x29f90d0;  alias, 1 drivers
v0x2987920_0 .net "xAorB", 0 0, L_0x29f8f70;  1 drivers
v0x29873b0_0 .net "xAorBandCin", 0 0, L_0x29f8b10;  1 drivers
S_0x297ad40 .scope generate, "genblk1[5]" "genblk1[5]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x2985380 .param/l "i" 0 2 165, +C4<0101>;
S_0x297a870 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x297ad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29fadd0/d .functor AND 1, L_0x29fd780, L_0x29fd8e0, C4<1>, C4<1>;
L_0x29fadd0 .delay 1 (40,40,40) L_0x29fadd0/d;
L_0x29fb210/d .functor NAND 1, L_0x29fd780, L_0x29fd8e0, C4<1>, C4<1>;
L_0x29fb210 .delay 1 (20,20,20) L_0x29fb210/d;
L_0x29fb4a0/d .functor OR 1, L_0x29fd780, L_0x29fd8e0, C4<0>, C4<0>;
L_0x29fb4a0 .delay 1 (40,40,40) L_0x29fb4a0/d;
L_0x29fb690/d .functor NOR 1, L_0x29fd780, L_0x29fd8e0, C4<0>, C4<0>;
L_0x29fb690 .delay 1 (20,20,20) L_0x29fb690/d;
L_0x29fb7f0/d .functor XOR 1, L_0x29fd780, L_0x29fd8e0, C4<0>, C4<0>;
L_0x29fb7f0 .delay 1 (40,40,40) L_0x29fb7f0/d;
L_0x29fc190/d .functor NOT 1, L_0x29fdba0, C4<0>, C4<0>, C4<0>;
L_0x29fc190 .delay 1 (10,10,10) L_0x29fc190/d;
L_0x29fc2f0/d .functor NOT 1, L_0x29f5cc0, C4<0>, C4<0>, C4<0>;
L_0x29fc2f0 .delay 1 (10,10,10) L_0x29fc2f0/d;
L_0x29fc360/d .functor NOT 1, L_0x29fda90, C4<0>, C4<0>, C4<0>;
L_0x29fc360 .delay 1 (10,10,10) L_0x29fc360/d;
L_0x29fc510/d .functor AND 1, L_0x29fbad0, L_0x29fc190, L_0x29fc2f0, L_0x29fc360;
L_0x29fc510 .delay 1 (80,80,80) L_0x29fc510/d;
L_0x29fc6c0/d .functor AND 1, L_0x29fbad0, L_0x29fdba0, L_0x29fc2f0, L_0x29fc360;
L_0x29fc6c0 .delay 1 (80,80,80) L_0x29fc6c0/d;
L_0x29fc8d0/d .functor AND 1, L_0x29fb7f0, L_0x29fc190, L_0x29f5cc0, L_0x29fc360;
L_0x29fc8d0 .delay 1 (80,80,80) L_0x29fc8d0/d;
L_0x29fcab0/d .functor AND 1, L_0x29fbad0, L_0x29fdba0, L_0x29f5cc0, L_0x29fc360;
L_0x29fcab0 .delay 1 (80,80,80) L_0x29fcab0/d;
L_0x29fcc80/d .functor AND 1, L_0x29fadd0, L_0x29fc190, L_0x29fc2f0, L_0x29fda90;
L_0x29fcc80 .delay 1 (80,80,80) L_0x29fcc80/d;
L_0x29fce60/d .functor AND 1, L_0x29fb210, L_0x29fdba0, L_0x29fc2f0, L_0x29fda90;
L_0x29fce60 .delay 1 (80,80,80) L_0x29fce60/d;
L_0x29fcc10/d .functor AND 1, L_0x29fb690, L_0x29fc190, L_0x29f5cc0, L_0x29fda90;
L_0x29fcc10 .delay 1 (80,80,80) L_0x29fcc10/d;
L_0x29fd1f0/d .functor AND 1, L_0x29fb4a0, L_0x29fdba0, L_0x29f5cc0, L_0x29fda90;
L_0x29fd1f0 .delay 1 (80,80,80) L_0x29fd1f0/d;
L_0x29fd390/0/0 .functor OR 1, L_0x29fc510, L_0x29fc6c0, L_0x29fc8d0, L_0x29fcc80;
L_0x29fd390/0/4 .functor OR 1, L_0x29fce60, L_0x29fcc10, L_0x29fd1f0, L_0x29fcab0;
L_0x29fd390/d .functor OR 1, L_0x29fd390/0/0, L_0x29fd390/0/4, C4<0>, C4<0>;
L_0x29fd390 .delay 1 (160,160,160) L_0x29fd390/d;
v0x29781d0_0 .net "a", 0 0, L_0x29fd780;  1 drivers
v0x2978270_0 .net "addSub", 0 0, L_0x29fbad0;  1 drivers
v0x297c2f0_0 .net "andRes", 0 0, L_0x29fadd0;  1 drivers
v0x297c3c0_0 .net "b", 0 0, L_0x29fd8e0;  1 drivers
v0x284ec70_0 .net "carryIn", 0 0, L_0x29fb350;  1 drivers
v0x284ed10_0 .net "carryOut", 0 0, L_0x29fbf90;  1 drivers
v0x284e830_0 .net "initialResult", 0 0, L_0x29fd390;  1 drivers
v0x284e8d0_0 .net "isAdd", 0 0, L_0x29fc510;  1 drivers
v0x284e610_0 .net "isAnd", 0 0, L_0x29fcc80;  1 drivers
v0x284e6b0_0 .net "isNand", 0 0, L_0x29fce60;  1 drivers
v0x284e3f0_0 .net "isNor", 0 0, L_0x29fcc10;  1 drivers
v0x284e490_0 .net "isOr", 0 0, L_0x29fd1f0;  1 drivers
v0x284e1d0_0 .net "isSLT", 0 0, L_0x29fcab0;  1 drivers
v0x284e290_0 .net "isSub", 0 0, L_0x29fc6c0;  1 drivers
v0x284ddd0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x284de70_0 .net "isXor", 0 0, L_0x29fc8d0;  1 drivers
v0x284d990_0 .net "nandRes", 0 0, L_0x29fb210;  1 drivers
v0x284d770_0 .net "norRes", 0 0, L_0x29fb690;  1 drivers
v0x284d830_0 .net "orRes", 0 0, L_0x29fb4a0;  1 drivers
v0x284d330_0 .net "s0", 0 0, L_0x29fdba0;  1 drivers
v0x284d3f0_0 .net "s0inv", 0 0, L_0x29fc190;  1 drivers
v0x284cb30_0 .net "s1", 0 0, L_0x29f5cc0;  1 drivers
v0x284cbf0_0 .net "s1inv", 0 0, L_0x29fc2f0;  1 drivers
v0x284c510_0 .net "s2", 0 0, L_0x29fda90;  1 drivers
v0x284c5d0_0 .net "s2inv", 0 0, L_0x29fc360;  1 drivers
v0x284b550_0 .net "xorRes", 0 0, L_0x29fb7f0;  1 drivers
S_0x2979ed0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x297a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29fb860/d .functor XOR 1, L_0x29fd8e0, L_0x2a46e80, C4<0>, C4<0>;
L_0x29fb860 .delay 1 (40,40,40) L_0x29fb860/d;
L_0x29fb9c0/d .functor XOR 1, L_0x29fd780, L_0x29fb860, C4<0>, C4<0>;
L_0x29fb9c0 .delay 1 (40,40,40) L_0x29fb9c0/d;
L_0x29fbad0/d .functor XOR 1, L_0x29fb9c0, L_0x29fb350, C4<0>, C4<0>;
L_0x29fbad0 .delay 1 (40,40,40) L_0x29fbad0/d;
L_0x29fbcd0/d .functor AND 1, L_0x29fd780, L_0x29fb860, C4<1>, C4<1>;
L_0x29fbcd0 .delay 1 (40,40,40) L_0x29fbcd0/d;
L_0x29fb510/d .functor AND 1, L_0x29fb9c0, L_0x29fb350, C4<1>, C4<1>;
L_0x29fb510 .delay 1 (40,40,40) L_0x29fb510/d;
L_0x29fbf90/d .functor OR 1, L_0x29fbcd0, L_0x29fb510, C4<0>, C4<0>;
L_0x29fbf90 .delay 1 (40,40,40) L_0x29fbf90/d;
v0x2979a00_0 .net "AandB", 0 0, L_0x29fbcd0;  1 drivers
v0x2979ae0_0 .net "BxorSub", 0 0, L_0x29fb860;  1 drivers
v0x2979530_0 .net "a", 0 0, L_0x29fd780;  alias, 1 drivers
v0x29795d0_0 .net "b", 0 0, L_0x29fd8e0;  alias, 1 drivers
v0x2979060_0 .net "carryin", 0 0, L_0x29fb350;  alias, 1 drivers
v0x2979120_0 .net "carryout", 0 0, L_0x29fbf90;  alias, 1 drivers
v0x2978b80_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2978c20_0 .net "res", 0 0, L_0x29fbad0;  alias, 1 drivers
v0x29786b0_0 .net "xAorB", 0 0, L_0x29fb9c0;  1 drivers
v0x2978770_0 .net "xAorBandCin", 0 0, L_0x29fb510;  1 drivers
S_0x284b330 .scope generate, "genblk1[6]" "genblk1[6]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x297a520 .param/l "i" 0 2 165, +C4<0110>;
S_0x284a6f0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x284b330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29fd820/d .functor AND 1, L_0x2a00300, L_0x2a00460, C4<1>, C4<1>;
L_0x29fd820 .delay 1 (40,40,40) L_0x29fd820/d;
L_0x29fd050/d .functor NAND 1, L_0x2a00300, L_0x2a00460, C4<1>, C4<1>;
L_0x29fd050 .delay 1 (20,20,20) L_0x29fd050/d;
L_0x29fdfd0/d .functor OR 1, L_0x2a00300, L_0x2a00460, C4<0>, C4<0>;
L_0x29fdfd0 .delay 1 (40,40,40) L_0x29fdfd0/d;
L_0x29fe1c0/d .functor NOR 1, L_0x2a00300, L_0x2a00460, C4<0>, C4<0>;
L_0x29fe1c0 .delay 1 (20,20,20) L_0x29fe1c0/d;
L_0x29fe320/d .functor XOR 1, L_0x2a00300, L_0x2a00460, C4<0>, C4<0>;
L_0x29fe320 .delay 1 (40,40,40) L_0x29fe320/d;
L_0x29fecc0/d .functor NOT 1, L_0x2a00750, C4<0>, C4<0>, C4<0>;
L_0x29fecc0 .delay 1 (10,10,10) L_0x29fecc0/d;
L_0x29fee20/d .functor NOT 1, L_0x2a00610, C4<0>, C4<0>, C4<0>;
L_0x29fee20 .delay 1 (10,10,10) L_0x29fee20/d;
L_0x29feee0/d .functor NOT 1, L_0x2a006b0, C4<0>, C4<0>, C4<0>;
L_0x29feee0 .delay 1 (10,10,10) L_0x29feee0/d;
L_0x29ff090/d .functor AND 1, L_0x29fe600, L_0x29fecc0, L_0x29fee20, L_0x29feee0;
L_0x29ff090 .delay 1 (80,80,80) L_0x29ff090/d;
L_0x29ff240/d .functor AND 1, L_0x29fe600, L_0x2a00750, L_0x29fee20, L_0x29feee0;
L_0x29ff240 .delay 1 (80,80,80) L_0x29ff240/d;
L_0x29ff450/d .functor AND 1, L_0x29fe320, L_0x29fecc0, L_0x2a00610, L_0x29feee0;
L_0x29ff450 .delay 1 (80,80,80) L_0x29ff450/d;
L_0x29ff630/d .functor AND 1, L_0x29fe600, L_0x2a00750, L_0x2a00610, L_0x29feee0;
L_0x29ff630 .delay 1 (80,80,80) L_0x29ff630/d;
L_0x29ff800/d .functor AND 1, L_0x29fd820, L_0x29fecc0, L_0x29fee20, L_0x2a006b0;
L_0x29ff800 .delay 1 (80,80,80) L_0x29ff800/d;
L_0x29ff9e0/d .functor AND 1, L_0x29fd050, L_0x2a00750, L_0x29fee20, L_0x2a006b0;
L_0x29ff9e0 .delay 1 (80,80,80) L_0x29ff9e0/d;
L_0x29ff790/d .functor AND 1, L_0x29fe1c0, L_0x29fecc0, L_0x2a00610, L_0x2a006b0;
L_0x29ff790 .delay 1 (80,80,80) L_0x29ff790/d;
L_0x29ffd70/d .functor AND 1, L_0x29fdfd0, L_0x2a00750, L_0x2a00610, L_0x2a006b0;
L_0x29ffd70 .delay 1 (80,80,80) L_0x29ffd70/d;
L_0x29fff10/0/0 .functor OR 1, L_0x29ff090, L_0x29ff240, L_0x29ff450, L_0x29ff800;
L_0x29fff10/0/4 .functor OR 1, L_0x29ff9e0, L_0x29ff790, L_0x29ffd70, L_0x29ff630;
L_0x29fff10/d .functor OR 1, L_0x29fff10/0/0, L_0x29fff10/0/4, C4<0>, C4<0>;
L_0x29fff10 .delay 1 (160,160,160) L_0x29fff10/d;
v0x2919d30_0 .net "a", 0 0, L_0x2a00300;  1 drivers
v0x2919df0_0 .net "addSub", 0 0, L_0x29fe600;  1 drivers
v0x2919940_0 .net "andRes", 0 0, L_0x29fd820;  1 drivers
v0x2919a10_0 .net "b", 0 0, L_0x2a00460;  1 drivers
v0x2913550_0 .net "carryIn", 0 0, L_0x29fde50;  1 drivers
v0x29135f0_0 .net "carryOut", 0 0, L_0x29feac0;  1 drivers
v0x2907ac0_0 .net "initialResult", 0 0, L_0x29fff10;  1 drivers
v0x2907b60_0 .net "isAdd", 0 0, L_0x29ff090;  1 drivers
v0x2902c10_0 .net "isAnd", 0 0, L_0x29ff800;  1 drivers
v0x2902cb0_0 .net "isNand", 0 0, L_0x29ff9e0;  1 drivers
v0x29027c0_0 .net "isNor", 0 0, L_0x29ff790;  1 drivers
v0x2902860_0 .net "isOr", 0 0, L_0x29ffd70;  1 drivers
v0x29023d0_0 .net "isSLT", 0 0, L_0x29ff630;  1 drivers
v0x2902490_0 .net "isSub", 0 0, L_0x29ff240;  1 drivers
v0x28fce40_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28fcee0_0 .net "isXor", 0 0, L_0x29ff450;  1 drivers
v0x28fc9f0_0 .net "nandRes", 0 0, L_0x29fd050;  1 drivers
v0x28fc600_0 .net "norRes", 0 0, L_0x29fe1c0;  1 drivers
v0x28fc6c0_0 .net "orRes", 0 0, L_0x29fdfd0;  1 drivers
v0x28f7070_0 .net "s0", 0 0, L_0x2a00750;  1 drivers
v0x28f7130_0 .net "s0inv", 0 0, L_0x29fecc0;  1 drivers
v0x28f6c20_0 .net "s1", 0 0, L_0x2a00610;  1 drivers
v0x28f6ce0_0 .net "s1inv", 0 0, L_0x29fee20;  1 drivers
v0x28f6830_0 .net "s2", 0 0, L_0x2a006b0;  1 drivers
v0x28f68f0_0 .net "s2inv", 0 0, L_0x29feee0;  1 drivers
v0x28e58a0_0 .net "xorRes", 0 0, L_0x29fe320;  1 drivers
S_0x29258d0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x284a6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29fe390/d .functor XOR 1, L_0x2a00460, L_0x2a46e80, C4<0>, C4<0>;
L_0x29fe390 .delay 1 (40,40,40) L_0x29fe390/d;
L_0x29fe4f0/d .functor XOR 1, L_0x2a00300, L_0x29fe390, C4<0>, C4<0>;
L_0x29fe4f0 .delay 1 (40,40,40) L_0x29fe4f0/d;
L_0x29fe600/d .functor XOR 1, L_0x29fe4f0, L_0x29fde50, C4<0>, C4<0>;
L_0x29fe600 .delay 1 (40,40,40) L_0x29fe600/d;
L_0x29fe800/d .functor AND 1, L_0x2a00300, L_0x29fe390, C4<1>, C4<1>;
L_0x29fe800 .delay 1 (40,40,40) L_0x29fe800/d;
L_0x29fe040/d .functor AND 1, L_0x29fe4f0, L_0x29fde50, C4<1>, C4<1>;
L_0x29fe040 .delay 1 (40,40,40) L_0x29fe040/d;
L_0x29feac0/d .functor OR 1, L_0x29fe800, L_0x29fe040, C4<0>, C4<0>;
L_0x29feac0 .delay 1 (40,40,40) L_0x29feac0/d;
v0x29254e0_0 .net "AandB", 0 0, L_0x29fe800;  1 drivers
v0x29255c0_0 .net "BxorSub", 0 0, L_0x29fe390;  1 drivers
v0x291ff50_0 .net "a", 0 0, L_0x2a00300;  alias, 1 drivers
v0x291fff0_0 .net "b", 0 0, L_0x2a00460;  alias, 1 drivers
v0x291fb00_0 .net "carryin", 0 0, L_0x29fde50;  alias, 1 drivers
v0x291fbc0_0 .net "carryout", 0 0, L_0x29feac0;  alias, 1 drivers
v0x291f710_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x291f7b0_0 .net "res", 0 0, L_0x29fe600;  alias, 1 drivers
v0x291a180_0 .net "xAorB", 0 0, L_0x29fe4f0;  1 drivers
v0x291a240_0 .net "xAorBandCin", 0 0, L_0x29fe040;  1 drivers
S_0x28e5450 .scope generate, "genblk1[7]" "genblk1[7]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x2902550 .param/l "i" 0 2 165, +C4<0111>;
S_0x28e5060 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x28e5450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a003a0/d .functor AND 1, L_0x2a02d80, L_0x2a02ff0, C4<1>, C4<1>;
L_0x2a003a0 .delay 1 (40,40,40) L_0x2a003a0/d;
L_0x2a009a0/d .functor NAND 1, L_0x2a02d80, L_0x2a02ff0, C4<1>, C4<1>;
L_0x2a009a0 .delay 1 (20,20,20) L_0x2a009a0/d;
L_0x29ffbd0/d .functor OR 1, L_0x2a02d80, L_0x2a02ff0, C4<0>, C4<0>;
L_0x29ffbd0 .delay 1 (40,40,40) L_0x29ffbd0/d;
L_0x2a00c20/d .functor NOR 1, L_0x2a02d80, L_0x2a02ff0, C4<0>, C4<0>;
L_0x2a00c20 .delay 1 (20,20,20) L_0x2a00c20/d;
L_0x2a00ce0/d .functor XOR 1, L_0x2a02d80, L_0x2a02ff0, C4<0>, C4<0>;
L_0x2a00ce0 .delay 1 (40,40,40) L_0x2a00ce0/d;
L_0x2a01740/d .functor NOT 1, L_0x2a03420, C4<0>, C4<0>, C4<0>;
L_0x2a01740 .delay 1 (10,10,10) L_0x2a01740/d;
L_0x2a018a0/d .functor NOT 1, L_0x2a032b0, C4<0>, C4<0>, C4<0>;
L_0x2a018a0 .delay 1 (10,10,10) L_0x2a018a0/d;
L_0x2a01960/d .functor NOT 1, L_0x2a03350, C4<0>, C4<0>, C4<0>;
L_0x2a01960 .delay 1 (10,10,10) L_0x2a01960/d;
L_0x2a01b10/d .functor AND 1, L_0x2a01060, L_0x2a01740, L_0x2a018a0, L_0x2a01960;
L_0x2a01b10 .delay 1 (80,80,80) L_0x2a01b10/d;
L_0x2a01cc0/d .functor AND 1, L_0x2a01060, L_0x2a03420, L_0x2a018a0, L_0x2a01960;
L_0x2a01cc0 .delay 1 (80,80,80) L_0x2a01cc0/d;
L_0x2a01ed0/d .functor AND 1, L_0x2a00ce0, L_0x2a01740, L_0x2a032b0, L_0x2a01960;
L_0x2a01ed0 .delay 1 (80,80,80) L_0x2a01ed0/d;
L_0x2a020b0/d .functor AND 1, L_0x2a01060, L_0x2a03420, L_0x2a032b0, L_0x2a01960;
L_0x2a020b0 .delay 1 (80,80,80) L_0x2a020b0/d;
L_0x2a02280/d .functor AND 1, L_0x2a003a0, L_0x2a01740, L_0x2a018a0, L_0x2a03350;
L_0x2a02280 .delay 1 (80,80,80) L_0x2a02280/d;
L_0x2a02460/d .functor AND 1, L_0x2a009a0, L_0x2a03420, L_0x2a018a0, L_0x2a03350;
L_0x2a02460 .delay 1 (80,80,80) L_0x2a02460/d;
L_0x2a02210/d .functor AND 1, L_0x2a00c20, L_0x2a01740, L_0x2a032b0, L_0x2a03350;
L_0x2a02210 .delay 1 (80,80,80) L_0x2a02210/d;
L_0x2a027f0/d .functor AND 1, L_0x29ffbd0, L_0x2a03420, L_0x2a032b0, L_0x2a03350;
L_0x2a027f0 .delay 1 (80,80,80) L_0x2a027f0/d;
L_0x2a02990/0/0 .functor OR 1, L_0x2a01b10, L_0x2a01cc0, L_0x2a01ed0, L_0x2a02280;
L_0x2a02990/0/4 .functor OR 1, L_0x2a02460, L_0x2a02210, L_0x2a027f0, L_0x2a020b0;
L_0x2a02990/d .functor OR 1, L_0x2a02990/0/0, L_0x2a02990/0/4, C4<0>, C4<0>;
L_0x2a02990 .delay 1 (160,160,160) L_0x2a02990/d;
v0x28c7650_0 .net "a", 0 0, L_0x2a02d80;  1 drivers
v0x28c7710_0 .net "addSub", 0 0, L_0x2a01060;  1 drivers
v0x28c27a0_0 .net "andRes", 0 0, L_0x2a003a0;  1 drivers
v0x28c2870_0 .net "b", 0 0, L_0x2a02ff0;  1 drivers
v0x28c2350_0 .net "carryIn", 0 0, L_0x2a00b50;  1 drivers
v0x28c23f0_0 .net "carryOut", 0 0, L_0x2a01540;  1 drivers
v0x28c1f60_0 .net "initialResult", 0 0, L_0x2a02990;  1 drivers
v0x28c2000_0 .net "isAdd", 0 0, L_0x2a01b10;  1 drivers
v0x28bc9a0_0 .net "isAnd", 0 0, L_0x2a02280;  1 drivers
v0x28bca40_0 .net "isNand", 0 0, L_0x2a02460;  1 drivers
v0x28bc550_0 .net "isNor", 0 0, L_0x2a02210;  1 drivers
v0x28bc5f0_0 .net "isOr", 0 0, L_0x2a027f0;  1 drivers
v0x28bc160_0 .net "isSLT", 0 0, L_0x2a020b0;  1 drivers
v0x28bc220_0 .net "isSub", 0 0, L_0x2a01cc0;  1 drivers
v0x28b6ba0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28b6c40_0 .net "isXor", 0 0, L_0x2a01ed0;  1 drivers
v0x28b6750_0 .net "nandRes", 0 0, L_0x2a009a0;  1 drivers
v0x28b6360_0 .net "norRes", 0 0, L_0x2a00c20;  1 drivers
v0x28b6420_0 .net "orRes", 0 0, L_0x29ffbd0;  1 drivers
v0x28a53f0_0 .net "s0", 0 0, L_0x2a03420;  1 drivers
v0x28a54b0_0 .net "s0inv", 0 0, L_0x2a01740;  1 drivers
v0x28a4fa0_0 .net "s1", 0 0, L_0x2a032b0;  1 drivers
v0x28a5060_0 .net "s1inv", 0 0, L_0x2a018a0;  1 drivers
v0x28a4bb0_0 .net "s2", 0 0, L_0x2a03350;  1 drivers
v0x28a4c70_0 .net "s2inv", 0 0, L_0x2a01960;  1 drivers
v0x289f5f0_0 .net "xorRes", 0 0, L_0x2a00ce0;  1 drivers
S_0x28df680 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x28e5060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a00e40/d .functor XOR 1, L_0x2a02ff0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a00e40 .delay 1 (40,40,40) L_0x2a00e40/d;
L_0x2a00f00/d .functor XOR 1, L_0x2a02d80, L_0x2a00e40, C4<0>, C4<0>;
L_0x2a00f00 .delay 1 (40,40,40) L_0x2a00f00/d;
L_0x2a01060/d .functor XOR 1, L_0x2a00f00, L_0x2a00b50, C4<0>, C4<0>;
L_0x2a01060 .delay 1 (40,40,40) L_0x2a01060/d;
L_0x2a01260/d .functor AND 1, L_0x2a02d80, L_0x2a00e40, C4<1>, C4<1>;
L_0x2a01260 .delay 1 (40,40,40) L_0x2a01260/d;
L_0x2a014d0/d .functor AND 1, L_0x2a00f00, L_0x2a00b50, C4<1>, C4<1>;
L_0x2a014d0 .delay 1 (40,40,40) L_0x2a014d0/d;
L_0x2a01540/d .functor OR 1, L_0x2a01260, L_0x2a014d0, C4<0>, C4<0>;
L_0x2a01540 .delay 1 (40,40,40) L_0x2a01540/d;
v0x28df290_0 .net "AandB", 0 0, L_0x2a01260;  1 drivers
v0x28df370_0 .net "BxorSub", 0 0, L_0x2a00e40;  1 drivers
v0x28d9d00_0 .net "a", 0 0, L_0x2a02d80;  alias, 1 drivers
v0x28d9da0_0 .net "b", 0 0, L_0x2a02ff0;  alias, 1 drivers
v0x28d98b0_0 .net "carryin", 0 0, L_0x2a00b50;  alias, 1 drivers
v0x28d9970_0 .net "carryout", 0 0, L_0x2a01540;  alias, 1 drivers
v0x28d94c0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28d9560_0 .net "res", 0 0, L_0x2a01060;  alias, 1 drivers
v0x28d30e0_0 .net "xAorB", 0 0, L_0x2a00f00;  1 drivers
v0x28d31a0_0 .net "xAorBandCin", 0 0, L_0x2a014d0;  1 drivers
S_0x289f1a0 .scope generate, "genblk1[8]" "genblk1[8]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x2849a70 .param/l "i" 0 2 165, +C4<01000>;
S_0x289edb0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x289f1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a02e20/d .functor AND 1, L_0x2a05980, L_0x2a05ae0, C4<1>, C4<1>;
L_0x2a02e20 .delay 1 (40,40,40) L_0x2a02e20/d;
L_0x2a02650/d .functor NAND 1, L_0x2a05980, L_0x2a05ae0, C4<1>, C4<1>;
L_0x2a02650 .delay 1 (20,20,20) L_0x2a02650/d;
L_0x2a036a0/d .functor OR 1, L_0x2a05980, L_0x2a05ae0, C4<0>, C4<0>;
L_0x2a036a0 .delay 1 (40,40,40) L_0x2a036a0/d;
L_0x2a03890/d .functor NOR 1, L_0x2a05980, L_0x2a05ae0, C4<0>, C4<0>;
L_0x2a03890 .delay 1 (20,20,20) L_0x2a03890/d;
L_0x2a03950/d .functor XOR 1, L_0x2a05980, L_0x2a05ae0, C4<0>, C4<0>;
L_0x2a03950 .delay 1 (40,40,40) L_0x2a03950/d;
L_0x2a04340/d .functor NOT 1, L_0x2a03560, C4<0>, C4<0>, C4<0>;
L_0x2a04340 .delay 1 (10,10,10) L_0x2a04340/d;
L_0x2a044a0/d .functor NOT 1, L_0x2a05e40, C4<0>, C4<0>, C4<0>;
L_0x2a044a0 .delay 1 (10,10,10) L_0x2a044a0/d;
L_0x2a04560/d .functor NOT 1, L_0x2a05ee0, C4<0>, C4<0>, C4<0>;
L_0x2a04560 .delay 1 (10,10,10) L_0x2a04560/d;
L_0x2a04710/d .functor AND 1, L_0x2a03cd0, L_0x2a04340, L_0x2a044a0, L_0x2a04560;
L_0x2a04710 .delay 1 (80,80,80) L_0x2a04710/d;
L_0x2a048c0/d .functor AND 1, L_0x2a03cd0, L_0x2a03560, L_0x2a044a0, L_0x2a04560;
L_0x2a048c0 .delay 1 (80,80,80) L_0x2a048c0/d;
L_0x2a04ad0/d .functor AND 1, L_0x2a03950, L_0x2a04340, L_0x2a05e40, L_0x2a04560;
L_0x2a04ad0 .delay 1 (80,80,80) L_0x2a04ad0/d;
L_0x2a04cb0/d .functor AND 1, L_0x2a03cd0, L_0x2a03560, L_0x2a05e40, L_0x2a04560;
L_0x2a04cb0 .delay 1 (80,80,80) L_0x2a04cb0/d;
L_0x2a04e80/d .functor AND 1, L_0x2a02e20, L_0x2a04340, L_0x2a044a0, L_0x2a05ee0;
L_0x2a04e80 .delay 1 (80,80,80) L_0x2a04e80/d;
L_0x2a05060/d .functor AND 1, L_0x2a02650, L_0x2a03560, L_0x2a044a0, L_0x2a05ee0;
L_0x2a05060 .delay 1 (80,80,80) L_0x2a05060/d;
L_0x2a04e10/d .functor AND 1, L_0x2a03890, L_0x2a04340, L_0x2a05e40, L_0x2a05ee0;
L_0x2a04e10 .delay 1 (80,80,80) L_0x2a04e10/d;
L_0x2a053f0/d .functor AND 1, L_0x2a036a0, L_0x2a03560, L_0x2a05e40, L_0x2a05ee0;
L_0x2a053f0 .delay 1 (80,80,80) L_0x2a053f0/d;
L_0x2a05590/0/0 .functor OR 1, L_0x2a04710, L_0x2a048c0, L_0x2a04ad0, L_0x2a04e80;
L_0x2a05590/0/4 .functor OR 1, L_0x2a05060, L_0x2a04e10, L_0x2a053f0, L_0x2a04cb0;
L_0x2a05590/d .functor OR 1, L_0x2a05590/0/0, L_0x2a05590/0/4, C4<0>, C4<0>;
L_0x2a05590 .delay 1 (160,160,160) L_0x2a05590/d;
v0x287c4f0_0 .net "a", 0 0, L_0x2a05980;  1 drivers
v0x287c5b0_0 .net "addSub", 0 0, L_0x2a03cd0;  1 drivers
v0x287c0b0_0 .net "andRes", 0 0, L_0x2a02e20;  1 drivers
v0x287c180_0 .net "b", 0 0, L_0x2a05ae0;  1 drivers
v0x287bcc0_0 .net "carryIn", 0 0, L_0x2a034c0;  1 drivers
v0x287bd60_0 .net "carryOut", 0 0, L_0x2a04140;  1 drivers
v0x2876720_0 .net "initialResult", 0 0, L_0x2a05590;  1 drivers
v0x28767c0_0 .net "isAdd", 0 0, L_0x2a04710;  1 drivers
v0x28762e0_0 .net "isAnd", 0 0, L_0x2a04e80;  1 drivers
v0x2876380_0 .net "isNand", 0 0, L_0x2a05060;  1 drivers
v0x2875ef0_0 .net "isNor", 0 0, L_0x2a04e10;  1 drivers
v0x2875f90_0 .net "isOr", 0 0, L_0x2a053f0;  1 drivers
v0x2907760_0 .net "isSLT", 0 0, L_0x2a04cb0;  1 drivers
v0x2907820_0 .net "isSub", 0 0, L_0x2a048c0;  1 drivers
v0x284ea50_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x284eaf0_0 .net "isXor", 0 0, L_0x2a04ad0;  1 drivers
v0x284dbb0_0 .net "nandRes", 0 0, L_0x2a02650;  1 drivers
v0x284c910_0 .net "norRes", 0 0, L_0x2a03890;  1 drivers
v0x284c9b0_0 .net "orRes", 0 0, L_0x2a036a0;  1 drivers
v0x290d830_0 .net "s0", 0 0, L_0x2a03560;  1 drivers
v0x290d8f0_0 .net "s0inv", 0 0, L_0x2a04340;  1 drivers
v0x28f0470_0 .net "s1", 0 0, L_0x2a05e40;  1 drivers
v0x28f0530_0 .net "s1inv", 0 0, L_0x2a044a0;  1 drivers
v0x28ea750_0 .net "s2", 0 0, L_0x2a05ee0;  1 drivers
v0x28ea810_0 .net "s2inv", 0 0, L_0x2a04560;  1 drivers
v0x28cd3c0_0 .net "xorRes", 0 0, L_0x2a03950;  1 drivers
S_0x28993a0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x289edb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a03ab0/d .functor XOR 1, L_0x2a05ae0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a03ab0 .delay 1 (40,40,40) L_0x2a03ab0/d;
L_0x2a03b70/d .functor XOR 1, L_0x2a05980, L_0x2a03ab0, C4<0>, C4<0>;
L_0x2a03b70 .delay 1 (40,40,40) L_0x2a03b70/d;
L_0x2a03cd0/d .functor XOR 1, L_0x2a03b70, L_0x2a034c0, C4<0>, C4<0>;
L_0x2a03cd0 .delay 1 (40,40,40) L_0x2a03cd0/d;
L_0x2a03ed0/d .functor AND 1, L_0x2a05980, L_0x2a03ab0, C4<1>, C4<1>;
L_0x2a03ed0 .delay 1 (40,40,40) L_0x2a03ed0/d;
L_0x2a03710/d .functor AND 1, L_0x2a03b70, L_0x2a034c0, C4<1>, C4<1>;
L_0x2a03710 .delay 1 (40,40,40) L_0x2a03710/d;
L_0x2a04140/d .functor OR 1, L_0x2a03ed0, L_0x2a03710, C4<0>, C4<0>;
L_0x2a04140 .delay 1 (40,40,40) L_0x2a04140/d;
v0x2898fb0_0 .net "AandB", 0 0, L_0x2a03ed0;  1 drivers
v0x2899090_0 .net "BxorSub", 0 0, L_0x2a03ab0;  1 drivers
v0x2892bd0_0 .net "a", 0 0, L_0x2a05980;  alias, 1 drivers
v0x2892c70_0 .net "b", 0 0, L_0x2a05ae0;  alias, 1 drivers
v0x28822c0_0 .net "carryin", 0 0, L_0x2a034c0;  alias, 1 drivers
v0x2882380_0 .net "carryout", 0 0, L_0x2a04140;  alias, 1 drivers
v0x2881e80_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2987df0_0 .net "res", 0 0, L_0x2a03cd0;  alias, 1 drivers
v0x2881f20_0 .net "xAorB", 0 0, L_0x2a03b70;  1 drivers
v0x2881a90_0 .net "xAorBandCin", 0 0, L_0x2a03710;  1 drivers
S_0x28affc0 .scope generate, "genblk1[9]" "genblk1[9]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x289ef30 .param/l "i" 0 2 165, +C4<01001>;
S_0x28aa2a0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x28affc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a05a20/d .functor AND 1, L_0x2a08410, L_0x2a08570, C4<1>, C4<1>;
L_0x2a05a20 .delay 1 (40,40,40) L_0x2a05a20/d;
L_0x2a05ce0/d .functor NAND 1, L_0x2a08410, L_0x2a08570, C4<1>, C4<1>;
L_0x2a05ce0 .delay 1 (20,20,20) L_0x2a05ce0/d;
L_0x2a05250/d .functor OR 1, L_0x2a08410, L_0x2a08570, C4<0>, C4<0>;
L_0x2a05250 .delay 1 (40,40,40) L_0x2a05250/d;
L_0x2a06260/d .functor NOR 1, L_0x2a08410, L_0x2a08570, C4<0>, C4<0>;
L_0x2a06260 .delay 1 (20,20,20) L_0x2a06260/d;
L_0x2a06320/d .functor XOR 1, L_0x2a08410, L_0x2a08570, C4<0>, C4<0>;
L_0x2a06320 .delay 1 (40,40,40) L_0x2a06320/d;
L_0x2a06dd0/d .functor NOT 1, L_0x2a06010, C4<0>, C4<0>, C4<0>;
L_0x2a06dd0 .delay 1 (10,10,10) L_0x2a06dd0/d;
L_0x2a06f30/d .functor NOT 1, L_0x2a08900, C4<0>, C4<0>, C4<0>;
L_0x2a06f30 .delay 1 (10,10,10) L_0x2a06f30/d;
L_0x2a06ff0/d .functor NOT 1, L_0x2a089a0, C4<0>, C4<0>, C4<0>;
L_0x2a06ff0 .delay 1 (10,10,10) L_0x2a06ff0/d;
L_0x2a071a0/d .functor AND 1, L_0x2a066f0, L_0x2a06dd0, L_0x2a06f30, L_0x2a06ff0;
L_0x2a071a0 .delay 1 (80,80,80) L_0x2a071a0/d;
L_0x2a07350/d .functor AND 1, L_0x2a066f0, L_0x2a06010, L_0x2a06f30, L_0x2a06ff0;
L_0x2a07350 .delay 1 (80,80,80) L_0x2a07350/d;
L_0x2a07560/d .functor AND 1, L_0x2a06320, L_0x2a06dd0, L_0x2a08900, L_0x2a06ff0;
L_0x2a07560 .delay 1 (80,80,80) L_0x2a07560/d;
L_0x2a07740/d .functor AND 1, L_0x2a066f0, L_0x2a06010, L_0x2a08900, L_0x2a06ff0;
L_0x2a07740 .delay 1 (80,80,80) L_0x2a07740/d;
L_0x2a07910/d .functor AND 1, L_0x2a05a20, L_0x2a06dd0, L_0x2a06f30, L_0x2a089a0;
L_0x2a07910 .delay 1 (80,80,80) L_0x2a07910/d;
L_0x2a07af0/d .functor AND 1, L_0x2a05ce0, L_0x2a06010, L_0x2a06f30, L_0x2a089a0;
L_0x2a07af0 .delay 1 (80,80,80) L_0x2a07af0/d;
L_0x2a078a0/d .functor AND 1, L_0x2a06260, L_0x2a06dd0, L_0x2a08900, L_0x2a089a0;
L_0x2a078a0 .delay 1 (80,80,80) L_0x2a078a0/d;
L_0x2a07e80/d .functor AND 1, L_0x2a05250, L_0x2a06010, L_0x2a08900, L_0x2a089a0;
L_0x2a07e80 .delay 1 (80,80,80) L_0x2a07e80/d;
L_0x2a08020/0/0 .functor OR 1, L_0x2a071a0, L_0x2a07350, L_0x2a07560, L_0x2a07910;
L_0x2a08020/0/4 .functor OR 1, L_0x2a07af0, L_0x2a078a0, L_0x2a07e80, L_0x2a07740;
L_0x2a08020/d .functor OR 1, L_0x2a08020/0/0, L_0x2a08020/0/4, C4<0>, C4<0>;
L_0x2a08020 .delay 1 (160,160,160) L_0x2a08020/d;
v0x2963470_0 .net "a", 0 0, L_0x2a08410;  1 drivers
v0x2963530_0 .net "addSub", 0 0, L_0x2a066f0;  1 drivers
v0x29628a0_0 .net "andRes", 0 0, L_0x2a05a20;  1 drivers
v0x2962970_0 .net "b", 0 0, L_0x2a08570;  1 drivers
v0x2961cd0_0 .net "carryIn", 0 0, L_0x2a06190;  1 drivers
v0x2961d70_0 .net "carryOut", 0 0, L_0x2a06bd0;  1 drivers
v0x2961e40_0 .net "initialResult", 0 0, L_0x2a08020;  1 drivers
v0x2961100_0 .net "isAdd", 0 0, L_0x2a071a0;  1 drivers
v0x29611a0_0 .net "isAnd", 0 0, L_0x2a07910;  1 drivers
v0x2961240_0 .net "isNand", 0 0, L_0x2a07af0;  1 drivers
v0x2960530_0 .net "isNor", 0 0, L_0x2a078a0;  1 drivers
v0x29605d0_0 .net "isOr", 0 0, L_0x2a07e80;  1 drivers
v0x2960690_0 .net "isSLT", 0 0, L_0x2a07740;  1 drivers
v0x295f960_0 .net "isSub", 0 0, L_0x2a07350;  1 drivers
v0x295fa20_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x295fac0_0 .net "isXor", 0 0, L_0x2a07560;  1 drivers
v0x295ed90_0 .net "nandRes", 0 0, L_0x2a05ce0;  1 drivers
v0x295e1c0_0 .net "norRes", 0 0, L_0x2a06260;  1 drivers
v0x295e260_0 .net "orRes", 0 0, L_0x2a05250;  1 drivers
v0x295e320_0 .net "s0", 0 0, L_0x2a06010;  1 drivers
v0x295d5f0_0 .net "s0inv", 0 0, L_0x2a06dd0;  1 drivers
v0x295d6b0_0 .net "s1", 0 0, L_0x2a08900;  1 drivers
v0x295d770_0 .net "s1inv", 0 0, L_0x2a06f30;  1 drivers
v0x295ca20_0 .net "s2", 0 0, L_0x2a089a0;  1 drivers
v0x295cae0_0 .net "s2inv", 0 0, L_0x2a06ff0;  1 drivers
v0x295cba0_0 .net "xorRes", 0 0, L_0x2a06320;  1 drivers
S_0x28ea470 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x28aa2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a06480/d .functor XOR 1, L_0x2a08570, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a06480 .delay 1 (40,40,40) L_0x2a06480/d;
L_0x2a06540/d .functor XOR 1, L_0x2a08410, L_0x2a06480, C4<0>, C4<0>;
L_0x2a06540 .delay 1 (40,40,40) L_0x2a06540/d;
L_0x2a066f0/d .functor XOR 1, L_0x2a06540, L_0x2a06190, C4<0>, C4<0>;
L_0x2a066f0 .delay 1 (40,40,40) L_0x2a066f0/d;
L_0x2a068f0/d .functor AND 1, L_0x2a08410, L_0x2a06480, C4<1>, C4<1>;
L_0x2a068f0 .delay 1 (40,40,40) L_0x2a068f0/d;
L_0x2a06b60/d .functor AND 1, L_0x2a06540, L_0x2a06190, C4<1>, C4<1>;
L_0x2a06b60 .delay 1 (40,40,40) L_0x2a06b60/d;
L_0x2a06bd0/d .functor OR 1, L_0x2a068f0, L_0x2a06b60, C4<0>, C4<0>;
L_0x2a06bd0 .delay 1 (40,40,40) L_0x2a06bd0/d;
v0x2966f80_0 .net "AandB", 0 0, L_0x2a068f0;  1 drivers
v0x2967060_0 .net "BxorSub", 0 0, L_0x2a06480;  1 drivers
v0x29663b0_0 .net "a", 0 0, L_0x2a08410;  alias, 1 drivers
v0x2966480_0 .net "b", 0 0, L_0x2a08570;  alias, 1 drivers
v0x29657e0_0 .net "carryin", 0 0, L_0x2a06190;  alias, 1 drivers
v0x29658f0_0 .net "carryout", 0 0, L_0x2a06bd0;  alias, 1 drivers
v0x2964c10_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2964cb0_0 .net "res", 0 0, L_0x2a066f0;  alias, 1 drivers
v0x2964d70_0 .net "xAorB", 0 0, L_0x2a06540;  1 drivers
v0x2964040_0 .net "xAorBandCin", 0 0, L_0x2a06b60;  1 drivers
S_0x295be50 .scope generate, "genblk1[10]" "genblk1[10]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x295c010 .param/l "i" 0 2 165, +C4<01010>;
S_0x295b280 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x295be50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a084b0/d .functor AND 1, L_0x2a0ae60, L_0x2a0afc0, C4<1>, C4<1>;
L_0x2a084b0 .delay 1 (40,40,40) L_0x2a084b0/d;
L_0x2a08770/d .functor NAND 1, L_0x2a0ae60, L_0x2a0afc0, C4<1>, C4<1>;
L_0x2a08770 .delay 1 (20,20,20) L_0x2a08770/d;
L_0x2a07ce0/d .functor OR 1, L_0x2a0ae60, L_0x2a0afc0, C4<0>, C4<0>;
L_0x2a07ce0 .delay 1 (40,40,40) L_0x2a07ce0/d;
L_0x2a08d50/d .functor NOR 1, L_0x2a0ae60, L_0x2a0afc0, C4<0>, C4<0>;
L_0x2a08d50 .delay 1 (20,20,20) L_0x2a08d50/d;
L_0x2a08e10/d .functor XOR 1, L_0x2a0ae60, L_0x2a0afc0, C4<0>, C4<0>;
L_0x2a08e10 .delay 1 (40,40,40) L_0x2a08e10/d;
L_0x2a09870/d .functor NOT 1, L_0x2a08ad0, C4<0>, C4<0>, C4<0>;
L_0x2a09870 .delay 1 (10,10,10) L_0x2a09870/d;
L_0x2a099d0/d .functor NOT 1, L_0x2a08b70, C4<0>, C4<0>, C4<0>;
L_0x2a099d0 .delay 1 (10,10,10) L_0x2a099d0/d;
L_0x2a09a90/d .functor NOT 1, L_0x29fdc40, C4<0>, C4<0>, C4<0>;
L_0x2a09a90 .delay 1 (10,10,10) L_0x2a09a90/d;
L_0x2a09c40/d .functor AND 1, L_0x2a09190, L_0x2a09870, L_0x2a099d0, L_0x2a09a90;
L_0x2a09c40 .delay 1 (80,80,80) L_0x2a09c40/d;
L_0x2a09df0/d .functor AND 1, L_0x2a09190, L_0x2a08ad0, L_0x2a099d0, L_0x2a09a90;
L_0x2a09df0 .delay 1 (80,80,80) L_0x2a09df0/d;
L_0x2a0a000/d .functor AND 1, L_0x2a08e10, L_0x2a09870, L_0x2a08b70, L_0x2a09a90;
L_0x2a0a000 .delay 1 (80,80,80) L_0x2a0a000/d;
L_0x2a0a1e0/d .functor AND 1, L_0x2a09190, L_0x2a08ad0, L_0x2a08b70, L_0x2a09a90;
L_0x2a0a1e0 .delay 1 (80,80,80) L_0x2a0a1e0/d;
L_0x2a0a3b0/d .functor AND 1, L_0x2a084b0, L_0x2a09870, L_0x2a099d0, L_0x29fdc40;
L_0x2a0a3b0 .delay 1 (80,80,80) L_0x2a0a3b0/d;
L_0x2a0a540/d .functor AND 1, L_0x2a08770, L_0x2a08ad0, L_0x2a099d0, L_0x29fdc40;
L_0x2a0a540 .delay 1 (80,80,80) L_0x2a0a540/d;
L_0x2a0a340/d .functor AND 1, L_0x2a08d50, L_0x2a09870, L_0x2a08b70, L_0x29fdc40;
L_0x2a0a340 .delay 1 (80,80,80) L_0x2a0a340/d;
L_0x2a0a8d0/d .functor AND 1, L_0x2a07ce0, L_0x2a08ad0, L_0x2a08b70, L_0x29fdc40;
L_0x2a0a8d0 .delay 1 (80,80,80) L_0x2a0a8d0/d;
L_0x2a0aa70/0/0 .functor OR 1, L_0x2a09c40, L_0x2a09df0, L_0x2a0a000, L_0x2a0a3b0;
L_0x2a0aa70/0/4 .functor OR 1, L_0x2a0a540, L_0x2a0a340, L_0x2a0a8d0, L_0x2a0a1e0;
L_0x2a0aa70/d .functor OR 1, L_0x2a0aa70/0/0, L_0x2a0aa70/0/4, C4<0>, C4<0>;
L_0x2a0aa70 .delay 1 (160,160,160) L_0x2a0aa70/d;
v0x28d8660_0 .net "a", 0 0, L_0x2a0ae60;  1 drivers
v0x28de280_0 .net "addSub", 0 0, L_0x2a09190;  1 drivers
v0x28de350_0 .net "andRes", 0 0, L_0x2a084b0;  1 drivers
v0x28de420_0 .net "b", 0 0, L_0x2a0afc0;  1 drivers
v0x2880b20_0 .net "carryIn", 0 0, L_0x2a08c80;  1 drivers
v0x2880bc0_0 .net "carryOut", 0 0, L_0x2a09670;  1 drivers
v0x2880c90_0 .net "initialResult", 0 0, L_0x2a0aa70;  1 drivers
v0x28fb5f0_0 .net "isAdd", 0 0, L_0x2a09c40;  1 drivers
v0x28fb690_0 .net "isAnd", 0 0, L_0x2a0a3b0;  1 drivers
v0x28fb730_0 .net "isNand", 0 0, L_0x2a0a540;  1 drivers
v0x29013c0_0 .net "isNor", 0 0, L_0x2a0a340;  1 drivers
v0x2901460_0 .net "isOr", 0 0, L_0x2a0a8d0;  1 drivers
v0x2901500_0 .net "isSLT", 0 0, L_0x2a0a1e0;  1 drivers
v0x29188d0_0 .net "isSub", 0 0, L_0x2a09df0;  1 drivers
v0x2918990_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2918a30_0 .net "isXor", 0 0, L_0x2a0a000;  1 drivers
v0x291e700_0 .net "nandRes", 0 0, L_0x2a08770;  1 drivers
v0x29244d0_0 .net "norRes", 0 0, L_0x2a08d50;  1 drivers
v0x2924570_0 .net "orRes", 0 0, L_0x2a07ce0;  1 drivers
v0x2924630_0 .net "s0", 0 0, L_0x2a08ad0;  1 drivers
v0x2886990_0 .net "s0inv", 0 0, L_0x2a09870;  1 drivers
v0x2886a30_0 .net "s1", 0 0, L_0x2a08b70;  1 drivers
v0x2886af0_0 .net "s1inv", 0 0, L_0x2a099d0;  1 drivers
v0x288c7c0_0 .net "s2", 0 0, L_0x29fdc40;  1 drivers
v0x288c860_0 .net "s2inv", 0 0, L_0x2a09a90;  1 drivers
v0x288c920_0 .net "xorRes", 0 0, L_0x2a08e10;  1 drivers
S_0x28b55f0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x295b280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a08f70/d .functor XOR 1, L_0x2a0afc0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a08f70 .delay 1 (40,40,40) L_0x2a08f70/d;
L_0x2a09030/d .functor XOR 1, L_0x2a0ae60, L_0x2a08f70, C4<0>, C4<0>;
L_0x2a09030 .delay 1 (40,40,40) L_0x2a09030/d;
L_0x2a09190/d .functor XOR 1, L_0x2a09030, L_0x2a08c80, C4<0>, C4<0>;
L_0x2a09190 .delay 1 (40,40,40) L_0x2a09190/d;
L_0x2a09390/d .functor AND 1, L_0x2a0ae60, L_0x2a08f70, C4<1>, C4<1>;
L_0x2a09390 .delay 1 (40,40,40) L_0x2a09390/d;
L_0x2a09600/d .functor AND 1, L_0x2a09030, L_0x2a08c80, C4<1>, C4<1>;
L_0x2a09600 .delay 1 (40,40,40) L_0x2a09600/d;
L_0x2a09670/d .functor OR 1, L_0x2a09390, L_0x2a09600, C4<0>, C4<0>;
L_0x2a09670 .delay 1 (40,40,40) L_0x2a09670/d;
v0x28afa50_0 .net "AandB", 0 0, L_0x2a09390;  1 drivers
v0x28c0f20_0 .net "BxorSub", 0 0, L_0x2a08f70;  1 drivers
v0x28c0fe0_0 .net "a", 0 0, L_0x2a0ae60;  alias, 1 drivers
v0x28c1080_0 .net "b", 0 0, L_0x2a0afc0;  alias, 1 drivers
v0x28c6df0_0 .net "carryin", 0 0, L_0x2a08c80;  alias, 1 drivers
v0x28c6ee0_0 .net "carryout", 0 0, L_0x2a09670;  alias, 1 drivers
v0x28cccd0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x28ccd70_0 .net "res", 0 0, L_0x2a09190;  alias, 1 drivers
v0x28cce30_0 .net "xAorB", 0 0, L_0x2a09030;  1 drivers
v0x28d84c0_0 .net "xAorBandCin", 0 0, L_0x2a09600;  1 drivers
S_0x28924e0 .scope generate, "genblk1[11]" "genblk1[11]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x28926a0 .param/l "i" 0 2 165, +C4<01011>;
S_0x289dd70 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x28924e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a0af00/d .functor AND 1, L_0x2a0db40, L_0x2a0dca0, C4<1>, C4<1>;
L_0x2a0af00 .delay 1 (40,40,40) L_0x2a0af00/d;
L_0x29fdce0/d .functor NAND 1, L_0x2a0db40, L_0x2a0dca0, C4<1>, C4<1>;
L_0x29fdce0 .delay 1 (20,20,20) L_0x29fdce0/d;
L_0x2a0b170/d .functor OR 1, L_0x2a0db40, L_0x2a0dca0, C4<0>, C4<0>;
L_0x2a0b170 .delay 1 (40,40,40) L_0x2a0b170/d;
L_0x2a0b300/d .functor NOR 1, L_0x2a0db40, L_0x2a0dca0, C4<0>, C4<0>;
L_0x2a0b300 .delay 1 (20,20,20) L_0x2a0b300/d;
L_0x2a0ba00/d .functor XOR 1, L_0x2a0db40, L_0x2a0dca0, C4<0>, C4<0>;
L_0x2a0ba00 .delay 1 (40,40,40) L_0x2a0ba00/d;
L_0x2a0c4b0/d .functor NOT 1, L_0x2a0b820, C4<0>, C4<0>, C4<0>;
L_0x2a0c4b0 .delay 1 (10,10,10) L_0x2a0c4b0/d;
L_0x2a0c610/d .functor NOT 1, L_0x2a0b8c0, C4<0>, C4<0>, C4<0>;
L_0x2a0c610 .delay 1 (10,10,10) L_0x2a0c610/d;
L_0x2a0c6d0/d .functor NOT 1, L_0x2a0e090, C4<0>, C4<0>, C4<0>;
L_0x2a0c6d0 .delay 1 (10,10,10) L_0x2a0c6d0/d;
L_0x2a0c880/d .functor AND 1, L_0x2a0bdd0, L_0x2a0c4b0, L_0x2a0c610, L_0x2a0c6d0;
L_0x2a0c880 .delay 1 (80,80,80) L_0x2a0c880/d;
L_0x2a0ca30/d .functor AND 1, L_0x2a0bdd0, L_0x2a0b820, L_0x2a0c610, L_0x2a0c6d0;
L_0x2a0ca30 .delay 1 (80,80,80) L_0x2a0ca30/d;
L_0x2a0cc40/d .functor AND 1, L_0x2a0ba00, L_0x2a0c4b0, L_0x2a0b8c0, L_0x2a0c6d0;
L_0x2a0cc40 .delay 1 (80,80,80) L_0x2a0cc40/d;
L_0x2a0ce20/d .functor AND 1, L_0x2a0bdd0, L_0x2a0b820, L_0x2a0b8c0, L_0x2a0c6d0;
L_0x2a0ce20 .delay 1 (80,80,80) L_0x2a0ce20/d;
L_0x2a0cff0/d .functor AND 1, L_0x2a0af00, L_0x2a0c4b0, L_0x2a0c610, L_0x2a0e090;
L_0x2a0cff0 .delay 1 (80,80,80) L_0x2a0cff0/d;
L_0x2a0d1d0/d .functor AND 1, L_0x29fdce0, L_0x2a0b820, L_0x2a0c610, L_0x2a0e090;
L_0x2a0d1d0 .delay 1 (80,80,80) L_0x2a0d1d0/d;
L_0x2a0cf80/d .functor AND 1, L_0x2a0b300, L_0x2a0c4b0, L_0x2a0b8c0, L_0x2a0e090;
L_0x2a0cf80 .delay 1 (80,80,80) L_0x2a0cf80/d;
L_0x2a0d5b0/d .functor AND 1, L_0x2a0b170, L_0x2a0b820, L_0x2a0b8c0, L_0x2a0e090;
L_0x2a0d5b0 .delay 1 (80,80,80) L_0x2a0d5b0/d;
L_0x2a0d750/0/0 .functor OR 1, L_0x2a0c880, L_0x2a0ca30, L_0x2a0cc40, L_0x2a0cff0;
L_0x2a0d750/0/4 .functor OR 1, L_0x2a0d1d0, L_0x2a0cf80, L_0x2a0d5b0, L_0x2a0ce20;
L_0x2a0d750/d .functor OR 1, L_0x2a0d750/0/0, L_0x2a0d750/0/4, C4<0>, C4<0>;
L_0x2a0d750 .delay 1 (160,160,160) L_0x2a0d750/d;
v0x28e4050_0 .net "a", 0 0, L_0x2a0db40;  1 drivers
v0x28e4110_0 .net "addSub", 0 0, L_0x2a0bdd0;  1 drivers
v0x28e41e0_0 .net "andRes", 0 0, L_0x2a0af00;  1 drivers
v0x28bb120_0 .net "b", 0 0, L_0x2a0dca0;  1 drivers
v0x28bb1f0_0 .net "carryIn", 0 0, L_0x2a0b230;  1 drivers
v0x28bb290_0 .net "carryOut", 0 0, L_0x2a0c2b0;  1 drivers
v0x287ad30_0 .net "initialResult", 0 0, L_0x2a0d750;  1 drivers
v0x287add0_0 .net "isAdd", 0 0, L_0x2a0c880;  1 drivers
v0x287ae70_0 .net "isAnd", 0 0, L_0x2a0cff0;  1 drivers
v0x287af10_0 .net "isNand", 0 0, L_0x2a0d1d0;  1 drivers
v0x293e510_0 .net "isNor", 0 0, L_0x2a0cf80;  1 drivers
v0x293e5b0_0 .net "isOr", 0 0, L_0x2a0d5b0;  1 drivers
v0x293e670_0 .net "isSLT", 0 0, L_0x2a0ce20;  1 drivers
v0x293e730_0 .net "isSub", 0 0, L_0x2a0ca30;  1 drivers
v0x276d1e0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x276d280_0 .net "isXor", 0 0, L_0x2a0cc40;  1 drivers
v0x276d340_0 .net "nandRes", 0 0, L_0x29fdce0;  1 drivers
v0x276d4f0_0 .net "norRes", 0 0, L_0x2a0b300;  1 drivers
v0x2761730_0 .net "orRes", 0 0, L_0x2a0b170;  1 drivers
v0x27617f0_0 .net "s0", 0 0, L_0x2a0b820;  1 drivers
v0x27618b0_0 .net "s0inv", 0 0, L_0x2a0c4b0;  1 drivers
v0x2761970_0 .net "s1", 0 0, L_0x2a0b8c0;  1 drivers
v0x2761a30_0 .net "s1inv", 0 0, L_0x2a0c610;  1 drivers
v0x27970e0_0 .net "s2", 0 0, L_0x2a0e090;  1 drivers
v0x27971a0_0 .net "s2inv", 0 0, L_0x2a0c6d0;  1 drivers
v0x2797260_0 .net "xorRes", 0 0, L_0x2a0ba00;  1 drivers
S_0x28a9bb0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x289dd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a0bb60/d .functor XOR 1, L_0x2a0dca0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a0bb60 .delay 1 (40,40,40) L_0x2a0bb60/d;
L_0x2a0bc20/d .functor XOR 1, L_0x2a0db40, L_0x2a0bb60, C4<0>, C4<0>;
L_0x2a0bc20 .delay 1 (40,40,40) L_0x2a0bc20/d;
L_0x2a0bdd0/d .functor XOR 1, L_0x2a0bc20, L_0x2a0b230, C4<0>, C4<0>;
L_0x2a0bdd0 .delay 1 (40,40,40) L_0x2a0bdd0/d;
L_0x2a0bfd0/d .functor AND 1, L_0x2a0db40, L_0x2a0bb60, C4<1>, C4<1>;
L_0x2a0bfd0 .delay 1 (40,40,40) L_0x2a0bfd0/d;
L_0x2a0c240/d .functor AND 1, L_0x2a0bc20, L_0x2a0b230, C4<1>, C4<1>;
L_0x2a0c240 .delay 1 (40,40,40) L_0x2a0c240/d;
L_0x2a0c2b0/d .functor OR 1, L_0x2a0bfd0, L_0x2a0c240, C4<0>, C4<0>;
L_0x2a0c2b0 .delay 1 (40,40,40) L_0x2a0c2b0/d;
v0x28a3cf0_0 .net "AandB", 0 0, L_0x2a0bfd0;  1 drivers
v0x295a660_0 .net "BxorSub", 0 0, L_0x2a0bb60;  1 drivers
v0x295a720_0 .net "a", 0 0, L_0x2a0db40;  alias, 1 drivers
v0x295a7f0_0 .net "b", 0 0, L_0x2a0dca0;  alias, 1 drivers
v0x2897f60_0 .net "carryin", 0 0, L_0x2a0b230;  alias, 1 drivers
v0x2898020_0 .net "carryout", 0 0, L_0x2a0c2b0;  alias, 1 drivers
v0x28980e0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x292a690_0 .net "res", 0 0, L_0x2a0bdd0;  alias, 1 drivers
v0x292a750_0 .net "xAorB", 0 0, L_0x2a0bc20;  1 drivers
v0x292a810_0 .net "xAorBandCin", 0 0, L_0x2a0c240;  1 drivers
S_0x2754d80 .scope generate, "genblk1[12]" "genblk1[12]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x276d5b0 .param/l "i" 0 2 165, +C4<01100>;
S_0x2754fb0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x2754d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a0dbe0/d .functor AND 1, L_0x2a105b0, L_0x2a10710, C4<1>, C4<1>;
L_0x2a0dbe0 .delay 1 (40,40,40) L_0x2a0dbe0/d;
L_0x2a0e000/d .functor NAND 1, L_0x2a105b0, L_0x2a10710, C4<1>, C4<1>;
L_0x2a0e000 .delay 1 (20,20,20) L_0x2a0e000/d;
L_0x2a0df40/d .functor OR 1, L_0x2a105b0, L_0x2a10710, C4<0>, C4<0>;
L_0x2a0df40 .delay 1 (40,40,40) L_0x2a0df40/d;
L_0x2a0e4a0/d .functor NOR 1, L_0x2a105b0, L_0x2a10710, C4<0>, C4<0>;
L_0x2a0e4a0 .delay 1 (20,20,20) L_0x2a0e4a0/d;
L_0x2a0e560/d .functor XOR 1, L_0x2a105b0, L_0x2a10710, C4<0>, C4<0>;
L_0x2a0e560 .delay 1 (40,40,40) L_0x2a0e560/d;
L_0x2a0f010/d .functor NOT 1, L_0x2a0e1c0, C4<0>, C4<0>, C4<0>;
L_0x2a0f010 .delay 1 (10,10,10) L_0x2a0f010/d;
L_0x2a0f170/d .functor NOT 1, L_0x2a0e260, C4<0>, C4<0>, C4<0>;
L_0x2a0f170 .delay 1 (10,10,10) L_0x2a0f170/d;
L_0x2a0f230/d .functor NOT 1, L_0x2a10b30, C4<0>, C4<0>, C4<0>;
L_0x2a0f230 .delay 1 (10,10,10) L_0x2a0f230/d;
L_0x2a0f3e0/d .functor AND 1, L_0x2a0e930, L_0x2a0f010, L_0x2a0f170, L_0x2a0f230;
L_0x2a0f3e0 .delay 1 (80,80,80) L_0x2a0f3e0/d;
L_0x2a0f590/d .functor AND 1, L_0x2a0e930, L_0x2a0e1c0, L_0x2a0f170, L_0x2a0f230;
L_0x2a0f590 .delay 1 (80,80,80) L_0x2a0f590/d;
L_0x2a0f740/d .functor AND 1, L_0x2a0e560, L_0x2a0f010, L_0x2a0e260, L_0x2a0f230;
L_0x2a0f740 .delay 1 (80,80,80) L_0x2a0f740/d;
L_0x2a0f930/d .functor AND 1, L_0x2a0e930, L_0x2a0e1c0, L_0x2a0e260, L_0x2a0f230;
L_0x2a0f930 .delay 1 (80,80,80) L_0x2a0f930/d;
L_0x2a0fa60/d .functor AND 1, L_0x2a0dbe0, L_0x2a0f010, L_0x2a0f170, L_0x2a10b30;
L_0x2a0fa60 .delay 1 (80,80,80) L_0x2a0fa60/d;
L_0x2a0fcc0/d .functor AND 1, L_0x2a0e000, L_0x2a0e1c0, L_0x2a0f170, L_0x2a10b30;
L_0x2a0fcc0 .delay 1 (80,80,80) L_0x2a0fcc0/d;
L_0x2a0f9f0/d .functor AND 1, L_0x2a0e4a0, L_0x2a0f010, L_0x2a0e260, L_0x2a10b30;
L_0x2a0f9f0 .delay 1 (80,80,80) L_0x2a0f9f0/d;
L_0x2a10020/d .functor AND 1, L_0x2a0df40, L_0x2a0e1c0, L_0x2a0e260, L_0x2a10b30;
L_0x2a10020 .delay 1 (80,80,80) L_0x2a10020/d;
L_0x2a101c0/0/0 .functor OR 1, L_0x2a0f3e0, L_0x2a0f590, L_0x2a0f740, L_0x2a0fa60;
L_0x2a101c0/0/4 .functor OR 1, L_0x2a0fcc0, L_0x2a0f9f0, L_0x2a10020, L_0x2a0f930;
L_0x2a101c0/d .functor OR 1, L_0x2a101c0/0/0, L_0x2a101c0/0/4, C4<0>, C4<0>;
L_0x2a101c0 .delay 1 (160,160,160) L_0x2a101c0/d;
v0x275b430_0 .net "a", 0 0, L_0x2a105b0;  1 drivers
v0x2790af0_0 .net "addSub", 0 0, L_0x2a0e930;  1 drivers
v0x2790bc0_0 .net "andRes", 0 0, L_0x2a0dbe0;  1 drivers
v0x2790c90_0 .net "b", 0 0, L_0x2a10710;  1 drivers
v0x2790d60_0 .net "carryIn", 0 0, L_0x2a0e3d0;  1 drivers
v0x2790e00_0 .net "carryOut", 0 0, L_0x2a0ee10;  1 drivers
v0x277d1d0_0 .net "initialResult", 0 0, L_0x2a101c0;  1 drivers
v0x277d270_0 .net "isAdd", 0 0, L_0x2a0f3e0;  1 drivers
v0x277d310_0 .net "isAnd", 0 0, L_0x2a0fa60;  1 drivers
v0x277d3b0_0 .net "isNand", 0 0, L_0x2a0fcc0;  1 drivers
v0x277d450_0 .net "isNor", 0 0, L_0x2a0f9f0;  1 drivers
v0x277d4f0_0 .net "isOr", 0 0, L_0x2a10020;  1 drivers
v0x27777c0_0 .net "isSLT", 0 0, L_0x2a0f930;  1 drivers
v0x2777880_0 .net "isSub", 0 0, L_0x2a0f590;  1 drivers
v0x2777940_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x27779e0_0 .net "isXor", 0 0, L_0x2a0f740;  1 drivers
v0x2777aa0_0 .net "nandRes", 0 0, L_0x2a0e000;  1 drivers
v0x2777b40_0 .net "norRes", 0 0, L_0x2a0e4a0;  1 drivers
v0x2769800_0 .net "orRes", 0 0, L_0x2a0df40;  1 drivers
v0x27698c0_0 .net "s0", 0 0, L_0x2a0e1c0;  1 drivers
v0x2769980_0 .net "s0inv", 0 0, L_0x2a0f010;  1 drivers
v0x2769a40_0 .net "s1", 0 0, L_0x2a0e260;  1 drivers
v0x2774c60_0 .net "s1inv", 0 0, L_0x2a0f170;  1 drivers
v0x2774d20_0 .net "s2", 0 0, L_0x2a10b30;  1 drivers
v0x2774de0_0 .net "s2inv", 0 0, L_0x2a0f230;  1 drivers
v0x2774ea0_0 .net "xorRes", 0 0, L_0x2a0e560;  1 drivers
S_0x2747ec0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x2754fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a0e6c0/d .functor XOR 1, L_0x2a10710, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a0e6c0 .delay 1 (40,40,40) L_0x2a0e6c0/d;
L_0x2a0e780/d .functor XOR 1, L_0x2a105b0, L_0x2a0e6c0, C4<0>, C4<0>;
L_0x2a0e780 .delay 1 (40,40,40) L_0x2a0e780/d;
L_0x2a0e930/d .functor XOR 1, L_0x2a0e780, L_0x2a0e3d0, C4<0>, C4<0>;
L_0x2a0e930 .delay 1 (40,40,40) L_0x2a0e930/d;
L_0x2a0eb30/d .functor AND 1, L_0x2a105b0, L_0x2a0e6c0, C4<1>, C4<1>;
L_0x2a0eb30 .delay 1 (40,40,40) L_0x2a0eb30/d;
L_0x2a0eda0/d .functor AND 1, L_0x2a0e780, L_0x2a0e3d0, C4<1>, C4<1>;
L_0x2a0eda0 .delay 1 (40,40,40) L_0x2a0eda0/d;
L_0x2a0ee10/d .functor OR 1, L_0x2a0eb30, L_0x2a0eda0, C4<0>, C4<0>;
L_0x2a0ee10 .delay 1 (40,40,40) L_0x2a0ee10/d;
v0x2748150_0 .net "AandB", 0 0, L_0x2a0eb30;  1 drivers
v0x2797440_0 .net "BxorSub", 0 0, L_0x2a0e6c0;  1 drivers
v0x2757a30_0 .net "a", 0 0, L_0x2a105b0;  alias, 1 drivers
v0x2757b00_0 .net "b", 0 0, L_0x2a10710;  alias, 1 drivers
v0x2757bc0_0 .net "carryin", 0 0, L_0x2a0e3d0;  alias, 1 drivers
v0x2757cd0_0 .net "carryout", 0 0, L_0x2a0ee10;  alias, 1 drivers
v0x2757d90_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x275b110_0 .net "res", 0 0, L_0x2a0e930;  alias, 1 drivers
v0x275b1b0_0 .net "xAorB", 0 0, L_0x2a0e780;  1 drivers
v0x275b270_0 .net "xAorBandCin", 0 0, L_0x2a0eda0;  1 drivers
S_0x27596c0 .scope generate, "genblk1[13]" "genblk1[13]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x27598d0 .param/l "i" 0 2 165, +C4<01101>;
S_0x2748f40 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x27596c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a10650/d .functor AND 1, L_0x2a12fd0, L_0x2a13130, C4<1>, C4<1>;
L_0x2a10650 .delay 1 (40,40,40) L_0x2a10650/d;
L_0x2a10a70/d .functor NAND 1, L_0x2a12fd0, L_0x2a13130, C4<1>, C4<1>;
L_0x2a10a70 .delay 1 (20,20,20) L_0x2a10a70/d;
L_0x2a10910/d .functor OR 1, L_0x2a12fd0, L_0x2a13130, C4<0>, C4<0>;
L_0x2a10910 .delay 1 (40,40,40) L_0x2a10910/d;
L_0x2a10f30/d .functor NOR 1, L_0x2a12fd0, L_0x2a13130, C4<0>, C4<0>;
L_0x2a10f30 .delay 1 (20,20,20) L_0x2a10f30/d;
L_0x2a10ff0/d .functor XOR 1, L_0x2a12fd0, L_0x2a13130, C4<0>, C4<0>;
L_0x2a10ff0 .delay 1 (40,40,40) L_0x2a10ff0/d;
L_0x2a11a30/d .functor NOT 1, L_0x2a10c70, C4<0>, C4<0>, C4<0>;
L_0x2a11a30 .delay 1 (10,10,10) L_0x2a11a30/d;
L_0x2a11b90/d .functor NOT 1, L_0x2a10d10, C4<0>, C4<0>, C4<0>;
L_0x2a11b90 .delay 1 (10,10,10) L_0x2a11b90/d;
L_0x2a11c50/d .functor NOT 1, L_0x2a10db0, C4<0>, C4<0>, C4<0>;
L_0x2a11c50 .delay 1 (10,10,10) L_0x2a11c50/d;
L_0x2a11e00/d .functor AND 1, L_0x2a11370, L_0x2a11a30, L_0x2a11b90, L_0x2a11c50;
L_0x2a11e00 .delay 1 (80,80,80) L_0x2a11e00/d;
L_0x2a11fb0/d .functor AND 1, L_0x2a11370, L_0x2a10c70, L_0x2a11b90, L_0x2a11c50;
L_0x2a11fb0 .delay 1 (80,80,80) L_0x2a11fb0/d;
L_0x2a12160/d .functor AND 1, L_0x2a10ff0, L_0x2a11a30, L_0x2a10d10, L_0x2a11c50;
L_0x2a12160 .delay 1 (80,80,80) L_0x2a12160/d;
L_0x2a12350/d .functor AND 1, L_0x2a11370, L_0x2a10c70, L_0x2a10d10, L_0x2a11c50;
L_0x2a12350 .delay 1 (80,80,80) L_0x2a12350/d;
L_0x2a12480/d .functor AND 1, L_0x2a10650, L_0x2a11a30, L_0x2a11b90, L_0x2a10db0;
L_0x2a12480 .delay 1 (80,80,80) L_0x2a12480/d;
L_0x2a126e0/d .functor AND 1, L_0x2a10a70, L_0x2a10c70, L_0x2a11b90, L_0x2a10db0;
L_0x2a126e0 .delay 1 (80,80,80) L_0x2a126e0/d;
L_0x2a12410/d .functor AND 1, L_0x2a10f30, L_0x2a11a30, L_0x2a10d10, L_0x2a10db0;
L_0x2a12410 .delay 1 (80,80,80) L_0x2a12410/d;
L_0x2a12a40/d .functor AND 1, L_0x2a10910, L_0x2a10c70, L_0x2a10d10, L_0x2a10db0;
L_0x2a12a40 .delay 1 (80,80,80) L_0x2a12a40/d;
L_0x2a12be0/0/0 .functor OR 1, L_0x2a11e00, L_0x2a11fb0, L_0x2a12160, L_0x2a12480;
L_0x2a12be0/0/4 .functor OR 1, L_0x2a126e0, L_0x2a12410, L_0x2a12a40, L_0x2a12350;
L_0x2a12be0/d .functor OR 1, L_0x2a12be0/0/0, L_0x2a12be0/0/4, C4<0>, C4<0>;
L_0x2a12be0 .delay 1 (160,160,160) L_0x2a12be0/d;
v0x27466b0_0 .net "a", 0 0, L_0x2a12fd0;  1 drivers
v0x2746770_0 .net "addSub", 0 0, L_0x2a11370;  1 drivers
v0x2746840_0 .net "andRes", 0 0, L_0x2a10650;  1 drivers
v0x2746910_0 .net "b", 0 0, L_0x2a13130;  1 drivers
v0x27469e0_0 .net "carryIn", 0 0, L_0x2a10bd0;  1 drivers
v0x275eb00_0 .net "carryOut", 0 0, L_0x2a11830;  1 drivers
v0x275ebd0_0 .net "initialResult", 0 0, L_0x2a12be0;  1 drivers
v0x275ec70_0 .net "isAdd", 0 0, L_0x2a11e00;  1 drivers
v0x275ed10_0 .net "isAnd", 0 0, L_0x2a12480;  1 drivers
v0x275edb0_0 .net "isNand", 0 0, L_0x2a126e0;  1 drivers
v0x275ee50_0 .net "isNor", 0 0, L_0x2a12410;  1 drivers
v0x29945f0_0 .net "isOr", 0 0, L_0x2a12a40;  1 drivers
v0x2994690_0 .net "isSLT", 0 0, L_0x2a12350;  1 drivers
v0x2994730_0 .net "isSub", 0 0, L_0x2a11fb0;  1 drivers
v0x29947d0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2994870_0 .net "isXor", 0 0, L_0x2a12160;  1 drivers
v0x2994910_0 .net "nandRes", 0 0, L_0x2a10a70;  1 drivers
v0x2994ac0_0 .net "norRes", 0 0, L_0x2a10f30;  1 drivers
v0x2994b60_0 .net "orRes", 0 0, L_0x2a10910;  1 drivers
v0x2994c00_0 .net "s0", 0 0, L_0x2a10c70;  1 drivers
v0x2994ca0_0 .net "s0inv", 0 0, L_0x2a11a30;  1 drivers
v0x2994d40_0 .net "s1", 0 0, L_0x2a10d10;  1 drivers
v0x2994de0_0 .net "s1inv", 0 0, L_0x2a11b90;  1 drivers
v0x2994e80_0 .net "s2", 0 0, L_0x2a10db0;  1 drivers
v0x2994f20_0 .net "s2inv", 0 0, L_0x2a11c50;  1 drivers
v0x2994fc0_0 .net "xorRes", 0 0, L_0x2a10ff0;  1 drivers
S_0x2706cf0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x2748f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a11150/d .functor XOR 1, L_0x2a13130, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a11150 .delay 1 (40,40,40) L_0x2a11150/d;
L_0x2a11210/d .functor XOR 1, L_0x2a12fd0, L_0x2a11150, C4<0>, C4<0>;
L_0x2a11210 .delay 1 (40,40,40) L_0x2a11210/d;
L_0x2a11370/d .functor XOR 1, L_0x2a11210, L_0x2a10bd0, C4<0>, C4<0>;
L_0x2a11370 .delay 1 (40,40,40) L_0x2a11370/d;
L_0x2a11570/d .functor AND 1, L_0x2a12fd0, L_0x2a11150, C4<1>, C4<1>;
L_0x2a11570 .delay 1 (40,40,40) L_0x2a11570/d;
L_0x2a10980/d .functor AND 1, L_0x2a11210, L_0x2a10bd0, C4<1>, C4<1>;
L_0x2a10980 .delay 1 (40,40,40) L_0x2a10980/d;
L_0x2a11830/d .functor OR 1, L_0x2a11570, L_0x2a10980, C4<0>, C4<0>;
L_0x2a11830 .delay 1 (40,40,40) L_0x2a11830/d;
v0x2706f80_0 .net "AandB", 0 0, L_0x2a11570;  1 drivers
v0x2707060_0 .net "BxorSub", 0 0, L_0x2a11150;  1 drivers
v0x2749240_0 .net "a", 0 0, L_0x2a12fd0;  alias, 1 drivers
v0x2759990_0 .net "b", 0 0, L_0x2a13130;  alias, 1 drivers
v0x2759a30_0 .net "carryin", 0 0, L_0x2a10bd0;  alias, 1 drivers
v0x2744cd0_0 .net "carryout", 0 0, L_0x2a11830;  alias, 1 drivers
v0x2744d70_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2744e10_0 .net "res", 0 0, L_0x2a11370;  alias, 1 drivers
v0x2744ed0_0 .net "xAorB", 0 0, L_0x2a11210;  1 drivers
v0x2744f90_0 .net "xAorBandCin", 0 0, L_0x2a10980;  1 drivers
S_0x2995060 .scope generate, "genblk1[14]" "genblk1[14]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x28fcfc0 .param/l "i" 0 2 165, +C4<01110>;
S_0x29951e0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x2995060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a13070/d .functor AND 1, L_0x2a159e0, L_0x2a15b40, C4<1>, C4<1>;
L_0x2a13070 .delay 1 (40,40,40) L_0x2a13070/d;
L_0x2a13630/d .functor NAND 1, L_0x2a159e0, L_0x2a15b40, C4<1>, C4<1>;
L_0x2a13630 .delay 1 (20,20,20) L_0x2a13630/d;
L_0x2a13790/d .functor OR 1, L_0x2a159e0, L_0x2a15b40, C4<0>, C4<0>;
L_0x2a13790 .delay 1 (40,40,40) L_0x2a13790/d;
L_0x2a13920/d .functor NOR 1, L_0x2a159e0, L_0x2a15b40, C4<0>, C4<0>;
L_0x2a13920 .delay 1 (20,20,20) L_0x2a13920/d;
L_0x2a139e0/d .functor XOR 1, L_0x2a159e0, L_0x2a15b40, C4<0>, C4<0>;
L_0x2a139e0 .delay 1 (40,40,40) L_0x2a139e0/d;
L_0x2a14440/d .functor NOT 1, L_0x2a13370, C4<0>, C4<0>, C4<0>;
L_0x2a14440 .delay 1 (10,10,10) L_0x2a14440/d;
L_0x2a145a0/d .functor NOT 1, L_0x2a13410, C4<0>, C4<0>, C4<0>;
L_0x2a145a0 .delay 1 (10,10,10) L_0x2a145a0/d;
L_0x2a14660/d .functor NOT 1, L_0x2a134b0, C4<0>, C4<0>, C4<0>;
L_0x2a14660 .delay 1 (10,10,10) L_0x2a14660/d;
L_0x2a14810/d .functor AND 1, L_0x2a13d60, L_0x2a14440, L_0x2a145a0, L_0x2a14660;
L_0x2a14810 .delay 1 (80,80,80) L_0x2a14810/d;
L_0x2a149c0/d .functor AND 1, L_0x2a13d60, L_0x2a13370, L_0x2a145a0, L_0x2a14660;
L_0x2a149c0 .delay 1 (80,80,80) L_0x2a149c0/d;
L_0x2a14b70/d .functor AND 1, L_0x2a139e0, L_0x2a14440, L_0x2a13410, L_0x2a14660;
L_0x2a14b70 .delay 1 (80,80,80) L_0x2a14b70/d;
L_0x2a14d60/d .functor AND 1, L_0x2a13d60, L_0x2a13370, L_0x2a13410, L_0x2a14660;
L_0x2a14d60 .delay 1 (80,80,80) L_0x2a14d60/d;
L_0x2a14e90/d .functor AND 1, L_0x2a13070, L_0x2a14440, L_0x2a145a0, L_0x2a134b0;
L_0x2a14e90 .delay 1 (80,80,80) L_0x2a14e90/d;
L_0x2a150f0/d .functor AND 1, L_0x2a13630, L_0x2a13370, L_0x2a145a0, L_0x2a134b0;
L_0x2a150f0 .delay 1 (80,80,80) L_0x2a150f0/d;
L_0x2a14e20/d .functor AND 1, L_0x2a13920, L_0x2a14440, L_0x2a13410, L_0x2a134b0;
L_0x2a14e20 .delay 1 (80,80,80) L_0x2a14e20/d;
L_0x2a15450/d .functor AND 1, L_0x2a13790, L_0x2a13370, L_0x2a13410, L_0x2a134b0;
L_0x2a15450 .delay 1 (80,80,80) L_0x2a15450/d;
L_0x2a155f0/0/0 .functor OR 1, L_0x2a14810, L_0x2a149c0, L_0x2a14b70, L_0x2a14e90;
L_0x2a155f0/0/4 .functor OR 1, L_0x2a150f0, L_0x2a14e20, L_0x2a15450, L_0x2a14d60;
L_0x2a155f0/d .functor OR 1, L_0x2a155f0/0/0, L_0x2a155f0/0/4, C4<0>, C4<0>;
L_0x2a155f0 .delay 1 (160,160,160) L_0x2a155f0/d;
v0x2995ca0_0 .net "a", 0 0, L_0x2a159e0;  1 drivers
v0x2995d40_0 .net "addSub", 0 0, L_0x2a13d60;  1 drivers
v0x2995de0_0 .net "andRes", 0 0, L_0x2a13070;  1 drivers
v0x2995e80_0 .net "b", 0 0, L_0x2a15b40;  1 drivers
v0x2995f20_0 .net "carryIn", 0 0, L_0x2a13850;  1 drivers
v0x2995fc0_0 .net "carryOut", 0 0, L_0x2a14240;  1 drivers
v0x2996060_0 .net "initialResult", 0 0, L_0x2a155f0;  1 drivers
v0x2996100_0 .net "isAdd", 0 0, L_0x2a14810;  1 drivers
v0x29961a0_0 .net "isAnd", 0 0, L_0x2a14e90;  1 drivers
v0x2996240_0 .net "isNand", 0 0, L_0x2a150f0;  1 drivers
v0x29962e0_0 .net "isNor", 0 0, L_0x2a14e20;  1 drivers
v0x2996380_0 .net "isOr", 0 0, L_0x2a15450;  1 drivers
v0x2996420_0 .net "isSLT", 0 0, L_0x2a14d60;  1 drivers
v0x29964c0_0 .net "isSub", 0 0, L_0x2a149c0;  1 drivers
v0x2996560_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2996600_0 .net "isXor", 0 0, L_0x2a14b70;  1 drivers
v0x29966a0_0 .net "nandRes", 0 0, L_0x2a13630;  1 drivers
v0x2996850_0 .net "norRes", 0 0, L_0x2a13920;  1 drivers
v0x29968f0_0 .net "orRes", 0 0, L_0x2a13790;  1 drivers
v0x2996990_0 .net "s0", 0 0, L_0x2a13370;  1 drivers
v0x2996a30_0 .net "s0inv", 0 0, L_0x2a14440;  1 drivers
v0x2996ad0_0 .net "s1", 0 0, L_0x2a13410;  1 drivers
v0x2996b70_0 .net "s1inv", 0 0, L_0x2a145a0;  1 drivers
v0x2996c10_0 .net "s2", 0 0, L_0x2a134b0;  1 drivers
v0x2996cb0_0 .net "s2inv", 0 0, L_0x2a14660;  1 drivers
v0x2996d50_0 .net "xorRes", 0 0, L_0x2a139e0;  1 drivers
S_0x2995440 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29951e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a13b40/d .functor XOR 1, L_0x2a15b40, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a13b40 .delay 1 (40,40,40) L_0x2a13b40/d;
L_0x2a13c00/d .functor XOR 1, L_0x2a159e0, L_0x2a13b40, C4<0>, C4<0>;
L_0x2a13c00 .delay 1 (40,40,40) L_0x2a13c00/d;
L_0x2a13d60/d .functor XOR 1, L_0x2a13c00, L_0x2a13850, C4<0>, C4<0>;
L_0x2a13d60 .delay 1 (40,40,40) L_0x2a13d60/d;
L_0x2a13f60/d .functor AND 1, L_0x2a159e0, L_0x2a13b40, C4<1>, C4<1>;
L_0x2a13f60 .delay 1 (40,40,40) L_0x2a13f60/d;
L_0x2a141d0/d .functor AND 1, L_0x2a13c00, L_0x2a13850, C4<1>, C4<1>;
L_0x2a141d0 .delay 1 (40,40,40) L_0x2a141d0/d;
L_0x2a14240/d .functor OR 1, L_0x2a13f60, L_0x2a141d0, C4<0>, C4<0>;
L_0x2a14240 .delay 1 (40,40,40) L_0x2a14240/d;
v0x2995660_0 .net "AandB", 0 0, L_0x2a13f60;  1 drivers
v0x2995700_0 .net "BxorSub", 0 0, L_0x2a13b40;  1 drivers
v0x29957a0_0 .net "a", 0 0, L_0x2a159e0;  alias, 1 drivers
v0x2995840_0 .net "b", 0 0, L_0x2a15b40;  alias, 1 drivers
v0x29958e0_0 .net "carryin", 0 0, L_0x2a13850;  alias, 1 drivers
v0x2995980_0 .net "carryout", 0 0, L_0x2a14240;  alias, 1 drivers
v0x2995a20_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2995ac0_0 .net "res", 0 0, L_0x2a13d60;  alias, 1 drivers
v0x2995b60_0 .net "xAorB", 0 0, L_0x2a13c00;  1 drivers
v0x2995c00_0 .net "xAorBandCin", 0 0, L_0x2a141d0;  1 drivers
S_0x2996df0 .scope generate, "genblk1[15]" "genblk1[15]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x293e7f0 .param/l "i" 0 2 165, +C4<01111>;
S_0x2996f70 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x2996df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a15a80/d .functor AND 1, L_0x2a18420, L_0x2a02ee0, C4<1>, C4<1>;
L_0x2a15a80 .delay 1 (40,40,40) L_0x2a15a80/d;
L_0x2a16070/d .functor NAND 1, L_0x2a18420, L_0x2a02ee0, C4<1>, C4<1>;
L_0x2a16070 .delay 1 (20,20,20) L_0x2a16070/d;
L_0x2a161d0/d .functor OR 1, L_0x2a18420, L_0x2a02ee0, C4<0>, C4<0>;
L_0x2a161d0 .delay 1 (40,40,40) L_0x2a161d0/d;
L_0x2a16360/d .functor NOR 1, L_0x2a18420, L_0x2a02ee0, C4<0>, C4<0>;
L_0x2a16360 .delay 1 (20,20,20) L_0x2a16360/d;
L_0x2a16420/d .functor XOR 1, L_0x2a18420, L_0x2a02ee0, C4<0>, C4<0>;
L_0x2a16420 .delay 1 (40,40,40) L_0x2a16420/d;
L_0x2a16e80/d .functor NOT 1, L_0x2a15f00, C4<0>, C4<0>, C4<0>;
L_0x2a16e80 .delay 1 (10,10,10) L_0x2a16e80/d;
L_0x2a16fe0/d .functor NOT 1, L_0x2a007f0, C4<0>, C4<0>, C4<0>;
L_0x2a16fe0 .delay 1 (10,10,10) L_0x2a16fe0/d;
L_0x2a170a0/d .functor NOT 1, L_0x2a18db0, C4<0>, C4<0>, C4<0>;
L_0x2a170a0 .delay 1 (10,10,10) L_0x2a170a0/d;
L_0x2a17250/d .functor AND 1, L_0x2a167a0, L_0x2a16e80, L_0x2a16fe0, L_0x2a170a0;
L_0x2a17250 .delay 1 (80,80,80) L_0x2a17250/d;
L_0x2a17400/d .functor AND 1, L_0x2a167a0, L_0x2a15f00, L_0x2a16fe0, L_0x2a170a0;
L_0x2a17400 .delay 1 (80,80,80) L_0x2a17400/d;
L_0x2a175b0/d .functor AND 1, L_0x2a16420, L_0x2a16e80, L_0x2a007f0, L_0x2a170a0;
L_0x2a175b0 .delay 1 (80,80,80) L_0x2a175b0/d;
L_0x2a177a0/d .functor AND 1, L_0x2a167a0, L_0x2a15f00, L_0x2a007f0, L_0x2a170a0;
L_0x2a177a0 .delay 1 (80,80,80) L_0x2a177a0/d;
L_0x2a178d0/d .functor AND 1, L_0x2a15a80, L_0x2a16e80, L_0x2a16fe0, L_0x2a18db0;
L_0x2a178d0 .delay 1 (80,80,80) L_0x2a178d0/d;
L_0x2a17b30/d .functor AND 1, L_0x2a16070, L_0x2a15f00, L_0x2a16fe0, L_0x2a18db0;
L_0x2a17b30 .delay 1 (80,80,80) L_0x2a17b30/d;
L_0x2a17860/d .functor AND 1, L_0x2a16360, L_0x2a16e80, L_0x2a007f0, L_0x2a18db0;
L_0x2a17860 .delay 1 (80,80,80) L_0x2a17860/d;
L_0x2a17e90/d .functor AND 1, L_0x2a161d0, L_0x2a15f00, L_0x2a007f0, L_0x2a18db0;
L_0x2a17e90 .delay 1 (80,80,80) L_0x2a17e90/d;
L_0x2a18030/0/0 .functor OR 1, L_0x2a17250, L_0x2a17400, L_0x2a175b0, L_0x2a178d0;
L_0x2a18030/0/4 .functor OR 1, L_0x2a17b30, L_0x2a17860, L_0x2a17e90, L_0x2a177a0;
L_0x2a18030/d .functor OR 1, L_0x2a18030/0/0, L_0x2a18030/0/4, C4<0>, C4<0>;
L_0x2a18030 .delay 1 (160,160,160) L_0x2a18030/d;
v0x2997a30_0 .net "a", 0 0, L_0x2a18420;  1 drivers
v0x2997ad0_0 .net "addSub", 0 0, L_0x2a167a0;  1 drivers
v0x2997b70_0 .net "andRes", 0 0, L_0x2a15a80;  1 drivers
v0x2997c10_0 .net "b", 0 0, L_0x2a02ee0;  1 drivers
v0x2997cb0_0 .net "carryIn", 0 0, L_0x2a16290;  1 drivers
v0x2997d50_0 .net "carryOut", 0 0, L_0x2a16c80;  1 drivers
v0x2997df0_0 .net "initialResult", 0 0, L_0x2a18030;  1 drivers
v0x2997e90_0 .net "isAdd", 0 0, L_0x2a17250;  1 drivers
v0x2997f30_0 .net "isAnd", 0 0, L_0x2a178d0;  1 drivers
v0x2998060_0 .net "isNand", 0 0, L_0x2a17b30;  1 drivers
v0x2998100_0 .net "isNor", 0 0, L_0x2a17860;  1 drivers
v0x29981a0_0 .net "isOr", 0 0, L_0x2a17e90;  1 drivers
v0x2998240_0 .net "isSLT", 0 0, L_0x2a177a0;  1 drivers
v0x29982e0_0 .net "isSub", 0 0, L_0x2a17400;  1 drivers
v0x2998380_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2998420_0 .net "isXor", 0 0, L_0x2a175b0;  1 drivers
v0x29984c0_0 .net "nandRes", 0 0, L_0x2a16070;  1 drivers
v0x2998670_0 .net "norRes", 0 0, L_0x2a16360;  1 drivers
v0x2998710_0 .net "orRes", 0 0, L_0x2a161d0;  1 drivers
v0x29987b0_0 .net "s0", 0 0, L_0x2a15f00;  1 drivers
v0x2998850_0 .net "s0inv", 0 0, L_0x2a16e80;  1 drivers
v0x29988f0_0 .net "s1", 0 0, L_0x2a007f0;  1 drivers
v0x2998990_0 .net "s1inv", 0 0, L_0x2a16fe0;  1 drivers
v0x2998a30_0 .net "s2", 0 0, L_0x2a18db0;  1 drivers
v0x2998ad0_0 .net "s2inv", 0 0, L_0x2a170a0;  1 drivers
v0x2998b70_0 .net "xorRes", 0 0, L_0x2a16420;  1 drivers
S_0x29971d0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x2996f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a16580/d .functor XOR 1, L_0x2a02ee0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a16580 .delay 1 (40,40,40) L_0x2a16580/d;
L_0x2a16640/d .functor XOR 1, L_0x2a18420, L_0x2a16580, C4<0>, C4<0>;
L_0x2a16640 .delay 1 (40,40,40) L_0x2a16640/d;
L_0x2a167a0/d .functor XOR 1, L_0x2a16640, L_0x2a16290, C4<0>, C4<0>;
L_0x2a167a0 .delay 1 (40,40,40) L_0x2a167a0/d;
L_0x2a169a0/d .functor AND 1, L_0x2a18420, L_0x2a16580, C4<1>, C4<1>;
L_0x2a169a0 .delay 1 (40,40,40) L_0x2a169a0/d;
L_0x2a16c10/d .functor AND 1, L_0x2a16640, L_0x2a16290, C4<1>, C4<1>;
L_0x2a16c10 .delay 1 (40,40,40) L_0x2a16c10/d;
L_0x2a16c80/d .functor OR 1, L_0x2a169a0, L_0x2a16c10, C4<0>, C4<0>;
L_0x2a16c80 .delay 1 (40,40,40) L_0x2a16c80/d;
v0x29973f0_0 .net "AandB", 0 0, L_0x2a169a0;  1 drivers
v0x2997490_0 .net "BxorSub", 0 0, L_0x2a16580;  1 drivers
v0x2997530_0 .net "a", 0 0, L_0x2a18420;  alias, 1 drivers
v0x29975d0_0 .net "b", 0 0, L_0x2a02ee0;  alias, 1 drivers
v0x2997670_0 .net "carryin", 0 0, L_0x2a16290;  alias, 1 drivers
v0x2997710_0 .net "carryout", 0 0, L_0x2a16c80;  alias, 1 drivers
v0x29977b0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2997850_0 .net "res", 0 0, L_0x2a167a0;  alias, 1 drivers
v0x29978f0_0 .net "xAorB", 0 0, L_0x2a16640;  1 drivers
v0x2997990_0 .net "xAorBandCin", 0 0, L_0x2a16c10;  1 drivers
S_0x2998cb0 .scope generate, "genblk1[16]" "genblk1[16]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x2985ce0 .param/l "i" 0 2 165, +C4<010000>;
S_0x2998fd0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x2998cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a184c0/d .functor AND 1, L_0x2a1b1f0, L_0x2a1b350, C4<1>, C4<1>;
L_0x2a184c0 .delay 1 (40,40,40) L_0x2a184c0/d;
L_0x2a03230/d .functor NAND 1, L_0x2a1b1f0, L_0x2a1b350, C4<1>, C4<1>;
L_0x2a03230 .delay 1 (20,20,20) L_0x2a03230/d;
L_0x2a18b00/d .functor OR 1, L_0x2a1b1f0, L_0x2a1b350, C4<0>, C4<0>;
L_0x2a18b00 .delay 1 (40,40,40) L_0x2a18b00/d;
L_0x2a18ca0/d .functor NOR 1, L_0x2a1b1f0, L_0x2a1b350, C4<0>, C4<0>;
L_0x2a18ca0 .delay 1 (20,20,20) L_0x2a18ca0/d;
L_0x2a191f0/d .functor XOR 1, L_0x2a1b1f0, L_0x2a1b350, C4<0>, C4<0>;
L_0x2a191f0 .delay 1 (40,40,40) L_0x2a191f0/d;
L_0x2a19c50/d .functor NOT 1, L_0x2a1b630, C4<0>, C4<0>, C4<0>;
L_0x2a19c50 .delay 1 (10,10,10) L_0x2a19c50/d;
L_0x2a19db0/d .functor NOT 1, L_0x2a18e50, C4<0>, C4<0>, C4<0>;
L_0x2a19db0 .delay 1 (10,10,10) L_0x2a19db0/d;
L_0x2a19e70/d .functor NOT 1, L_0x2a18ef0, C4<0>, C4<0>, C4<0>;
L_0x2a19e70 .delay 1 (10,10,10) L_0x2a19e70/d;
L_0x2a1a020/d .functor AND 1, L_0x2a19570, L_0x2a19c50, L_0x2a19db0, L_0x2a19e70;
L_0x2a1a020 .delay 1 (80,80,80) L_0x2a1a020/d;
L_0x2a1a1d0/d .functor AND 1, L_0x2a19570, L_0x2a1b630, L_0x2a19db0, L_0x2a19e70;
L_0x2a1a1d0 .delay 1 (80,80,80) L_0x2a1a1d0/d;
L_0x2a1a380/d .functor AND 1, L_0x2a191f0, L_0x2a19c50, L_0x2a18e50, L_0x2a19e70;
L_0x2a1a380 .delay 1 (80,80,80) L_0x2a1a380/d;
L_0x2a1a570/d .functor AND 1, L_0x2a19570, L_0x2a1b630, L_0x2a18e50, L_0x2a19e70;
L_0x2a1a570 .delay 1 (80,80,80) L_0x2a1a570/d;
L_0x2a1a6a0/d .functor AND 1, L_0x2a184c0, L_0x2a19c50, L_0x2a19db0, L_0x2a18ef0;
L_0x2a1a6a0 .delay 1 (80,80,80) L_0x2a1a6a0/d;
L_0x2a1a900/d .functor AND 1, L_0x2a03230, L_0x2a1b630, L_0x2a19db0, L_0x2a18ef0;
L_0x2a1a900 .delay 1 (80,80,80) L_0x2a1a900/d;
L_0x2a1a630/d .functor AND 1, L_0x2a18ca0, L_0x2a19c50, L_0x2a18e50, L_0x2a18ef0;
L_0x2a1a630 .delay 1 (80,80,80) L_0x2a1a630/d;
L_0x2a1ac60/d .functor AND 1, L_0x2a18b00, L_0x2a1b630, L_0x2a18e50, L_0x2a18ef0;
L_0x2a1ac60 .delay 1 (80,80,80) L_0x2a1ac60/d;
L_0x2a1ae00/0/0 .functor OR 1, L_0x2a1a020, L_0x2a1a1d0, L_0x2a1a380, L_0x2a1a6a0;
L_0x2a1ae00/0/4 .functor OR 1, L_0x2a1a900, L_0x2a1a630, L_0x2a1ac60, L_0x2a1a570;
L_0x2a1ae00/d .functor OR 1, L_0x2a1ae00/0/0, L_0x2a1ae00/0/4, C4<0>, C4<0>;
L_0x2a1ae00 .delay 1 (160,160,160) L_0x2a1ae00/d;
v0x299a0d0_0 .net "a", 0 0, L_0x2a1b1f0;  1 drivers
v0x299a1c0_0 .net "addSub", 0 0, L_0x2a19570;  1 drivers
v0x299a290_0 .net "andRes", 0 0, L_0x2a184c0;  1 drivers
v0x299a360_0 .net "b", 0 0, L_0x2a1b350;  1 drivers
v0x299a430_0 .net "carryIn", 0 0, L_0x2a1b500;  1 drivers
v0x299a4d0_0 .net "carryOut", 0 0, L_0x2a19a50;  1 drivers
v0x299a5a0_0 .net "initialResult", 0 0, L_0x2a1ae00;  1 drivers
v0x299a640_0 .net "isAdd", 0 0, L_0x2a1a020;  1 drivers
v0x299a6e0_0 .net "isAnd", 0 0, L_0x2a1a6a0;  1 drivers
v0x299a810_0 .net "isNand", 0 0, L_0x2a1a900;  1 drivers
v0x299a8b0_0 .net "isNor", 0 0, L_0x2a1a630;  1 drivers
v0x299a950_0 .net "isOr", 0 0, L_0x2a1ac60;  1 drivers
v0x299aa10_0 .net "isSLT", 0 0, L_0x2a1a570;  1 drivers
v0x299aad0_0 .net "isSub", 0 0, L_0x2a1a1d0;  1 drivers
v0x299ab90_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x299ac30_0 .net "isXor", 0 0, L_0x2a1a380;  1 drivers
v0x299acf0_0 .net "nandRes", 0 0, L_0x2a03230;  1 drivers
v0x299aea0_0 .net "norRes", 0 0, L_0x2a18ca0;  1 drivers
v0x299af40_0 .net "orRes", 0 0, L_0x2a18b00;  1 drivers
v0x299afe0_0 .net "s0", 0 0, L_0x2a1b630;  1 drivers
v0x299b080_0 .net "s0inv", 0 0, L_0x2a19c50;  1 drivers
v0x299b140_0 .net "s1", 0 0, L_0x2a18e50;  1 drivers
v0x299b200_0 .net "s1inv", 0 0, L_0x2a19db0;  1 drivers
v0x299b2c0_0 .net "s2", 0 0, L_0x2a18ef0;  1 drivers
v0x299b380_0 .net "s2inv", 0 0, L_0x2a19e70;  1 drivers
v0x299b440_0 .net "xorRes", 0 0, L_0x2a191f0;  1 drivers
S_0x29992d0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x2998fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a19350/d .functor XOR 1, L_0x2a1b350, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a19350 .delay 1 (40,40,40) L_0x2a19350/d;
L_0x2a19410/d .functor XOR 1, L_0x2a1b1f0, L_0x2a19350, C4<0>, C4<0>;
L_0x2a19410 .delay 1 (40,40,40) L_0x2a19410/d;
L_0x2a19570/d .functor XOR 1, L_0x2a19410, L_0x2a1b500, C4<0>, C4<0>;
L_0x2a19570 .delay 1 (40,40,40) L_0x2a19570/d;
L_0x2a19770/d .functor AND 1, L_0x2a1b1f0, L_0x2a19350, C4<1>, C4<1>;
L_0x2a19770 .delay 1 (40,40,40) L_0x2a19770/d;
L_0x2a199e0/d .functor AND 1, L_0x2a19410, L_0x2a1b500, C4<1>, C4<1>;
L_0x2a199e0 .delay 1 (40,40,40) L_0x2a199e0/d;
L_0x2a19a50/d .functor OR 1, L_0x2a19770, L_0x2a199e0, C4<0>, C4<0>;
L_0x2a19a50 .delay 1 (40,40,40) L_0x2a19a50/d;
v0x2999580_0 .net "AandB", 0 0, L_0x2a19770;  1 drivers
v0x2999660_0 .net "BxorSub", 0 0, L_0x2a19350;  1 drivers
v0x2999720_0 .net "a", 0 0, L_0x2a1b1f0;  alias, 1 drivers
v0x29997f0_0 .net "b", 0 0, L_0x2a1b350;  alias, 1 drivers
v0x29998b0_0 .net "carryin", 0 0, L_0x2a1b500;  alias, 1 drivers
v0x29999c0_0 .net "carryout", 0 0, L_0x2a19a50;  alias, 1 drivers
v0x2999a80_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x2967b50_0 .net "res", 0 0, L_0x2a19570;  alias, 1 drivers
v0x2967c10_0 .net "xAorB", 0 0, L_0x2a19410;  1 drivers
v0x2999f30_0 .net "xAorBandCin", 0 0, L_0x2a199e0;  1 drivers
S_0x299b620 .scope generate, "genblk1[17]" "genblk1[17]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x299b7e0 .param/l "i" 0 2 165, +C4<010001>;
S_0x299b8a0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x299b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a1b290/d .functor AND 1, L_0x2a1dba0, L_0x2a1dd00, C4<1>, C4<1>;
L_0x2a1b290 .delay 1 (40,40,40) L_0x2a1b290/d;
L_0x2a19030/d .functor NAND 1, L_0x2a1dba0, L_0x2a1dd00, C4<1>, C4<1>;
L_0x2a19030 .delay 1 (20,20,20) L_0x2a19030/d;
L_0x2a1ba60/d .functor OR 1, L_0x2a1dba0, L_0x2a1dd00, C4<0>, C4<0>;
L_0x2a1ba60 .delay 1 (40,40,40) L_0x2a1ba60/d;
L_0x2a1bbf0/d .functor NOR 1, L_0x2a1dba0, L_0x2a1dd00, C4<0>, C4<0>;
L_0x2a1bbf0 .delay 1 (20,20,20) L_0x2a1bbf0/d;
L_0x2a1bcb0/d .functor XOR 1, L_0x2a1dba0, L_0x2a1dd00, C4<0>, C4<0>;
L_0x2a1bcb0 .delay 1 (40,40,40) L_0x2a1bcb0/d;
L_0x2a1c560/d .functor NOT 1, L_0x2a1b760, C4<0>, C4<0>, C4<0>;
L_0x2a1c560 .delay 1 (10,10,10) L_0x2a1c560/d;
L_0x2a1c6c0/d .functor NOT 1, L_0x2a1b800, C4<0>, C4<0>, C4<0>;
L_0x2a1c6c0 .delay 1 (10,10,10) L_0x2a1c6c0/d;
L_0x2a1c780/d .functor NOT 1, L_0x2a1b8a0, C4<0>, C4<0>, C4<0>;
L_0x2a1c780 .delay 1 (10,10,10) L_0x2a1c780/d;
L_0x2a1c930/d .functor AND 1, L_0x2a1bed0, L_0x2a1c560, L_0x2a1c6c0, L_0x2a1c780;
L_0x2a1c930 .delay 1 (80,80,80) L_0x2a1c930/d;
L_0x2a1cae0/d .functor AND 1, L_0x2a1bed0, L_0x2a1b760, L_0x2a1c6c0, L_0x2a1c780;
L_0x2a1cae0 .delay 1 (80,80,80) L_0x2a1cae0/d;
L_0x2a1ccf0/d .functor AND 1, L_0x2a1bcb0, L_0x2a1c560, L_0x2a1b800, L_0x2a1c780;
L_0x2a1ccf0 .delay 1 (80,80,80) L_0x2a1ccf0/d;
L_0x2a1ced0/d .functor AND 1, L_0x2a1bed0, L_0x2a1b760, L_0x2a1b800, L_0x2a1c780;
L_0x2a1ced0 .delay 1 (80,80,80) L_0x2a1ced0/d;
L_0x2a1d0a0/d .functor AND 1, L_0x2a1b290, L_0x2a1c560, L_0x2a1c6c0, L_0x2a1b8a0;
L_0x2a1d0a0 .delay 1 (80,80,80) L_0x2a1d0a0/d;
L_0x2a1d280/d .functor AND 1, L_0x2a19030, L_0x2a1b760, L_0x2a1c6c0, L_0x2a1b8a0;
L_0x2a1d280 .delay 1 (80,80,80) L_0x2a1d280/d;
L_0x2a1d030/d .functor AND 1, L_0x2a1bbf0, L_0x2a1c560, L_0x2a1b800, L_0x2a1b8a0;
L_0x2a1d030 .delay 1 (80,80,80) L_0x2a1d030/d;
L_0x2a1d610/d .functor AND 1, L_0x2a1ba60, L_0x2a1b760, L_0x2a1b800, L_0x2a1b8a0;
L_0x2a1d610 .delay 1 (80,80,80) L_0x2a1d610/d;
L_0x2a1d7b0/0/0 .functor OR 1, L_0x2a1c930, L_0x2a1cae0, L_0x2a1ccf0, L_0x2a1d0a0;
L_0x2a1d7b0/0/4 .functor OR 1, L_0x2a1d280, L_0x2a1d030, L_0x2a1d610, L_0x2a1ced0;
L_0x2a1d7b0/d .functor OR 1, L_0x2a1d7b0/0/0, L_0x2a1d7b0/0/4, C4<0>, C4<0>;
L_0x2a1d7b0 .delay 1 (160,160,160) L_0x2a1d7b0/d;
v0x299c7a0_0 .net "a", 0 0, L_0x2a1dba0;  1 drivers
v0x299c860_0 .net "addSub", 0 0, L_0x2a1bed0;  1 drivers
v0x299c930_0 .net "andRes", 0 0, L_0x2a1b290;  1 drivers
v0x299ca00_0 .net "b", 0 0, L_0x2a1dd00;  1 drivers
v0x299cad0_0 .net "carryIn", 0 0, L_0x2a1bb20;  1 drivers
v0x299cb70_0 .net "carryOut", 0 0, L_0x2a1c360;  1 drivers
v0x299cc40_0 .net "initialResult", 0 0, L_0x2a1d7b0;  1 drivers
v0x299cce0_0 .net "isAdd", 0 0, L_0x2a1c930;  1 drivers
v0x299cd80_0 .net "isAnd", 0 0, L_0x2a1d0a0;  1 drivers
v0x299ceb0_0 .net "isNand", 0 0, L_0x2a1d280;  1 drivers
v0x299cf50_0 .net "isNor", 0 0, L_0x2a1d030;  1 drivers
v0x299cff0_0 .net "isOr", 0 0, L_0x2a1d610;  1 drivers
v0x299d0b0_0 .net "isSLT", 0 0, L_0x2a1ced0;  1 drivers
v0x299d170_0 .net "isSub", 0 0, L_0x2a1cae0;  1 drivers
v0x299d230_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x299d2d0_0 .net "isXor", 0 0, L_0x2a1ccf0;  1 drivers
v0x299d390_0 .net "nandRes", 0 0, L_0x2a19030;  1 drivers
v0x299d540_0 .net "norRes", 0 0, L_0x2a1bbf0;  1 drivers
v0x299d5e0_0 .net "orRes", 0 0, L_0x2a1ba60;  1 drivers
v0x299d680_0 .net "s0", 0 0, L_0x2a1b760;  1 drivers
v0x299d720_0 .net "s0inv", 0 0, L_0x2a1c560;  1 drivers
v0x299d7e0_0 .net "s1", 0 0, L_0x2a1b800;  1 drivers
v0x299d8a0_0 .net "s1inv", 0 0, L_0x2a1c6c0;  1 drivers
v0x299d960_0 .net "s2", 0 0, L_0x2a1b8a0;  1 drivers
v0x299da20_0 .net "s2inv", 0 0, L_0x2a1c780;  1 drivers
v0x299dae0_0 .net "xorRes", 0 0, L_0x2a1bcb0;  1 drivers
S_0x299bba0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x299b8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a1be10/d .functor XOR 1, L_0x2a1dd00, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a1be10 .delay 1 (40,40,40) L_0x2a1be10/d;
L_0x2a0d3c0/d .functor XOR 1, L_0x2a1dba0, L_0x2a1be10, C4<0>, C4<0>;
L_0x2a0d3c0 .delay 1 (40,40,40) L_0x2a0d3c0/d;
L_0x2a1bed0/d .functor XOR 1, L_0x2a0d3c0, L_0x2a1bb20, C4<0>, C4<0>;
L_0x2a1bed0 .delay 1 (40,40,40) L_0x2a1bed0/d;
L_0x2a1c080/d .functor AND 1, L_0x2a1dba0, L_0x2a1be10, C4<1>, C4<1>;
L_0x2a1c080 .delay 1 (40,40,40) L_0x2a1c080/d;
L_0x2a1c2f0/d .functor AND 1, L_0x2a0d3c0, L_0x2a1bb20, C4<1>, C4<1>;
L_0x2a1c2f0 .delay 1 (40,40,40) L_0x2a1c2f0/d;
L_0x2a1c360/d .functor OR 1, L_0x2a1c080, L_0x2a1c2f0, C4<0>, C4<0>;
L_0x2a1c360 .delay 1 (40,40,40) L_0x2a1c360/d;
v0x299be30_0 .net "AandB", 0 0, L_0x2a1c080;  1 drivers
v0x299bf10_0 .net "BxorSub", 0 0, L_0x2a1be10;  1 drivers
v0x299bfd0_0 .net "a", 0 0, L_0x2a1dba0;  alias, 1 drivers
v0x299c0a0_0 .net "b", 0 0, L_0x2a1dd00;  alias, 1 drivers
v0x299c160_0 .net "carryin", 0 0, L_0x2a1bb20;  alias, 1 drivers
v0x299c270_0 .net "carryout", 0 0, L_0x2a1c360;  alias, 1 drivers
v0x299c330_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x299c3d0_0 .net "res", 0 0, L_0x2a1bed0;  alias, 1 drivers
v0x299c490_0 .net "xAorB", 0 0, L_0x2a0d3c0;  1 drivers
v0x299c5e0_0 .net "xAorBandCin", 0 0, L_0x2a1c2f0;  1 drivers
S_0x299dcc0 .scope generate, "genblk1[18]" "genblk1[18]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x299de80 .param/l "i" 0 2 165, +C4<010010>;
S_0x299df40 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x299dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a1dc40/d .functor AND 1, L_0x2a205b0, L_0x2a20710, C4<1>, C4<1>;
L_0x2a1dc40 .delay 1 (40,40,40) L_0x2a1dc40/d;
L_0x2a1e220/d .functor NAND 1, L_0x2a205b0, L_0x2a20710, C4<1>, C4<1>;
L_0x2a1e220 .delay 1 (20,20,20) L_0x2a1e220/d;
L_0x2a1d470/d .functor OR 1, L_0x2a205b0, L_0x2a20710, C4<0>, C4<0>;
L_0x2a1d470 .delay 1 (40,40,40) L_0x2a1d470/d;
L_0x2a1e4a0/d .functor NOR 1, L_0x2a205b0, L_0x2a20710, C4<0>, C4<0>;
L_0x2a1e4a0 .delay 1 (20,20,20) L_0x2a1e4a0/d;
L_0x2a1e560/d .functor XOR 1, L_0x2a205b0, L_0x2a20710, C4<0>, C4<0>;
L_0x2a1e560 .delay 1 (40,40,40) L_0x2a1e560/d;
L_0x2a1ef70/d .functor NOT 1, L_0x2a1df40, C4<0>, C4<0>, C4<0>;
L_0x2a1ef70 .delay 1 (10,10,10) L_0x2a1ef70/d;
L_0x2a1f0d0/d .functor NOT 1, L_0x2a1dfe0, C4<0>, C4<0>, C4<0>;
L_0x2a1f0d0 .delay 1 (10,10,10) L_0x2a1f0d0/d;
L_0x2a1f190/d .functor NOT 1, L_0x2a1e080, C4<0>, C4<0>, C4<0>;
L_0x2a1f190 .delay 1 (10,10,10) L_0x2a1f190/d;
L_0x2a1f340/d .functor AND 1, L_0x2a1e890, L_0x2a1ef70, L_0x2a1f0d0, L_0x2a1f190;
L_0x2a1f340 .delay 1 (80,80,80) L_0x2a1f340/d;
L_0x2a1f4f0/d .functor AND 1, L_0x2a1e890, L_0x2a1df40, L_0x2a1f0d0, L_0x2a1f190;
L_0x2a1f4f0 .delay 1 (80,80,80) L_0x2a1f4f0/d;
L_0x2a1f700/d .functor AND 1, L_0x2a1e560, L_0x2a1ef70, L_0x2a1dfe0, L_0x2a1f190;
L_0x2a1f700 .delay 1 (80,80,80) L_0x2a1f700/d;
L_0x2a1f8e0/d .functor AND 1, L_0x2a1e890, L_0x2a1df40, L_0x2a1dfe0, L_0x2a1f190;
L_0x2a1f8e0 .delay 1 (80,80,80) L_0x2a1f8e0/d;
L_0x2a1fab0/d .functor AND 1, L_0x2a1dc40, L_0x2a1ef70, L_0x2a1f0d0, L_0x2a1e080;
L_0x2a1fab0 .delay 1 (80,80,80) L_0x2a1fab0/d;
L_0x2a1fc90/d .functor AND 1, L_0x2a1e220, L_0x2a1df40, L_0x2a1f0d0, L_0x2a1e080;
L_0x2a1fc90 .delay 1 (80,80,80) L_0x2a1fc90/d;
L_0x2a1fa40/d .functor AND 1, L_0x2a1e4a0, L_0x2a1ef70, L_0x2a1dfe0, L_0x2a1e080;
L_0x2a1fa40 .delay 1 (80,80,80) L_0x2a1fa40/d;
L_0x2a20020/d .functor AND 1, L_0x2a1d470, L_0x2a1df40, L_0x2a1dfe0, L_0x2a1e080;
L_0x2a20020 .delay 1 (80,80,80) L_0x2a20020/d;
L_0x2a201c0/0/0 .functor OR 1, L_0x2a1f340, L_0x2a1f4f0, L_0x2a1f700, L_0x2a1fab0;
L_0x2a201c0/0/4 .functor OR 1, L_0x2a1fc90, L_0x2a1fa40, L_0x2a20020, L_0x2a1f8e0;
L_0x2a201c0/d .functor OR 1, L_0x2a201c0/0/0, L_0x2a201c0/0/4, C4<0>, C4<0>;
L_0x2a201c0 .delay 1 (160,160,160) L_0x2a201c0/d;
v0x299ee40_0 .net "a", 0 0, L_0x2a205b0;  1 drivers
v0x299ef00_0 .net "addSub", 0 0, L_0x2a1e890;  1 drivers
v0x299efd0_0 .net "andRes", 0 0, L_0x2a1dc40;  1 drivers
v0x299f0a0_0 .net "b", 0 0, L_0x2a20710;  1 drivers
v0x299f170_0 .net "carryIn", 0 0, L_0x2a1e3d0;  1 drivers
v0x299f210_0 .net "carryOut", 0 0, L_0x2a1ed70;  1 drivers
v0x299f2e0_0 .net "initialResult", 0 0, L_0x2a201c0;  1 drivers
v0x299f380_0 .net "isAdd", 0 0, L_0x2a1f340;  1 drivers
v0x299f420_0 .net "isAnd", 0 0, L_0x2a1fab0;  1 drivers
v0x299f550_0 .net "isNand", 0 0, L_0x2a1fc90;  1 drivers
v0x299f5f0_0 .net "isNor", 0 0, L_0x2a1fa40;  1 drivers
v0x299f690_0 .net "isOr", 0 0, L_0x2a20020;  1 drivers
v0x299f750_0 .net "isSLT", 0 0, L_0x2a1f8e0;  1 drivers
v0x299f810_0 .net "isSub", 0 0, L_0x2a1f4f0;  1 drivers
v0x299f8d0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x299f970_0 .net "isXor", 0 0, L_0x2a1f700;  1 drivers
v0x299fa30_0 .net "nandRes", 0 0, L_0x2a1e220;  1 drivers
v0x299fbe0_0 .net "norRes", 0 0, L_0x2a1e4a0;  1 drivers
v0x299fc80_0 .net "orRes", 0 0, L_0x2a1d470;  1 drivers
v0x299fd20_0 .net "s0", 0 0, L_0x2a1df40;  1 drivers
v0x299fdc0_0 .net "s0inv", 0 0, L_0x2a1ef70;  1 drivers
v0x299fe80_0 .net "s1", 0 0, L_0x2a1dfe0;  1 drivers
v0x299ff40_0 .net "s1inv", 0 0, L_0x2a1f0d0;  1 drivers
v0x29a0000_0 .net "s2", 0 0, L_0x2a1e080;  1 drivers
v0x29a00c0_0 .net "s2inv", 0 0, L_0x2a1f190;  1 drivers
v0x29a0180_0 .net "xorRes", 0 0, L_0x2a1e560;  1 drivers
S_0x299e240 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x299df40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a1e6c0/d .functor XOR 1, L_0x2a20710, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a1e6c0 .delay 1 (40,40,40) L_0x2a1e6c0/d;
L_0x2a1e730/d .functor XOR 1, L_0x2a205b0, L_0x2a1e6c0, C4<0>, C4<0>;
L_0x2a1e730 .delay 1 (40,40,40) L_0x2a1e730/d;
L_0x2a1e890/d .functor XOR 1, L_0x2a1e730, L_0x2a1e3d0, C4<0>, C4<0>;
L_0x2a1e890 .delay 1 (40,40,40) L_0x2a1e890/d;
L_0x2a1ea90/d .functor AND 1, L_0x2a205b0, L_0x2a1e6c0, C4<1>, C4<1>;
L_0x2a1ea90 .delay 1 (40,40,40) L_0x2a1ea90/d;
L_0x2a1ed00/d .functor AND 1, L_0x2a1e730, L_0x2a1e3d0, C4<1>, C4<1>;
L_0x2a1ed00 .delay 1 (40,40,40) L_0x2a1ed00/d;
L_0x2a1ed70/d .functor OR 1, L_0x2a1ea90, L_0x2a1ed00, C4<0>, C4<0>;
L_0x2a1ed70 .delay 1 (40,40,40) L_0x2a1ed70/d;
v0x299e4d0_0 .net "AandB", 0 0, L_0x2a1ea90;  1 drivers
v0x299e5b0_0 .net "BxorSub", 0 0, L_0x2a1e6c0;  1 drivers
v0x299e670_0 .net "a", 0 0, L_0x2a205b0;  alias, 1 drivers
v0x299e740_0 .net "b", 0 0, L_0x2a20710;  alias, 1 drivers
v0x299e800_0 .net "carryin", 0 0, L_0x2a1e3d0;  alias, 1 drivers
v0x299e910_0 .net "carryout", 0 0, L_0x2a1ed70;  alias, 1 drivers
v0x299e9d0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x299ea70_0 .net "res", 0 0, L_0x2a1e890;  alias, 1 drivers
v0x299eb30_0 .net "xAorB", 0 0, L_0x2a1e730;  1 drivers
v0x299ec80_0 .net "xAorBandCin", 0 0, L_0x2a1ed00;  1 drivers
S_0x29a0360 .scope generate, "genblk1[19]" "genblk1[19]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29a0520 .param/l "i" 0 2 165, +C4<010011>;
S_0x29a05e0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29a0360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a20650/d .functor AND 1, L_0x2a22f70, L_0x2a230d0, C4<1>, C4<1>;
L_0x2a20650 .delay 1 (40,40,40) L_0x2a20650/d;
L_0x2a1fe80/d .functor NAND 1, L_0x2a22f70, L_0x2a230d0, C4<1>, C4<1>;
L_0x2a1fe80 .delay 1 (20,20,20) L_0x2a1fe80/d;
L_0x2a20cb0/d .functor OR 1, L_0x2a22f70, L_0x2a230d0, C4<0>, C4<0>;
L_0x2a20cb0 .delay 1 (40,40,40) L_0x2a20cb0/d;
L_0x2a20ea0/d .functor NOR 1, L_0x2a22f70, L_0x2a230d0, C4<0>, C4<0>;
L_0x2a20ea0 .delay 1 (20,20,20) L_0x2a20ea0/d;
L_0x2a20f60/d .functor XOR 1, L_0x2a22f70, L_0x2a230d0, C4<0>, C4<0>;
L_0x2a20f60 .delay 1 (40,40,40) L_0x2a20f60/d;
L_0x2a219a0/d .functor NOT 1, L_0x2a20960, C4<0>, C4<0>, C4<0>;
L_0x2a219a0 .delay 1 (10,10,10) L_0x2a219a0/d;
L_0x29a1b80/d .functor NOT 1, L_0x2a20a00, C4<0>, C4<0>, C4<0>;
L_0x29a1b80 .delay 1 (10,10,10) L_0x29a1b80/d;
L_0x2a21b50/d .functor NOT 1, L_0x2a20aa0, C4<0>, C4<0>, C4<0>;
L_0x2a21b50 .delay 1 (10,10,10) L_0x2a21b50/d;
L_0x2a21d00/d .functor AND 1, L_0x2a212e0, L_0x2a219a0, L_0x29a1b80, L_0x2a21b50;
L_0x2a21d00 .delay 1 (80,80,80) L_0x2a21d00/d;
L_0x2a21eb0/d .functor AND 1, L_0x2a212e0, L_0x2a20960, L_0x29a1b80, L_0x2a21b50;
L_0x2a21eb0 .delay 1 (80,80,80) L_0x2a21eb0/d;
L_0x2a220c0/d .functor AND 1, L_0x2a20f60, L_0x2a219a0, L_0x2a20a00, L_0x2a21b50;
L_0x2a220c0 .delay 1 (80,80,80) L_0x2a220c0/d;
L_0x2a222a0/d .functor AND 1, L_0x2a212e0, L_0x2a20960, L_0x2a20a00, L_0x2a21b50;
L_0x2a222a0 .delay 1 (80,80,80) L_0x2a222a0/d;
L_0x2a22470/d .functor AND 1, L_0x2a20650, L_0x2a219a0, L_0x29a1b80, L_0x2a20aa0;
L_0x2a22470 .delay 1 (80,80,80) L_0x2a22470/d;
L_0x2a22650/d .functor AND 1, L_0x2a1fe80, L_0x2a20960, L_0x29a1b80, L_0x2a20aa0;
L_0x2a22650 .delay 1 (80,80,80) L_0x2a22650/d;
L_0x2a22400/d .functor AND 1, L_0x2a20ea0, L_0x2a219a0, L_0x2a20a00, L_0x2a20aa0;
L_0x2a22400 .delay 1 (80,80,80) L_0x2a22400/d;
L_0x2a229e0/d .functor AND 1, L_0x2a20cb0, L_0x2a20960, L_0x2a20a00, L_0x2a20aa0;
L_0x2a229e0 .delay 1 (80,80,80) L_0x2a229e0/d;
L_0x2a22b80/0/0 .functor OR 1, L_0x2a21d00, L_0x2a21eb0, L_0x2a220c0, L_0x2a22470;
L_0x2a22b80/0/4 .functor OR 1, L_0x2a22650, L_0x2a22400, L_0x2a229e0, L_0x2a222a0;
L_0x2a22b80/d .functor OR 1, L_0x2a22b80/0/0, L_0x2a22b80/0/4, C4<0>, C4<0>;
L_0x2a22b80 .delay 1 (160,160,160) L_0x2a22b80/d;
v0x29a14e0_0 .net "a", 0 0, L_0x2a22f70;  1 drivers
v0x29a15a0_0 .net "addSub", 0 0, L_0x2a212e0;  1 drivers
v0x29a1670_0 .net "andRes", 0 0, L_0x2a20650;  1 drivers
v0x29a1740_0 .net "b", 0 0, L_0x2a230d0;  1 drivers
v0x29a1810_0 .net "carryIn", 0 0, L_0x2a208c0;  1 drivers
v0x29a18b0_0 .net "carryOut", 0 0, L_0x2a217a0;  1 drivers
v0x29a1980_0 .net "initialResult", 0 0, L_0x2a22b80;  1 drivers
v0x29a1a20_0 .net "isAdd", 0 0, L_0x2a21d00;  1 drivers
v0x29a1ac0_0 .net "isAnd", 0 0, L_0x2a22470;  1 drivers
v0x29a1bf0_0 .net "isNand", 0 0, L_0x2a22650;  1 drivers
v0x29a1c90_0 .net "isNor", 0 0, L_0x2a22400;  1 drivers
v0x29a1d30_0 .net "isOr", 0 0, L_0x2a229e0;  1 drivers
v0x29a1df0_0 .net "isSLT", 0 0, L_0x2a222a0;  1 drivers
v0x29a1eb0_0 .net "isSub", 0 0, L_0x2a21eb0;  1 drivers
v0x29a1f70_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a2010_0 .net "isXor", 0 0, L_0x2a220c0;  1 drivers
v0x29a20d0_0 .net "nandRes", 0 0, L_0x2a1fe80;  1 drivers
v0x29a2280_0 .net "norRes", 0 0, L_0x2a20ea0;  1 drivers
v0x29a2320_0 .net "orRes", 0 0, L_0x2a20cb0;  1 drivers
v0x29a23c0_0 .net "s0", 0 0, L_0x2a20960;  1 drivers
v0x29a2460_0 .net "s0inv", 0 0, L_0x2a219a0;  1 drivers
v0x29a2520_0 .net "s1", 0 0, L_0x2a20a00;  1 drivers
v0x29a25e0_0 .net "s1inv", 0 0, L_0x29a1b80;  1 drivers
v0x29a26a0_0 .net "s2", 0 0, L_0x2a20aa0;  1 drivers
v0x29a2760_0 .net "s2inv", 0 0, L_0x2a21b50;  1 drivers
v0x29a2820_0 .net "xorRes", 0 0, L_0x2a20f60;  1 drivers
S_0x29a08e0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29a05e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a210c0/d .functor XOR 1, L_0x2a230d0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a210c0 .delay 1 (40,40,40) L_0x2a210c0/d;
L_0x2a21180/d .functor XOR 1, L_0x2a22f70, L_0x2a210c0, C4<0>, C4<0>;
L_0x2a21180 .delay 1 (40,40,40) L_0x2a21180/d;
L_0x2a212e0/d .functor XOR 1, L_0x2a21180, L_0x2a208c0, C4<0>, C4<0>;
L_0x2a212e0 .delay 1 (40,40,40) L_0x2a212e0/d;
L_0x2a214e0/d .functor AND 1, L_0x2a22f70, L_0x2a210c0, C4<1>, C4<1>;
L_0x2a214e0 .delay 1 (40,40,40) L_0x2a214e0/d;
L_0x2a20d20/d .functor AND 1, L_0x2a21180, L_0x2a208c0, C4<1>, C4<1>;
L_0x2a20d20 .delay 1 (40,40,40) L_0x2a20d20/d;
L_0x2a217a0/d .functor OR 1, L_0x2a214e0, L_0x2a20d20, C4<0>, C4<0>;
L_0x2a217a0 .delay 1 (40,40,40) L_0x2a217a0/d;
v0x29a0b70_0 .net "AandB", 0 0, L_0x2a214e0;  1 drivers
v0x29a0c50_0 .net "BxorSub", 0 0, L_0x2a210c0;  1 drivers
v0x29a0d10_0 .net "a", 0 0, L_0x2a22f70;  alias, 1 drivers
v0x29a0de0_0 .net "b", 0 0, L_0x2a230d0;  alias, 1 drivers
v0x29a0ea0_0 .net "carryin", 0 0, L_0x2a208c0;  alias, 1 drivers
v0x29a0fb0_0 .net "carryout", 0 0, L_0x2a217a0;  alias, 1 drivers
v0x29a1070_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a1110_0 .net "res", 0 0, L_0x2a212e0;  alias, 1 drivers
v0x29a11d0_0 .net "xAorB", 0 0, L_0x2a21180;  1 drivers
v0x29a1320_0 .net "xAorBandCin", 0 0, L_0x2a20d20;  1 drivers
S_0x29a2a00 .scope generate, "genblk1[20]" "genblk1[20]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29a2bc0 .param/l "i" 0 2 165, +C4<010100>;
S_0x29a2c80 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a23010/d .functor AND 1, L_0x2a259b0, L_0x2a25b10, C4<1>, C4<1>;
L_0x2a23010 .delay 1 (40,40,40) L_0x2a23010/d;
L_0x2a22840/d .functor NAND 1, L_0x2a259b0, L_0x2a25b10, C4<1>, C4<1>;
L_0x2a22840 .delay 1 (20,20,20) L_0x2a22840/d;
L_0x2a236a0/d .functor OR 1, L_0x2a259b0, L_0x2a25b10, C4<0>, C4<0>;
L_0x2a236a0 .delay 1 (40,40,40) L_0x2a236a0/d;
L_0x2a23890/d .functor NOR 1, L_0x2a259b0, L_0x2a25b10, C4<0>, C4<0>;
L_0x2a23890 .delay 1 (20,20,20) L_0x2a23890/d;
L_0x2a23950/d .functor XOR 1, L_0x2a259b0, L_0x2a25b10, C4<0>, C4<0>;
L_0x2a23950 .delay 1 (40,40,40) L_0x2a23950/d;
L_0x2a243e0/d .functor NOT 1, L_0x2a23320, C4<0>, C4<0>, C4<0>;
L_0x2a243e0 .delay 1 (10,10,10) L_0x2a243e0/d;
L_0x29a4220/d .functor NOT 1, L_0x2a233c0, C4<0>, C4<0>, C4<0>;
L_0x29a4220 .delay 1 (10,10,10) L_0x29a4220/d;
L_0x2a24590/d .functor NOT 1, L_0x2a23460, C4<0>, C4<0>, C4<0>;
L_0x2a24590 .delay 1 (10,10,10) L_0x2a24590/d;
L_0x2a24740/d .functor AND 1, L_0x2a23d20, L_0x2a243e0, L_0x29a4220, L_0x2a24590;
L_0x2a24740 .delay 1 (80,80,80) L_0x2a24740/d;
L_0x2a248f0/d .functor AND 1, L_0x2a23d20, L_0x2a23320, L_0x29a4220, L_0x2a24590;
L_0x2a248f0 .delay 1 (80,80,80) L_0x2a248f0/d;
L_0x2a24b00/d .functor AND 1, L_0x2a23950, L_0x2a243e0, L_0x2a233c0, L_0x2a24590;
L_0x2a24b00 .delay 1 (80,80,80) L_0x2a24b00/d;
L_0x2a24ce0/d .functor AND 1, L_0x2a23d20, L_0x2a23320, L_0x2a233c0, L_0x2a24590;
L_0x2a24ce0 .delay 1 (80,80,80) L_0x2a24ce0/d;
L_0x2a24eb0/d .functor AND 1, L_0x2a23010, L_0x2a243e0, L_0x29a4220, L_0x2a23460;
L_0x2a24eb0 .delay 1 (80,80,80) L_0x2a24eb0/d;
L_0x2a25090/d .functor AND 1, L_0x2a22840, L_0x2a23320, L_0x29a4220, L_0x2a23460;
L_0x2a25090 .delay 1 (80,80,80) L_0x2a25090/d;
L_0x2a24e40/d .functor AND 1, L_0x2a23890, L_0x2a243e0, L_0x2a233c0, L_0x2a23460;
L_0x2a24e40 .delay 1 (80,80,80) L_0x2a24e40/d;
L_0x2a25420/d .functor AND 1, L_0x2a236a0, L_0x2a23320, L_0x2a233c0, L_0x2a23460;
L_0x2a25420 .delay 1 (80,80,80) L_0x2a25420/d;
L_0x2a255c0/0/0 .functor OR 1, L_0x2a24740, L_0x2a248f0, L_0x2a24b00, L_0x2a24eb0;
L_0x2a255c0/0/4 .functor OR 1, L_0x2a25090, L_0x2a24e40, L_0x2a25420, L_0x2a24ce0;
L_0x2a255c0/d .functor OR 1, L_0x2a255c0/0/0, L_0x2a255c0/0/4, C4<0>, C4<0>;
L_0x2a255c0 .delay 1 (160,160,160) L_0x2a255c0/d;
v0x29a3b80_0 .net "a", 0 0, L_0x2a259b0;  1 drivers
v0x29a3c40_0 .net "addSub", 0 0, L_0x2a23d20;  1 drivers
v0x29a3d10_0 .net "andRes", 0 0, L_0x2a23010;  1 drivers
v0x29a3de0_0 .net "b", 0 0, L_0x2a25b10;  1 drivers
v0x29a3eb0_0 .net "carryIn", 0 0, L_0x2a23280;  1 drivers
v0x29a3f50_0 .net "carryOut", 0 0, L_0x2a241e0;  1 drivers
v0x29a4020_0 .net "initialResult", 0 0, L_0x2a255c0;  1 drivers
v0x29a40c0_0 .net "isAdd", 0 0, L_0x2a24740;  1 drivers
v0x29a4160_0 .net "isAnd", 0 0, L_0x2a24eb0;  1 drivers
v0x29a4290_0 .net "isNand", 0 0, L_0x2a25090;  1 drivers
v0x29a4330_0 .net "isNor", 0 0, L_0x2a24e40;  1 drivers
v0x29a43d0_0 .net "isOr", 0 0, L_0x2a25420;  1 drivers
v0x29a4490_0 .net "isSLT", 0 0, L_0x2a24ce0;  1 drivers
v0x29a4550_0 .net "isSub", 0 0, L_0x2a248f0;  1 drivers
v0x29a4610_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a46b0_0 .net "isXor", 0 0, L_0x2a24b00;  1 drivers
v0x29a4770_0 .net "nandRes", 0 0, L_0x2a22840;  1 drivers
v0x29a4920_0 .net "norRes", 0 0, L_0x2a23890;  1 drivers
v0x29a49c0_0 .net "orRes", 0 0, L_0x2a236a0;  1 drivers
v0x29a4a60_0 .net "s0", 0 0, L_0x2a23320;  1 drivers
v0x29a4b00_0 .net "s0inv", 0 0, L_0x2a243e0;  1 drivers
v0x29a4bc0_0 .net "s1", 0 0, L_0x2a233c0;  1 drivers
v0x29a4c80_0 .net "s1inv", 0 0, L_0x29a4220;  1 drivers
v0x29a4d40_0 .net "s2", 0 0, L_0x2a23460;  1 drivers
v0x29a4e00_0 .net "s2inv", 0 0, L_0x2a24590;  1 drivers
v0x29a4ec0_0 .net "xorRes", 0 0, L_0x2a23950;  1 drivers
S_0x29a2f80 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29a2c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a23ab0/d .functor XOR 1, L_0x2a25b10, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a23ab0 .delay 1 (40,40,40) L_0x2a23ab0/d;
L_0x2a23b70/d .functor XOR 1, L_0x2a259b0, L_0x2a23ab0, C4<0>, C4<0>;
L_0x2a23b70 .delay 1 (40,40,40) L_0x2a23b70/d;
L_0x2a23d20/d .functor XOR 1, L_0x2a23b70, L_0x2a23280, C4<0>, C4<0>;
L_0x2a23d20 .delay 1 (40,40,40) L_0x2a23d20/d;
L_0x2a23f20/d .functor AND 1, L_0x2a259b0, L_0x2a23ab0, C4<1>, C4<1>;
L_0x2a23f20 .delay 1 (40,40,40) L_0x2a23f20/d;
L_0x2a23710/d .functor AND 1, L_0x2a23b70, L_0x2a23280, C4<1>, C4<1>;
L_0x2a23710 .delay 1 (40,40,40) L_0x2a23710/d;
L_0x2a241e0/d .functor OR 1, L_0x2a23f20, L_0x2a23710, C4<0>, C4<0>;
L_0x2a241e0 .delay 1 (40,40,40) L_0x2a241e0/d;
v0x29a3210_0 .net "AandB", 0 0, L_0x2a23f20;  1 drivers
v0x29a32f0_0 .net "BxorSub", 0 0, L_0x2a23ab0;  1 drivers
v0x29a33b0_0 .net "a", 0 0, L_0x2a259b0;  alias, 1 drivers
v0x29a3480_0 .net "b", 0 0, L_0x2a25b10;  alias, 1 drivers
v0x29a3540_0 .net "carryin", 0 0, L_0x2a23280;  alias, 1 drivers
v0x29a3650_0 .net "carryout", 0 0, L_0x2a241e0;  alias, 1 drivers
v0x29a3710_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a37b0_0 .net "res", 0 0, L_0x2a23d20;  alias, 1 drivers
v0x29a3870_0 .net "xAorB", 0 0, L_0x2a23b70;  1 drivers
v0x29a39c0_0 .net "xAorBandCin", 0 0, L_0x2a23710;  1 drivers
S_0x29a50a0 .scope generate, "genblk1[21]" "genblk1[21]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29a5260 .param/l "i" 0 2 165, +C4<010101>;
S_0x29a5320 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29a50a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a25a50/d .functor AND 1, L_0x2a283d0, L_0x2a28530, C4<1>, C4<1>;
L_0x2a25a50 .delay 1 (40,40,40) L_0x2a25a50/d;
L_0x2a25280/d .functor NAND 1, L_0x2a283d0, L_0x2a28530, C4<1>, C4<1>;
L_0x2a25280 .delay 1 (20,20,20) L_0x2a25280/d;
L_0x2a260c0/d .functor OR 1, L_0x2a283d0, L_0x2a28530, C4<0>, C4<0>;
L_0x2a260c0 .delay 1 (40,40,40) L_0x2a260c0/d;
L_0x2a262b0/d .functor NOR 1, L_0x2a283d0, L_0x2a28530, C4<0>, C4<0>;
L_0x2a262b0 .delay 1 (20,20,20) L_0x2a262b0/d;
L_0x2a26370/d .functor XOR 1, L_0x2a283d0, L_0x2a28530, C4<0>, C4<0>;
L_0x2a26370 .delay 1 (40,40,40) L_0x2a26370/d;
L_0x2a26e00/d .functor NOT 1, L_0x2a25d60, C4<0>, C4<0>, C4<0>;
L_0x2a26e00 .delay 1 (10,10,10) L_0x2a26e00/d;
L_0x29a68c0/d .functor NOT 1, L_0x2a25e00, C4<0>, C4<0>, C4<0>;
L_0x29a68c0 .delay 1 (10,10,10) L_0x29a68c0/d;
L_0x2a26fb0/d .functor NOT 1, L_0x2a25ea0, C4<0>, C4<0>, C4<0>;
L_0x2a26fb0 .delay 1 (10,10,10) L_0x2a26fb0/d;
L_0x2a27160/d .functor AND 1, L_0x2a26740, L_0x2a26e00, L_0x29a68c0, L_0x2a26fb0;
L_0x2a27160 .delay 1 (80,80,80) L_0x2a27160/d;
L_0x2a27310/d .functor AND 1, L_0x2a26740, L_0x2a25d60, L_0x29a68c0, L_0x2a26fb0;
L_0x2a27310 .delay 1 (80,80,80) L_0x2a27310/d;
L_0x2a27520/d .functor AND 1, L_0x2a26370, L_0x2a26e00, L_0x2a25e00, L_0x2a26fb0;
L_0x2a27520 .delay 1 (80,80,80) L_0x2a27520/d;
L_0x2a27700/d .functor AND 1, L_0x2a26740, L_0x2a25d60, L_0x2a25e00, L_0x2a26fb0;
L_0x2a27700 .delay 1 (80,80,80) L_0x2a27700/d;
L_0x2a278d0/d .functor AND 1, L_0x2a25a50, L_0x2a26e00, L_0x29a68c0, L_0x2a25ea0;
L_0x2a278d0 .delay 1 (80,80,80) L_0x2a278d0/d;
L_0x2a27ab0/d .functor AND 1, L_0x2a25280, L_0x2a25d60, L_0x29a68c0, L_0x2a25ea0;
L_0x2a27ab0 .delay 1 (80,80,80) L_0x2a27ab0/d;
L_0x2a27860/d .functor AND 1, L_0x2a262b0, L_0x2a26e00, L_0x2a25e00, L_0x2a25ea0;
L_0x2a27860 .delay 1 (80,80,80) L_0x2a27860/d;
L_0x2a27e40/d .functor AND 1, L_0x2a260c0, L_0x2a25d60, L_0x2a25e00, L_0x2a25ea0;
L_0x2a27e40 .delay 1 (80,80,80) L_0x2a27e40/d;
L_0x2a27fe0/0/0 .functor OR 1, L_0x2a27160, L_0x2a27310, L_0x2a27520, L_0x2a278d0;
L_0x2a27fe0/0/4 .functor OR 1, L_0x2a27ab0, L_0x2a27860, L_0x2a27e40, L_0x2a27700;
L_0x2a27fe0/d .functor OR 1, L_0x2a27fe0/0/0, L_0x2a27fe0/0/4, C4<0>, C4<0>;
L_0x2a27fe0 .delay 1 (160,160,160) L_0x2a27fe0/d;
v0x29a6220_0 .net "a", 0 0, L_0x2a283d0;  1 drivers
v0x29a62e0_0 .net "addSub", 0 0, L_0x2a26740;  1 drivers
v0x29a63b0_0 .net "andRes", 0 0, L_0x2a25a50;  1 drivers
v0x29a6480_0 .net "b", 0 0, L_0x2a28530;  1 drivers
v0x29a6550_0 .net "carryIn", 0 0, L_0x2a25cc0;  1 drivers
v0x29a65f0_0 .net "carryOut", 0 0, L_0x2a26c00;  1 drivers
v0x29a66c0_0 .net "initialResult", 0 0, L_0x2a27fe0;  1 drivers
v0x29a6760_0 .net "isAdd", 0 0, L_0x2a27160;  1 drivers
v0x29a6800_0 .net "isAnd", 0 0, L_0x2a278d0;  1 drivers
v0x29a6930_0 .net "isNand", 0 0, L_0x2a27ab0;  1 drivers
v0x29a69d0_0 .net "isNor", 0 0, L_0x2a27860;  1 drivers
v0x29a6a70_0 .net "isOr", 0 0, L_0x2a27e40;  1 drivers
v0x29a6b30_0 .net "isSLT", 0 0, L_0x2a27700;  1 drivers
v0x29a6bf0_0 .net "isSub", 0 0, L_0x2a27310;  1 drivers
v0x29a6cb0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a6d50_0 .net "isXor", 0 0, L_0x2a27520;  1 drivers
v0x29a6e10_0 .net "nandRes", 0 0, L_0x2a25280;  1 drivers
v0x29a6fc0_0 .net "norRes", 0 0, L_0x2a262b0;  1 drivers
v0x29a7060_0 .net "orRes", 0 0, L_0x2a260c0;  1 drivers
v0x29a7100_0 .net "s0", 0 0, L_0x2a25d60;  1 drivers
v0x29a71a0_0 .net "s0inv", 0 0, L_0x2a26e00;  1 drivers
v0x29a7260_0 .net "s1", 0 0, L_0x2a25e00;  1 drivers
v0x29a7320_0 .net "s1inv", 0 0, L_0x29a68c0;  1 drivers
v0x29a73e0_0 .net "s2", 0 0, L_0x2a25ea0;  1 drivers
v0x29a74a0_0 .net "s2inv", 0 0, L_0x2a26fb0;  1 drivers
v0x29a7560_0 .net "xorRes", 0 0, L_0x2a26370;  1 drivers
S_0x29a5620 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29a5320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a264d0/d .functor XOR 1, L_0x2a28530, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a264d0 .delay 1 (40,40,40) L_0x2a264d0/d;
L_0x2a26590/d .functor XOR 1, L_0x2a283d0, L_0x2a264d0, C4<0>, C4<0>;
L_0x2a26590 .delay 1 (40,40,40) L_0x2a26590/d;
L_0x2a26740/d .functor XOR 1, L_0x2a26590, L_0x2a25cc0, C4<0>, C4<0>;
L_0x2a26740 .delay 1 (40,40,40) L_0x2a26740/d;
L_0x2a26940/d .functor AND 1, L_0x2a283d0, L_0x2a264d0, C4<1>, C4<1>;
L_0x2a26940 .delay 1 (40,40,40) L_0x2a26940/d;
L_0x2a26130/d .functor AND 1, L_0x2a26590, L_0x2a25cc0, C4<1>, C4<1>;
L_0x2a26130 .delay 1 (40,40,40) L_0x2a26130/d;
L_0x2a26c00/d .functor OR 1, L_0x2a26940, L_0x2a26130, C4<0>, C4<0>;
L_0x2a26c00 .delay 1 (40,40,40) L_0x2a26c00/d;
v0x29a58b0_0 .net "AandB", 0 0, L_0x2a26940;  1 drivers
v0x29a5990_0 .net "BxorSub", 0 0, L_0x2a264d0;  1 drivers
v0x29a5a50_0 .net "a", 0 0, L_0x2a283d0;  alias, 1 drivers
v0x29a5b20_0 .net "b", 0 0, L_0x2a28530;  alias, 1 drivers
v0x29a5be0_0 .net "carryin", 0 0, L_0x2a25cc0;  alias, 1 drivers
v0x29a5cf0_0 .net "carryout", 0 0, L_0x2a26c00;  alias, 1 drivers
v0x29a5db0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a5e50_0 .net "res", 0 0, L_0x2a26740;  alias, 1 drivers
v0x29a5f10_0 .net "xAorB", 0 0, L_0x2a26590;  1 drivers
v0x29a6060_0 .net "xAorBandCin", 0 0, L_0x2a26130;  1 drivers
S_0x29a7740 .scope generate, "genblk1[22]" "genblk1[22]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29a7900 .param/l "i" 0 2 165, +C4<010110>;
S_0x29a79c0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29a7740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a28470/d .functor AND 1, L_0x2a2b2d0, L_0x2a2b430, C4<1>, C4<1>;
L_0x2a28470 .delay 1 (40,40,40) L_0x2a28470/d;
L_0x2a27ca0/d .functor NAND 1, L_0x2a2b2d0, L_0x2a2b430, C4<1>, C4<1>;
L_0x2a27ca0 .delay 1 (20,20,20) L_0x2a27ca0/d;
L_0x2a286e0/d .functor OR 1, L_0x2a2b2d0, L_0x2a2b430, C4<0>, C4<0>;
L_0x2a286e0 .delay 1 (40,40,40) L_0x2a286e0/d;
L_0x2a288d0/d .functor NOR 1, L_0x2a2b2d0, L_0x2a2b430, C4<0>, C4<0>;
L_0x2a288d0 .delay 1 (20,20,20) L_0x2a288d0/d;
L_0x2a28990/d .functor XOR 1, L_0x2a2b2d0, L_0x2a2b430, C4<0>, C4<0>;
L_0x2a28990 .delay 1 (40,40,40) L_0x2a28990/d;
L_0x2a29c90/d .functor NOT 1, L_0x2a293a0, C4<0>, C4<0>, C4<0>;
L_0x2a29c90 .delay 1 (10,10,10) L_0x2a29c90/d;
L_0x2a29df0/d .functor NOT 1, L_0x2a29440, C4<0>, C4<0>, C4<0>;
L_0x2a29df0 .delay 1 (10,10,10) L_0x2a29df0/d;
L_0x2a29eb0/d .functor NOT 1, L_0x2a294e0, C4<0>, C4<0>, C4<0>;
L_0x2a29eb0 .delay 1 (10,10,10) L_0x2a29eb0/d;
L_0x2a2a060/d .functor AND 1, L_0x2a0b620, L_0x2a29c90, L_0x2a29df0, L_0x2a29eb0;
L_0x2a2a060 .delay 1 (80,80,80) L_0x2a2a060/d;
L_0x2a2a210/d .functor AND 1, L_0x2a0b620, L_0x2a293a0, L_0x2a29df0, L_0x2a29eb0;
L_0x2a2a210 .delay 1 (80,80,80) L_0x2a2a210/d;
L_0x2a2a420/d .functor AND 1, L_0x2a28990, L_0x2a29c90, L_0x2a29440, L_0x2a29eb0;
L_0x2a2a420 .delay 1 (80,80,80) L_0x2a2a420/d;
L_0x2a2a600/d .functor AND 1, L_0x2a0b620, L_0x2a293a0, L_0x2a29440, L_0x2a29eb0;
L_0x2a2a600 .delay 1 (80,80,80) L_0x2a2a600/d;
L_0x2a2a7d0/d .functor AND 1, L_0x2a28470, L_0x2a29c90, L_0x2a29df0, L_0x2a294e0;
L_0x2a2a7d0 .delay 1 (80,80,80) L_0x2a2a7d0/d;
L_0x2a2a9b0/d .functor AND 1, L_0x2a27ca0, L_0x2a293a0, L_0x2a29df0, L_0x2a294e0;
L_0x2a2a9b0 .delay 1 (80,80,80) L_0x2a2a9b0/d;
L_0x2a2a760/d .functor AND 1, L_0x2a288d0, L_0x2a29c90, L_0x2a29440, L_0x2a294e0;
L_0x2a2a760 .delay 1 (80,80,80) L_0x2a2a760/d;
L_0x2a2ad40/d .functor AND 1, L_0x2a286e0, L_0x2a293a0, L_0x2a29440, L_0x2a294e0;
L_0x2a2ad40 .delay 1 (80,80,80) L_0x2a2ad40/d;
L_0x2a2aee0/0/0 .functor OR 1, L_0x2a2a060, L_0x2a2a210, L_0x2a2a420, L_0x2a2a7d0;
L_0x2a2aee0/0/4 .functor OR 1, L_0x2a2a9b0, L_0x2a2a760, L_0x2a2ad40, L_0x2a2a600;
L_0x2a2aee0/d .functor OR 1, L_0x2a2aee0/0/0, L_0x2a2aee0/0/4, C4<0>, C4<0>;
L_0x2a2aee0 .delay 1 (160,160,160) L_0x2a2aee0/d;
v0x29a88c0_0 .net "a", 0 0, L_0x2a2b2d0;  1 drivers
v0x29a8980_0 .net "addSub", 0 0, L_0x2a0b620;  1 drivers
v0x29a8a50_0 .net "andRes", 0 0, L_0x2a28470;  1 drivers
v0x29a8b20_0 .net "b", 0 0, L_0x2a2b430;  1 drivers
v0x29a8bf0_0 .net "carryIn", 0 0, L_0x2a29300;  1 drivers
v0x29a8c90_0 .net "carryOut", 0 0, L_0x2a29a90;  1 drivers
v0x29a8d60_0 .net "initialResult", 0 0, L_0x2a2aee0;  1 drivers
v0x29a8e00_0 .net "isAdd", 0 0, L_0x2a2a060;  1 drivers
v0x29a8ea0_0 .net "isAnd", 0 0, L_0x2a2a7d0;  1 drivers
v0x29a8fd0_0 .net "isNand", 0 0, L_0x2a2a9b0;  1 drivers
v0x29a9070_0 .net "isNor", 0 0, L_0x2a2a760;  1 drivers
v0x29a9110_0 .net "isOr", 0 0, L_0x2a2ad40;  1 drivers
v0x29a91d0_0 .net "isSLT", 0 0, L_0x2a2a600;  1 drivers
v0x29a9290_0 .net "isSub", 0 0, L_0x2a2a210;  1 drivers
v0x29a9350_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a93f0_0 .net "isXor", 0 0, L_0x2a2a420;  1 drivers
v0x29a94b0_0 .net "nandRes", 0 0, L_0x2a27ca0;  1 drivers
v0x29a9660_0 .net "norRes", 0 0, L_0x2a288d0;  1 drivers
v0x29a9700_0 .net "orRes", 0 0, L_0x2a286e0;  1 drivers
v0x29a97a0_0 .net "s0", 0 0, L_0x2a293a0;  1 drivers
v0x29a9840_0 .net "s0inv", 0 0, L_0x2a29c90;  1 drivers
v0x29a9900_0 .net "s1", 0 0, L_0x2a29440;  1 drivers
v0x29a99c0_0 .net "s1inv", 0 0, L_0x2a29df0;  1 drivers
v0x29a9a80_0 .net "s2", 0 0, L_0x2a294e0;  1 drivers
v0x29a9b40_0 .net "s2inv", 0 0, L_0x2a29eb0;  1 drivers
v0x29a9c00_0 .net "xorRes", 0 0, L_0x2a28990;  1 drivers
S_0x29a7cc0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29a79c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a0b380/d .functor XOR 1, L_0x2a2b430, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a0b380 .delay 1 (40,40,40) L_0x2a0b380/d;
L_0x2a0b470/d .functor XOR 1, L_0x2a2b2d0, L_0x2a0b380, C4<0>, C4<0>;
L_0x2a0b470 .delay 1 (40,40,40) L_0x2a0b470/d;
L_0x2a0b620/d .functor XOR 1, L_0x2a0b470, L_0x2a29300, C4<0>, C4<0>;
L_0x2a0b620 .delay 1 (40,40,40) L_0x2a0b620/d;
L_0x2a297d0/d .functor AND 1, L_0x2a2b2d0, L_0x2a0b380, C4<1>, C4<1>;
L_0x2a297d0 .delay 1 (40,40,40) L_0x2a297d0/d;
L_0x2a28750/d .functor AND 1, L_0x2a0b470, L_0x2a29300, C4<1>, C4<1>;
L_0x2a28750 .delay 1 (40,40,40) L_0x2a28750/d;
L_0x2a29a90/d .functor OR 1, L_0x2a297d0, L_0x2a28750, C4<0>, C4<0>;
L_0x2a29a90 .delay 1 (40,40,40) L_0x2a29a90/d;
v0x29a7f50_0 .net "AandB", 0 0, L_0x2a297d0;  1 drivers
v0x29a8030_0 .net "BxorSub", 0 0, L_0x2a0b380;  1 drivers
v0x29a80f0_0 .net "a", 0 0, L_0x2a2b2d0;  alias, 1 drivers
v0x29a81c0_0 .net "b", 0 0, L_0x2a2b430;  alias, 1 drivers
v0x29a8280_0 .net "carryin", 0 0, L_0x2a29300;  alias, 1 drivers
v0x29a8390_0 .net "carryout", 0 0, L_0x2a29a90;  alias, 1 drivers
v0x29a8450_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29a84f0_0 .net "res", 0 0, L_0x2a0b620;  alias, 1 drivers
v0x29a85b0_0 .net "xAorB", 0 0, L_0x2a0b470;  1 drivers
v0x29a8700_0 .net "xAorBandCin", 0 0, L_0x2a28750;  1 drivers
S_0x29a9de0 .scope generate, "genblk1[23]" "genblk1[23]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29a9fa0 .param/l "i" 0 2 165, +C4<010111>;
S_0x29aa060 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29a9de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a2b370/d .functor AND 1, L_0x2a2dd30, L_0x2a2de90, C4<1>, C4<1>;
L_0x2a2b370 .delay 1 (40,40,40) L_0x2a2b370/d;
L_0x2a29620/d .functor NAND 1, L_0x2a2dd30, L_0x2a2de90, C4<1>, C4<1>;
L_0x2a29620 .delay 1 (20,20,20) L_0x2a29620/d;
L_0x2a2ba40/d .functor OR 1, L_0x2a2dd30, L_0x2a2de90, C4<0>, C4<0>;
L_0x2a2ba40 .delay 1 (40,40,40) L_0x2a2ba40/d;
L_0x2a2bbd0/d .functor NOR 1, L_0x2a2dd30, L_0x2a2de90, C4<0>, C4<0>;
L_0x2a2bbd0 .delay 1 (20,20,20) L_0x2a2bbd0/d;
L_0x2a2bc90/d .functor XOR 1, L_0x2a2dd30, L_0x2a2de90, C4<0>, C4<0>;
L_0x2a2bc90 .delay 1 (40,40,40) L_0x2a2bc90/d;
L_0x2a2c6a0/d .functor NOT 1, L_0x2a2b670, C4<0>, C4<0>, C4<0>;
L_0x2a2c6a0 .delay 1 (10,10,10) L_0x2a2c6a0/d;
L_0x2a2c800/d .functor NOT 1, L_0x2a2b710, C4<0>, C4<0>, C4<0>;
L_0x2a2c800 .delay 1 (10,10,10) L_0x2a2c800/d;
L_0x2a2c8c0/d .functor NOT 1, L_0x2a2b7b0, C4<0>, C4<0>, C4<0>;
L_0x2a2c8c0 .delay 1 (10,10,10) L_0x2a2c8c0/d;
L_0x2a2ca70/d .functor AND 1, L_0x2a2bfc0, L_0x2a2c6a0, L_0x2a2c800, L_0x2a2c8c0;
L_0x2a2ca70 .delay 1 (80,80,80) L_0x2a2ca70/d;
L_0x2a2cc20/d .functor AND 1, L_0x2a2bfc0, L_0x2a2b670, L_0x2a2c800, L_0x2a2c8c0;
L_0x2a2cc20 .delay 1 (80,80,80) L_0x2a2cc20/d;
L_0x2a2ce30/d .functor AND 1, L_0x2a2bc90, L_0x2a2c6a0, L_0x2a2b710, L_0x2a2c8c0;
L_0x2a2ce30 .delay 1 (80,80,80) L_0x2a2ce30/d;
L_0x2a2d010/d .functor AND 1, L_0x2a2bfc0, L_0x2a2b670, L_0x2a2b710, L_0x2a2c8c0;
L_0x2a2d010 .delay 1 (80,80,80) L_0x2a2d010/d;
L_0x2a2d1e0/d .functor AND 1, L_0x2a2b370, L_0x2a2c6a0, L_0x2a2c800, L_0x2a2b7b0;
L_0x2a2d1e0 .delay 1 (80,80,80) L_0x2a2d1e0/d;
L_0x2a2d3c0/d .functor AND 1, L_0x2a29620, L_0x2a2b670, L_0x2a2c800, L_0x2a2b7b0;
L_0x2a2d3c0 .delay 1 (80,80,80) L_0x2a2d3c0/d;
L_0x2a2d170/d .functor AND 1, L_0x2a2bbd0, L_0x2a2c6a0, L_0x2a2b710, L_0x2a2b7b0;
L_0x2a2d170 .delay 1 (80,80,80) L_0x2a2d170/d;
L_0x2a2d7a0/d .functor AND 1, L_0x2a2ba40, L_0x2a2b670, L_0x2a2b710, L_0x2a2b7b0;
L_0x2a2d7a0 .delay 1 (80,80,80) L_0x2a2d7a0/d;
L_0x2a2d940/0/0 .functor OR 1, L_0x2a2ca70, L_0x2a2cc20, L_0x2a2ce30, L_0x2a2d1e0;
L_0x2a2d940/0/4 .functor OR 1, L_0x2a2d3c0, L_0x2a2d170, L_0x2a2d7a0, L_0x2a2d010;
L_0x2a2d940/d .functor OR 1, L_0x2a2d940/0/0, L_0x2a2d940/0/4, C4<0>, C4<0>;
L_0x2a2d940 .delay 1 (160,160,160) L_0x2a2d940/d;
v0x29aaf60_0 .net "a", 0 0, L_0x2a2dd30;  1 drivers
v0x29ab020_0 .net "addSub", 0 0, L_0x2a2bfc0;  1 drivers
v0x29ab0f0_0 .net "andRes", 0 0, L_0x2a2b370;  1 drivers
v0x29ab1c0_0 .net "b", 0 0, L_0x2a2de90;  1 drivers
v0x29ab290_0 .net "carryIn", 0 0, L_0x2a2bb00;  1 drivers
v0x29ab330_0 .net "carryOut", 0 0, L_0x2a2c4a0;  1 drivers
v0x29ab400_0 .net "initialResult", 0 0, L_0x2a2d940;  1 drivers
v0x29ab4a0_0 .net "isAdd", 0 0, L_0x2a2ca70;  1 drivers
v0x29ab540_0 .net "isAnd", 0 0, L_0x2a2d1e0;  1 drivers
v0x29ab670_0 .net "isNand", 0 0, L_0x2a2d3c0;  1 drivers
v0x29ab710_0 .net "isNor", 0 0, L_0x2a2d170;  1 drivers
v0x29ab7b0_0 .net "isOr", 0 0, L_0x2a2d7a0;  1 drivers
v0x29ab870_0 .net "isSLT", 0 0, L_0x2a2d010;  1 drivers
v0x29ab930_0 .net "isSub", 0 0, L_0x2a2cc20;  1 drivers
v0x29ab9f0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29aba90_0 .net "isXor", 0 0, L_0x2a2ce30;  1 drivers
v0x29abb50_0 .net "nandRes", 0 0, L_0x2a29620;  1 drivers
v0x29abd00_0 .net "norRes", 0 0, L_0x2a2bbd0;  1 drivers
v0x29abda0_0 .net "orRes", 0 0, L_0x2a2ba40;  1 drivers
v0x29abe40_0 .net "s0", 0 0, L_0x2a2b670;  1 drivers
v0x29abee0_0 .net "s0inv", 0 0, L_0x2a2c6a0;  1 drivers
v0x29abfa0_0 .net "s1", 0 0, L_0x2a2b710;  1 drivers
v0x29ac060_0 .net "s1inv", 0 0, L_0x2a2c800;  1 drivers
v0x29ac120_0 .net "s2", 0 0, L_0x2a2b7b0;  1 drivers
v0x29ac1e0_0 .net "s2inv", 0 0, L_0x2a2c8c0;  1 drivers
v0x29ac2a0_0 .net "xorRes", 0 0, L_0x2a2bc90;  1 drivers
S_0x29aa360 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29aa060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a2bdf0/d .functor XOR 1, L_0x2a2de90, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a2bdf0 .delay 1 (40,40,40) L_0x2a2bdf0/d;
L_0x2a2be60/d .functor XOR 1, L_0x2a2dd30, L_0x2a2bdf0, C4<0>, C4<0>;
L_0x2a2be60 .delay 1 (40,40,40) L_0x2a2be60/d;
L_0x2a2bfc0/d .functor XOR 1, L_0x2a2be60, L_0x2a2bb00, C4<0>, C4<0>;
L_0x2a2bfc0 .delay 1 (40,40,40) L_0x2a2bfc0/d;
L_0x2a2c1c0/d .functor AND 1, L_0x2a2dd30, L_0x2a2bdf0, C4<1>, C4<1>;
L_0x2a2c1c0 .delay 1 (40,40,40) L_0x2a2c1c0/d;
L_0x2a2c430/d .functor AND 1, L_0x2a2be60, L_0x2a2bb00, C4<1>, C4<1>;
L_0x2a2c430 .delay 1 (40,40,40) L_0x2a2c430/d;
L_0x2a2c4a0/d .functor OR 1, L_0x2a2c1c0, L_0x2a2c430, C4<0>, C4<0>;
L_0x2a2c4a0 .delay 1 (40,40,40) L_0x2a2c4a0/d;
v0x29aa5f0_0 .net "AandB", 0 0, L_0x2a2c1c0;  1 drivers
v0x29aa6d0_0 .net "BxorSub", 0 0, L_0x2a2bdf0;  1 drivers
v0x29aa790_0 .net "a", 0 0, L_0x2a2dd30;  alias, 1 drivers
v0x29aa860_0 .net "b", 0 0, L_0x2a2de90;  alias, 1 drivers
v0x29aa920_0 .net "carryin", 0 0, L_0x2a2bb00;  alias, 1 drivers
v0x29aaa30_0 .net "carryout", 0 0, L_0x2a2c4a0;  alias, 1 drivers
v0x29aaaf0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29aab90_0 .net "res", 0 0, L_0x2a2bfc0;  alias, 1 drivers
v0x29aac50_0 .net "xAorB", 0 0, L_0x2a2be60;  1 drivers
v0x29aada0_0 .net "xAorBandCin", 0 0, L_0x2a2c430;  1 drivers
S_0x29ac480 .scope generate, "genblk1[24]" "genblk1[24]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29ac640 .param/l "i" 0 2 165, +C4<011000>;
S_0x29ac700 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29ac480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a2ddd0/d .functor AND 1, L_0x2a307f0, L_0x2a30950, C4<1>, C4<1>;
L_0x2a2ddd0 .delay 1 (40,40,40) L_0x2a2ddd0/d;
L_0x2a2d5b0/d .functor NAND 1, L_0x2a307f0, L_0x2a30950, C4<1>, C4<1>;
L_0x2a2d5b0 .delay 1 (20,20,20) L_0x2a2d5b0/d;
L_0x2a2b990/d .functor OR 1, L_0x2a307f0, L_0x2a30950, C4<0>, C4<0>;
L_0x2a2b990 .delay 1 (40,40,40) L_0x2a2b990/d;
L_0x2a2e5f0/d .functor NOR 1, L_0x2a307f0, L_0x2a30950, C4<0>, C4<0>;
L_0x2a2e5f0 .delay 1 (20,20,20) L_0x2a2e5f0/d;
L_0x2a2e6b0/d .functor XOR 1, L_0x2a307f0, L_0x2a30950, C4<0>, C4<0>;
L_0x2a2e6b0 .delay 1 (40,40,40) L_0x2a2e6b0/d;
L_0x2a2f160/d .functor NOT 1, L_0x2a2e0d0, C4<0>, C4<0>, C4<0>;
L_0x2a2f160 .delay 1 (10,10,10) L_0x2a2f160/d;
L_0x2a2f2c0/d .functor NOT 1, L_0x2a2e170, C4<0>, C4<0>, C4<0>;
L_0x2a2f2c0 .delay 1 (10,10,10) L_0x2a2f2c0/d;
L_0x2a2f380/d .functor NOT 1, L_0x2a2e210, C4<0>, C4<0>, C4<0>;
L_0x2a2f380 .delay 1 (10,10,10) L_0x2a2f380/d;
L_0x2a2f530/d .functor AND 1, L_0x2a2ea80, L_0x2a2f160, L_0x2a2f2c0, L_0x2a2f380;
L_0x2a2f530 .delay 1 (80,80,80) L_0x2a2f530/d;
L_0x2a2f6e0/d .functor AND 1, L_0x2a2ea80, L_0x2a2e0d0, L_0x2a2f2c0, L_0x2a2f380;
L_0x2a2f6e0 .delay 1 (80,80,80) L_0x2a2f6e0/d;
L_0x2a2f8f0/d .functor AND 1, L_0x2a2e6b0, L_0x2a2f160, L_0x2a2e170, L_0x2a2f380;
L_0x2a2f8f0 .delay 1 (80,80,80) L_0x2a2f8f0/d;
L_0x2a2fad0/d .functor AND 1, L_0x2a2ea80, L_0x2a2e0d0, L_0x2a2e170, L_0x2a2f380;
L_0x2a2fad0 .delay 1 (80,80,80) L_0x2a2fad0/d;
L_0x2a2fca0/d .functor AND 1, L_0x2a2ddd0, L_0x2a2f160, L_0x2a2f2c0, L_0x2a2e210;
L_0x2a2fca0 .delay 1 (80,80,80) L_0x2a2fca0/d;
L_0x2a2fe80/d .functor AND 1, L_0x2a2d5b0, L_0x2a2e0d0, L_0x2a2f2c0, L_0x2a2e210;
L_0x2a2fe80 .delay 1 (80,80,80) L_0x2a2fe80/d;
L_0x2a2fc30/d .functor AND 1, L_0x2a2e5f0, L_0x2a2f160, L_0x2a2e170, L_0x2a2e210;
L_0x2a2fc30 .delay 1 (80,80,80) L_0x2a2fc30/d;
L_0x2a30260/d .functor AND 1, L_0x2a2b990, L_0x2a2e0d0, L_0x2a2e170, L_0x2a2e210;
L_0x2a30260 .delay 1 (80,80,80) L_0x2a30260/d;
L_0x2a30400/0/0 .functor OR 1, L_0x2a2f530, L_0x2a2f6e0, L_0x2a2f8f0, L_0x2a2fca0;
L_0x2a30400/0/4 .functor OR 1, L_0x2a2fe80, L_0x2a2fc30, L_0x2a30260, L_0x2a2fad0;
L_0x2a30400/d .functor OR 1, L_0x2a30400/0/0, L_0x2a30400/0/4, C4<0>, C4<0>;
L_0x2a30400 .delay 1 (160,160,160) L_0x2a30400/d;
v0x29ad600_0 .net "a", 0 0, L_0x2a307f0;  1 drivers
v0x29ad6c0_0 .net "addSub", 0 0, L_0x2a2ea80;  1 drivers
v0x29ad790_0 .net "andRes", 0 0, L_0x2a2ddd0;  1 drivers
v0x29ad860_0 .net "b", 0 0, L_0x2a30950;  1 drivers
v0x29ad930_0 .net "carryIn", 0 0, L_0x2a2e520;  1 drivers
v0x29ad9d0_0 .net "carryOut", 0 0, L_0x2a2ef60;  1 drivers
v0x29adaa0_0 .net "initialResult", 0 0, L_0x2a30400;  1 drivers
v0x29adb40_0 .net "isAdd", 0 0, L_0x2a2f530;  1 drivers
v0x29adbe0_0 .net "isAnd", 0 0, L_0x2a2fca0;  1 drivers
v0x29add10_0 .net "isNand", 0 0, L_0x2a2fe80;  1 drivers
v0x29addb0_0 .net "isNor", 0 0, L_0x2a2fc30;  1 drivers
v0x29ade50_0 .net "isOr", 0 0, L_0x2a30260;  1 drivers
v0x29adf10_0 .net "isSLT", 0 0, L_0x2a2fad0;  1 drivers
v0x29adfd0_0 .net "isSub", 0 0, L_0x2a2f6e0;  1 drivers
v0x29ae090_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29ae130_0 .net "isXor", 0 0, L_0x2a2f8f0;  1 drivers
v0x29ae1f0_0 .net "nandRes", 0 0, L_0x2a2d5b0;  1 drivers
v0x29ae3a0_0 .net "norRes", 0 0, L_0x2a2e5f0;  1 drivers
v0x29ae440_0 .net "orRes", 0 0, L_0x2a2b990;  1 drivers
v0x29ae4e0_0 .net "s0", 0 0, L_0x2a2e0d0;  1 drivers
v0x29ae580_0 .net "s0inv", 0 0, L_0x2a2f160;  1 drivers
v0x29ae640_0 .net "s1", 0 0, L_0x2a2e170;  1 drivers
v0x29ae700_0 .net "s1inv", 0 0, L_0x2a2f2c0;  1 drivers
v0x29ae7c0_0 .net "s2", 0 0, L_0x2a2e210;  1 drivers
v0x29ae880_0 .net "s2inv", 0 0, L_0x2a2f380;  1 drivers
v0x29ae940_0 .net "xorRes", 0 0, L_0x2a2e6b0;  1 drivers
S_0x29aca00 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29ac700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a2e810/d .functor XOR 1, L_0x2a30950, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a2e810 .delay 1 (40,40,40) L_0x2a2e810/d;
L_0x2a2e8d0/d .functor XOR 1, L_0x2a307f0, L_0x2a2e810, C4<0>, C4<0>;
L_0x2a2e8d0 .delay 1 (40,40,40) L_0x2a2e8d0/d;
L_0x2a2ea80/d .functor XOR 1, L_0x2a2e8d0, L_0x2a2e520, C4<0>, C4<0>;
L_0x2a2ea80 .delay 1 (40,40,40) L_0x2a2ea80/d;
L_0x2a2ec80/d .functor AND 1, L_0x2a307f0, L_0x2a2e810, C4<1>, C4<1>;
L_0x2a2ec80 .delay 1 (40,40,40) L_0x2a2ec80/d;
L_0x2a2eef0/d .functor AND 1, L_0x2a2e8d0, L_0x2a2e520, C4<1>, C4<1>;
L_0x2a2eef0 .delay 1 (40,40,40) L_0x2a2eef0/d;
L_0x2a2ef60/d .functor OR 1, L_0x2a2ec80, L_0x2a2eef0, C4<0>, C4<0>;
L_0x2a2ef60 .delay 1 (40,40,40) L_0x2a2ef60/d;
v0x29acc90_0 .net "AandB", 0 0, L_0x2a2ec80;  1 drivers
v0x29acd70_0 .net "BxorSub", 0 0, L_0x2a2e810;  1 drivers
v0x29ace30_0 .net "a", 0 0, L_0x2a307f0;  alias, 1 drivers
v0x29acf00_0 .net "b", 0 0, L_0x2a30950;  alias, 1 drivers
v0x29acfc0_0 .net "carryin", 0 0, L_0x2a2e520;  alias, 1 drivers
v0x29ad0d0_0 .net "carryout", 0 0, L_0x2a2ef60;  alias, 1 drivers
v0x29ad190_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29ad230_0 .net "res", 0 0, L_0x2a2ea80;  alias, 1 drivers
v0x29ad2f0_0 .net "xAorB", 0 0, L_0x2a2e8d0;  1 drivers
v0x29ad440_0 .net "xAorBandCin", 0 0, L_0x2a2eef0;  1 drivers
S_0x29aeb20 .scope generate, "genblk1[25]" "genblk1[25]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29aece0 .param/l "i" 0 2 165, +C4<011001>;
S_0x29aeda0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29aeb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a30890/d .functor AND 1, L_0x2a33250, L_0x2a333b0, C4<1>, C4<1>;
L_0x2a30890 .delay 1 (40,40,40) L_0x2a30890/d;
L_0x2a30070/d .functor NAND 1, L_0x2a33250, L_0x2a333b0, C4<1>, C4<1>;
L_0x2a30070 .delay 1 (20,20,20) L_0x2a30070/d;
L_0x2a2e3a0/d .functor OR 1, L_0x2a33250, L_0x2a333b0, C4<0>, C4<0>;
L_0x2a2e3a0 .delay 1 (40,40,40) L_0x2a2e3a0/d;
L_0x2a310a0/d .functor NOR 1, L_0x2a33250, L_0x2a333b0, C4<0>, C4<0>;
L_0x2a310a0 .delay 1 (20,20,20) L_0x2a310a0/d;
L_0x2a31160/d .functor XOR 1, L_0x2a33250, L_0x2a333b0, C4<0>, C4<0>;
L_0x2a31160 .delay 1 (40,40,40) L_0x2a31160/d;
L_0x2a31bc0/d .functor NOT 1, L_0x2a30ba0, C4<0>, C4<0>, C4<0>;
L_0x2a31bc0 .delay 1 (10,10,10) L_0x2a31bc0/d;
L_0x2a31d20/d .functor NOT 1, L_0x2a30c40, C4<0>, C4<0>, C4<0>;
L_0x2a31d20 .delay 1 (10,10,10) L_0x2a31d20/d;
L_0x2a31de0/d .functor NOT 1, L_0x2a30ce0, C4<0>, C4<0>, C4<0>;
L_0x2a31de0 .delay 1 (10,10,10) L_0x2a31de0/d;
L_0x2a31f90/d .functor AND 1, L_0x2a314e0, L_0x2a31bc0, L_0x2a31d20, L_0x2a31de0;
L_0x2a31f90 .delay 1 (80,80,80) L_0x2a31f90/d;
L_0x2a32140/d .functor AND 1, L_0x2a314e0, L_0x2a30ba0, L_0x2a31d20, L_0x2a31de0;
L_0x2a32140 .delay 1 (80,80,80) L_0x2a32140/d;
L_0x2a32350/d .functor AND 1, L_0x2a31160, L_0x2a31bc0, L_0x2a30c40, L_0x2a31de0;
L_0x2a32350 .delay 1 (80,80,80) L_0x2a32350/d;
L_0x2a32530/d .functor AND 1, L_0x2a314e0, L_0x2a30ba0, L_0x2a30c40, L_0x2a31de0;
L_0x2a32530 .delay 1 (80,80,80) L_0x2a32530/d;
L_0x2a32700/d .functor AND 1, L_0x2a30890, L_0x2a31bc0, L_0x2a31d20, L_0x2a30ce0;
L_0x2a32700 .delay 1 (80,80,80) L_0x2a32700/d;
L_0x2a328e0/d .functor AND 1, L_0x2a30070, L_0x2a30ba0, L_0x2a31d20, L_0x2a30ce0;
L_0x2a328e0 .delay 1 (80,80,80) L_0x2a328e0/d;
L_0x2a32690/d .functor AND 1, L_0x2a310a0, L_0x2a31bc0, L_0x2a30c40, L_0x2a30ce0;
L_0x2a32690 .delay 1 (80,80,80) L_0x2a32690/d;
L_0x2a32cc0/d .functor AND 1, L_0x2a2e3a0, L_0x2a30ba0, L_0x2a30c40, L_0x2a30ce0;
L_0x2a32cc0 .delay 1 (80,80,80) L_0x2a32cc0/d;
L_0x2a32e60/0/0 .functor OR 1, L_0x2a31f90, L_0x2a32140, L_0x2a32350, L_0x2a32700;
L_0x2a32e60/0/4 .functor OR 1, L_0x2a328e0, L_0x2a32690, L_0x2a32cc0, L_0x2a32530;
L_0x2a32e60/d .functor OR 1, L_0x2a32e60/0/0, L_0x2a32e60/0/4, C4<0>, C4<0>;
L_0x2a32e60 .delay 1 (160,160,160) L_0x2a32e60/d;
v0x29afca0_0 .net "a", 0 0, L_0x2a33250;  1 drivers
v0x29afd60_0 .net "addSub", 0 0, L_0x2a314e0;  1 drivers
v0x29afe30_0 .net "andRes", 0 0, L_0x2a30890;  1 drivers
v0x29aff00_0 .net "b", 0 0, L_0x2a333b0;  1 drivers
v0x29affd0_0 .net "carryIn", 0 0, L_0x2a30b00;  1 drivers
v0x29b0070_0 .net "carryOut", 0 0, L_0x2a319c0;  1 drivers
v0x29b0140_0 .net "initialResult", 0 0, L_0x2a32e60;  1 drivers
v0x29b01e0_0 .net "isAdd", 0 0, L_0x2a31f90;  1 drivers
v0x29b0280_0 .net "isAnd", 0 0, L_0x2a32700;  1 drivers
v0x29b03b0_0 .net "isNand", 0 0, L_0x2a328e0;  1 drivers
v0x29b0450_0 .net "isNor", 0 0, L_0x2a32690;  1 drivers
v0x29b04f0_0 .net "isOr", 0 0, L_0x2a32cc0;  1 drivers
v0x29b05b0_0 .net "isSLT", 0 0, L_0x2a32530;  1 drivers
v0x29b0670_0 .net "isSub", 0 0, L_0x2a32140;  1 drivers
v0x29b0730_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b07d0_0 .net "isXor", 0 0, L_0x2a32350;  1 drivers
v0x29b0890_0 .net "nandRes", 0 0, L_0x2a30070;  1 drivers
v0x29b0a40_0 .net "norRes", 0 0, L_0x2a310a0;  1 drivers
v0x29b0ae0_0 .net "orRes", 0 0, L_0x2a2e3a0;  1 drivers
v0x29b0b80_0 .net "s0", 0 0, L_0x2a30ba0;  1 drivers
v0x29b0c20_0 .net "s0inv", 0 0, L_0x2a31bc0;  1 drivers
v0x29b0ce0_0 .net "s1", 0 0, L_0x2a30c40;  1 drivers
v0x29b0da0_0 .net "s1inv", 0 0, L_0x2a31d20;  1 drivers
v0x29b0e60_0 .net "s2", 0 0, L_0x2a30ce0;  1 drivers
v0x29b0f20_0 .net "s2inv", 0 0, L_0x2a31de0;  1 drivers
v0x29b0fe0_0 .net "xorRes", 0 0, L_0x2a31160;  1 drivers
S_0x29af0a0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29aeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a312c0/d .functor XOR 1, L_0x2a333b0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a312c0 .delay 1 (40,40,40) L_0x2a312c0/d;
L_0x2a31380/d .functor XOR 1, L_0x2a33250, L_0x2a312c0, C4<0>, C4<0>;
L_0x2a31380 .delay 1 (40,40,40) L_0x2a31380/d;
L_0x2a314e0/d .functor XOR 1, L_0x2a31380, L_0x2a30b00, C4<0>, C4<0>;
L_0x2a314e0 .delay 1 (40,40,40) L_0x2a314e0/d;
L_0x2a316e0/d .functor AND 1, L_0x2a33250, L_0x2a312c0, C4<1>, C4<1>;
L_0x2a316e0 .delay 1 (40,40,40) L_0x2a316e0/d;
L_0x2a31950/d .functor AND 1, L_0x2a31380, L_0x2a30b00, C4<1>, C4<1>;
L_0x2a31950 .delay 1 (40,40,40) L_0x2a31950/d;
L_0x2a319c0/d .functor OR 1, L_0x2a316e0, L_0x2a31950, C4<0>, C4<0>;
L_0x2a319c0 .delay 1 (40,40,40) L_0x2a319c0/d;
v0x29af330_0 .net "AandB", 0 0, L_0x2a316e0;  1 drivers
v0x29af410_0 .net "BxorSub", 0 0, L_0x2a312c0;  1 drivers
v0x29af4d0_0 .net "a", 0 0, L_0x2a33250;  alias, 1 drivers
v0x29af5a0_0 .net "b", 0 0, L_0x2a333b0;  alias, 1 drivers
v0x29af660_0 .net "carryin", 0 0, L_0x2a30b00;  alias, 1 drivers
v0x29af770_0 .net "carryout", 0 0, L_0x2a319c0;  alias, 1 drivers
v0x29af830_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29af8d0_0 .net "res", 0 0, L_0x2a314e0;  alias, 1 drivers
v0x29af990_0 .net "xAorB", 0 0, L_0x2a31380;  1 drivers
v0x29afae0_0 .net "xAorBandCin", 0 0, L_0x2a31950;  1 drivers
S_0x29b11c0 .scope generate, "genblk1[26]" "genblk1[26]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29b1380 .param/l "i" 0 2 165, +C4<011010>;
S_0x29b1440 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29b11c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a332f0/d .functor AND 1, L_0x2a35cc0, L_0x2a35e20, C4<1>, C4<1>;
L_0x2a332f0 .delay 1 (40,40,40) L_0x2a332f0/d;
L_0x2a2e460/d .functor NAND 1, L_0x2a35cc0, L_0x2a35e20, C4<1>, C4<1>;
L_0x2a2e460 .delay 1 (20,20,20) L_0x2a2e460/d;
L_0x2a30e20/d .functor OR 1, L_0x2a35cc0, L_0x2a35e20, C4<0>, C4<0>;
L_0x2a30e20 .delay 1 (40,40,40) L_0x2a30e20/d;
L_0x2a33ae0/d .functor NOR 1, L_0x2a35cc0, L_0x2a35e20, C4<0>, C4<0>;
L_0x2a33ae0 .delay 1 (20,20,20) L_0x2a33ae0/d;
L_0x2a33ba0/d .functor XOR 1, L_0x2a35cc0, L_0x2a35e20, C4<0>, C4<0>;
L_0x2a33ba0 .delay 1 (40,40,40) L_0x2a33ba0/d;
L_0x2a34630/d .functor NOT 1, L_0x2a36100, C4<0>, C4<0>, C4<0>;
L_0x2a34630 .delay 1 (10,10,10) L_0x2a34630/d;
L_0x2a34790/d .functor NOT 1, L_0x2a33560, C4<0>, C4<0>, C4<0>;
L_0x2a34790 .delay 1 (10,10,10) L_0x2a34790/d;
L_0x2a34850/d .functor NOT 1, L_0x2a33600, C4<0>, C4<0>, C4<0>;
L_0x2a34850 .delay 1 (10,10,10) L_0x2a34850/d;
L_0x2a34a00/d .functor AND 1, L_0x2a33f70, L_0x2a34630, L_0x2a34790, L_0x2a34850;
L_0x2a34a00 .delay 1 (80,80,80) L_0x2a34a00/d;
L_0x2a34bb0/d .functor AND 1, L_0x2a33f70, L_0x2a36100, L_0x2a34790, L_0x2a34850;
L_0x2a34bb0 .delay 1 (80,80,80) L_0x2a34bb0/d;
L_0x2a34dc0/d .functor AND 1, L_0x2a33ba0, L_0x2a34630, L_0x2a33560, L_0x2a34850;
L_0x2a34dc0 .delay 1 (80,80,80) L_0x2a34dc0/d;
L_0x2a34fa0/d .functor AND 1, L_0x2a33f70, L_0x2a36100, L_0x2a33560, L_0x2a34850;
L_0x2a34fa0 .delay 1 (80,80,80) L_0x2a34fa0/d;
L_0x2a35170/d .functor AND 1, L_0x2a332f0, L_0x2a34630, L_0x2a34790, L_0x2a33600;
L_0x2a35170 .delay 1 (80,80,80) L_0x2a35170/d;
L_0x2a35350/d .functor AND 1, L_0x2a2e460, L_0x2a36100, L_0x2a34790, L_0x2a33600;
L_0x2a35350 .delay 1 (80,80,80) L_0x2a35350/d;
L_0x2a35100/d .functor AND 1, L_0x2a33ae0, L_0x2a34630, L_0x2a33560, L_0x2a33600;
L_0x2a35100 .delay 1 (80,80,80) L_0x2a35100/d;
L_0x2a35730/d .functor AND 1, L_0x2a30e20, L_0x2a36100, L_0x2a33560, L_0x2a33600;
L_0x2a35730 .delay 1 (80,80,80) L_0x2a35730/d;
L_0x2a358d0/0/0 .functor OR 1, L_0x2a34a00, L_0x2a34bb0, L_0x2a34dc0, L_0x2a35170;
L_0x2a358d0/0/4 .functor OR 1, L_0x2a35350, L_0x2a35100, L_0x2a35730, L_0x2a34fa0;
L_0x2a358d0/d .functor OR 1, L_0x2a358d0/0/0, L_0x2a358d0/0/4, C4<0>, C4<0>;
L_0x2a358d0 .delay 1 (160,160,160) L_0x2a358d0/d;
v0x29b2340_0 .net "a", 0 0, L_0x2a35cc0;  1 drivers
v0x29b2400_0 .net "addSub", 0 0, L_0x2a33f70;  1 drivers
v0x29b24d0_0 .net "andRes", 0 0, L_0x2a332f0;  1 drivers
v0x29b25a0_0 .net "b", 0 0, L_0x2a35e20;  1 drivers
v0x29b2670_0 .net "carryIn", 0 0, L_0x2a35fd0;  1 drivers
v0x29b2710_0 .net "carryOut", 0 0, L_0x2a34430;  1 drivers
v0x29b27e0_0 .net "initialResult", 0 0, L_0x2a358d0;  1 drivers
v0x29b2880_0 .net "isAdd", 0 0, L_0x2a34a00;  1 drivers
v0x29b2920_0 .net "isAnd", 0 0, L_0x2a35170;  1 drivers
v0x29b2a50_0 .net "isNand", 0 0, L_0x2a35350;  1 drivers
v0x29b2af0_0 .net "isNor", 0 0, L_0x2a35100;  1 drivers
v0x29b2b90_0 .net "isOr", 0 0, L_0x2a35730;  1 drivers
v0x29b2c50_0 .net "isSLT", 0 0, L_0x2a34fa0;  1 drivers
v0x29b2d10_0 .net "isSub", 0 0, L_0x2a34bb0;  1 drivers
v0x29b2dd0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b2e70_0 .net "isXor", 0 0, L_0x2a34dc0;  1 drivers
v0x29b2f30_0 .net "nandRes", 0 0, L_0x2a2e460;  1 drivers
v0x29b30e0_0 .net "norRes", 0 0, L_0x2a33ae0;  1 drivers
v0x29b3180_0 .net "orRes", 0 0, L_0x2a30e20;  1 drivers
v0x29b3220_0 .net "s0", 0 0, L_0x2a36100;  1 drivers
v0x29b32c0_0 .net "s0inv", 0 0, L_0x2a34630;  1 drivers
v0x29b3380_0 .net "s1", 0 0, L_0x2a33560;  1 drivers
v0x29b3440_0 .net "s1inv", 0 0, L_0x2a34790;  1 drivers
v0x29b3500_0 .net "s2", 0 0, L_0x2a33600;  1 drivers
v0x29b35c0_0 .net "s2inv", 0 0, L_0x2a34850;  1 drivers
v0x29b3680_0 .net "xorRes", 0 0, L_0x2a33ba0;  1 drivers
S_0x29b1740 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29b1440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a33d00/d .functor XOR 1, L_0x2a35e20, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a33d00 .delay 1 (40,40,40) L_0x2a33d00/d;
L_0x2a33dc0/d .functor XOR 1, L_0x2a35cc0, L_0x2a33d00, C4<0>, C4<0>;
L_0x2a33dc0 .delay 1 (40,40,40) L_0x2a33dc0/d;
L_0x2a33f70/d .functor XOR 1, L_0x2a33dc0, L_0x2a35fd0, C4<0>, C4<0>;
L_0x2a33f70 .delay 1 (40,40,40) L_0x2a33f70/d;
L_0x2a34170/d .functor AND 1, L_0x2a35cc0, L_0x2a33d00, C4<1>, C4<1>;
L_0x2a34170 .delay 1 (40,40,40) L_0x2a34170/d;
L_0x2a30e90/d .functor AND 1, L_0x2a33dc0, L_0x2a35fd0, C4<1>, C4<1>;
L_0x2a30e90 .delay 1 (40,40,40) L_0x2a30e90/d;
L_0x2a34430/d .functor OR 1, L_0x2a34170, L_0x2a30e90, C4<0>, C4<0>;
L_0x2a34430 .delay 1 (40,40,40) L_0x2a34430/d;
v0x29b19d0_0 .net "AandB", 0 0, L_0x2a34170;  1 drivers
v0x29b1ab0_0 .net "BxorSub", 0 0, L_0x2a33d00;  1 drivers
v0x29b1b70_0 .net "a", 0 0, L_0x2a35cc0;  alias, 1 drivers
v0x29b1c40_0 .net "b", 0 0, L_0x2a35e20;  alias, 1 drivers
v0x29b1d00_0 .net "carryin", 0 0, L_0x2a35fd0;  alias, 1 drivers
v0x29b1e10_0 .net "carryout", 0 0, L_0x2a34430;  alias, 1 drivers
v0x29b1ed0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b1f70_0 .net "res", 0 0, L_0x2a33f70;  alias, 1 drivers
v0x29b2030_0 .net "xAorB", 0 0, L_0x2a33dc0;  1 drivers
v0x29b2180_0 .net "xAorBandCin", 0 0, L_0x2a30e90;  1 drivers
S_0x29b3860 .scope generate, "genblk1[27]" "genblk1[27]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29b3a20 .param/l "i" 0 2 165, +C4<011011>;
S_0x29b3ae0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29b3860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a35d60/d .functor AND 1, L_0x2a38790, L_0x2a388f0, C4<1>, C4<1>;
L_0x2a35d60 .delay 1 (40,40,40) L_0x2a35d60/d;
L_0x2a35540/d .functor NAND 1, L_0x2a38790, L_0x2a388f0, C4<1>, C4<1>;
L_0x2a35540 .delay 1 (20,20,20) L_0x2a35540/d;
L_0x2a33740/d .functor OR 1, L_0x2a38790, L_0x2a388f0, C4<0>, C4<0>;
L_0x2a33740 .delay 1 (40,40,40) L_0x2a33740/d;
L_0x2a33980/d .functor NOR 1, L_0x2a38790, L_0x2a388f0, C4<0>, C4<0>;
L_0x2a33980 .delay 1 (20,20,20) L_0x2a33980/d;
L_0x2a366c0/d .functor XOR 1, L_0x2a38790, L_0x2a388f0, C4<0>, C4<0>;
L_0x2a366c0 .delay 1 (40,40,40) L_0x2a366c0/d;
L_0x2a37100/d .functor NOT 1, L_0x2a36240, C4<0>, C4<0>, C4<0>;
L_0x2a37100 .delay 1 (10,10,10) L_0x2a37100/d;
L_0x2a37260/d .functor NOT 1, L_0x2a362e0, C4<0>, C4<0>, C4<0>;
L_0x2a37260 .delay 1 (10,10,10) L_0x2a37260/d;
L_0x2a37320/d .functor NOT 1, L_0x2a36380, C4<0>, C4<0>, C4<0>;
L_0x2a37320 .delay 1 (10,10,10) L_0x2a37320/d;
L_0x2a374d0/d .functor AND 1, L_0x2a36a40, L_0x2a37100, L_0x2a37260, L_0x2a37320;
L_0x2a374d0 .delay 1 (80,80,80) L_0x2a374d0/d;
L_0x2a37680/d .functor AND 1, L_0x2a36a40, L_0x2a36240, L_0x2a37260, L_0x2a37320;
L_0x2a37680 .delay 1 (80,80,80) L_0x2a37680/d;
L_0x2a37890/d .functor AND 1, L_0x2a366c0, L_0x2a37100, L_0x2a362e0, L_0x2a37320;
L_0x2a37890 .delay 1 (80,80,80) L_0x2a37890/d;
L_0x2a37a70/d .functor AND 1, L_0x2a36a40, L_0x2a36240, L_0x2a362e0, L_0x2a37320;
L_0x2a37a70 .delay 1 (80,80,80) L_0x2a37a70/d;
L_0x2a37c40/d .functor AND 1, L_0x2a35d60, L_0x2a37100, L_0x2a37260, L_0x2a36380;
L_0x2a37c40 .delay 1 (80,80,80) L_0x2a37c40/d;
L_0x2a37e20/d .functor AND 1, L_0x2a35540, L_0x2a36240, L_0x2a37260, L_0x2a36380;
L_0x2a37e20 .delay 1 (80,80,80) L_0x2a37e20/d;
L_0x2a37bd0/d .functor AND 1, L_0x2a33980, L_0x2a37100, L_0x2a362e0, L_0x2a36380;
L_0x2a37bd0 .delay 1 (80,80,80) L_0x2a37bd0/d;
L_0x2a38200/d .functor AND 1, L_0x2a33740, L_0x2a36240, L_0x2a362e0, L_0x2a36380;
L_0x2a38200 .delay 1 (80,80,80) L_0x2a38200/d;
L_0x2a383a0/0/0 .functor OR 1, L_0x2a374d0, L_0x2a37680, L_0x2a37890, L_0x2a37c40;
L_0x2a383a0/0/4 .functor OR 1, L_0x2a37e20, L_0x2a37bd0, L_0x2a38200, L_0x2a37a70;
L_0x2a383a0/d .functor OR 1, L_0x2a383a0/0/0, L_0x2a383a0/0/4, C4<0>, C4<0>;
L_0x2a383a0 .delay 1 (160,160,160) L_0x2a383a0/d;
v0x29b49e0_0 .net "a", 0 0, L_0x2a38790;  1 drivers
v0x29b4aa0_0 .net "addSub", 0 0, L_0x2a36a40;  1 drivers
v0x29b4b70_0 .net "andRes", 0 0, L_0x2a35d60;  1 drivers
v0x29b4c40_0 .net "b", 0 0, L_0x2a388f0;  1 drivers
v0x29b4d10_0 .net "carryIn", 0 0, L_0x2a361a0;  1 drivers
v0x29b4db0_0 .net "carryOut", 0 0, L_0x2a36f00;  1 drivers
v0x29b4e80_0 .net "initialResult", 0 0, L_0x2a383a0;  1 drivers
v0x29b4f20_0 .net "isAdd", 0 0, L_0x2a374d0;  1 drivers
v0x29b4fc0_0 .net "isAnd", 0 0, L_0x2a37c40;  1 drivers
v0x29b50f0_0 .net "isNand", 0 0, L_0x2a37e20;  1 drivers
v0x29b5190_0 .net "isNor", 0 0, L_0x2a37bd0;  1 drivers
v0x29b5230_0 .net "isOr", 0 0, L_0x2a38200;  1 drivers
v0x29b52f0_0 .net "isSLT", 0 0, L_0x2a37a70;  1 drivers
v0x29b53b0_0 .net "isSub", 0 0, L_0x2a37680;  1 drivers
v0x29b5470_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b5510_0 .net "isXor", 0 0, L_0x2a37890;  1 drivers
v0x29b55d0_0 .net "nandRes", 0 0, L_0x2a35540;  1 drivers
v0x29b5780_0 .net "norRes", 0 0, L_0x2a33980;  1 drivers
v0x29b5820_0 .net "orRes", 0 0, L_0x2a33740;  1 drivers
v0x29b58c0_0 .net "s0", 0 0, L_0x2a36240;  1 drivers
v0x29b5960_0 .net "s0inv", 0 0, L_0x2a37100;  1 drivers
v0x29b5a20_0 .net "s1", 0 0, L_0x2a362e0;  1 drivers
v0x29b5ae0_0 .net "s1inv", 0 0, L_0x2a37260;  1 drivers
v0x29b5ba0_0 .net "s2", 0 0, L_0x2a36380;  1 drivers
v0x29b5c60_0 .net "s2inv", 0 0, L_0x2a37320;  1 drivers
v0x29b5d20_0 .net "xorRes", 0 0, L_0x2a366c0;  1 drivers
S_0x29b3de0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29b3ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a36730/d .functor XOR 1, L_0x2a388f0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a36730 .delay 1 (40,40,40) L_0x2a36730/d;
L_0x2a36890/d .functor XOR 1, L_0x2a38790, L_0x2a36730, C4<0>, C4<0>;
L_0x2a36890 .delay 1 (40,40,40) L_0x2a36890/d;
L_0x2a36a40/d .functor XOR 1, L_0x2a36890, L_0x2a361a0, C4<0>, C4<0>;
L_0x2a36a40 .delay 1 (40,40,40) L_0x2a36a40/d;
L_0x2a36c40/d .functor AND 1, L_0x2a38790, L_0x2a36730, C4<1>, C4<1>;
L_0x2a36c40 .delay 1 (40,40,40) L_0x2a36c40/d;
L_0x2a337b0/d .functor AND 1, L_0x2a36890, L_0x2a361a0, C4<1>, C4<1>;
L_0x2a337b0 .delay 1 (40,40,40) L_0x2a337b0/d;
L_0x2a36f00/d .functor OR 1, L_0x2a36c40, L_0x2a337b0, C4<0>, C4<0>;
L_0x2a36f00 .delay 1 (40,40,40) L_0x2a36f00/d;
v0x29b4070_0 .net "AandB", 0 0, L_0x2a36c40;  1 drivers
v0x29b4150_0 .net "BxorSub", 0 0, L_0x2a36730;  1 drivers
v0x29b4210_0 .net "a", 0 0, L_0x2a38790;  alias, 1 drivers
v0x29b42e0_0 .net "b", 0 0, L_0x2a388f0;  alias, 1 drivers
v0x29b43a0_0 .net "carryin", 0 0, L_0x2a361a0;  alias, 1 drivers
v0x29b44b0_0 .net "carryout", 0 0, L_0x2a36f00;  alias, 1 drivers
v0x29b4570_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b4610_0 .net "res", 0 0, L_0x2a36a40;  alias, 1 drivers
v0x29b46d0_0 .net "xAorB", 0 0, L_0x2a36890;  1 drivers
v0x29b4820_0 .net "xAorBandCin", 0 0, L_0x2a337b0;  1 drivers
S_0x29b5f00 .scope generate, "genblk1[28]" "genblk1[28]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29b60c0 .param/l "i" 0 2 165, +C4<011100>;
S_0x29b6180 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a38830/d .functor AND 1, L_0x2a3b210, L_0x2a3b370, C4<1>, C4<1>;
L_0x2a38830 .delay 1 (40,40,40) L_0x2a38830/d;
L_0x2a38010/d .functor NAND 1, L_0x2a3b210, L_0x2a3b370, C4<1>, C4<1>;
L_0x2a38010 .delay 1 (20,20,20) L_0x2a38010/d;
L_0x2a364c0/d .functor OR 1, L_0x2a3b210, L_0x2a3b370, C4<0>, C4<0>;
L_0x2a364c0 .delay 1 (40,40,40) L_0x2a364c0/d;
L_0x2a39080/d .functor NOR 1, L_0x2a3b210, L_0x2a3b370, C4<0>, C4<0>;
L_0x2a39080 .delay 1 (20,20,20) L_0x2a39080/d;
L_0x2a390f0/d .functor XOR 1, L_0x2a3b210, L_0x2a3b370, C4<0>, C4<0>;
L_0x2a390f0 .delay 1 (40,40,40) L_0x2a390f0/d;
L_0x2a39b80/d .functor NOT 1, L_0x2a3b650, C4<0>, C4<0>, C4<0>;
L_0x2a39b80 .delay 1 (10,10,10) L_0x2a39b80/d;
L_0x2a39ce0/d .functor NOT 1, L_0x2a38aa0, C4<0>, C4<0>, C4<0>;
L_0x2a39ce0 .delay 1 (10,10,10) L_0x2a39ce0/d;
L_0x2a39da0/d .functor NOT 1, L_0x2a38b40, C4<0>, C4<0>, C4<0>;
L_0x2a39da0 .delay 1 (10,10,10) L_0x2a39da0/d;
L_0x2a39f50/d .functor AND 1, L_0x2a394c0, L_0x2a39b80, L_0x2a39ce0, L_0x2a39da0;
L_0x2a39f50 .delay 1 (80,80,80) L_0x2a39f50/d;
L_0x2a3a100/d .functor AND 1, L_0x2a394c0, L_0x2a3b650, L_0x2a39ce0, L_0x2a39da0;
L_0x2a3a100 .delay 1 (80,80,80) L_0x2a3a100/d;
L_0x2a3a310/d .functor AND 1, L_0x2a390f0, L_0x2a39b80, L_0x2a38aa0, L_0x2a39da0;
L_0x2a3a310 .delay 1 (80,80,80) L_0x2a3a310/d;
L_0x2a3a4f0/d .functor AND 1, L_0x2a394c0, L_0x2a3b650, L_0x2a38aa0, L_0x2a39da0;
L_0x2a3a4f0 .delay 1 (80,80,80) L_0x2a3a4f0/d;
L_0x2a3a6c0/d .functor AND 1, L_0x2a38830, L_0x2a39b80, L_0x2a39ce0, L_0x2a38b40;
L_0x2a3a6c0 .delay 1 (80,80,80) L_0x2a3a6c0/d;
L_0x2a3a8a0/d .functor AND 1, L_0x2a38010, L_0x2a3b650, L_0x2a39ce0, L_0x2a38b40;
L_0x2a3a8a0 .delay 1 (80,80,80) L_0x2a3a8a0/d;
L_0x2a3a650/d .functor AND 1, L_0x2a39080, L_0x2a39b80, L_0x2a38aa0, L_0x2a38b40;
L_0x2a3a650 .delay 1 (80,80,80) L_0x2a3a650/d;
L_0x2a3ac80/d .functor AND 1, L_0x2a364c0, L_0x2a3b650, L_0x2a38aa0, L_0x2a38b40;
L_0x2a3ac80 .delay 1 (80,80,80) L_0x2a3ac80/d;
L_0x2a3ae20/0/0 .functor OR 1, L_0x2a39f50, L_0x2a3a100, L_0x2a3a310, L_0x2a3a6c0;
L_0x2a3ae20/0/4 .functor OR 1, L_0x2a3a8a0, L_0x2a3a650, L_0x2a3ac80, L_0x2a3a4f0;
L_0x2a3ae20/d .functor OR 1, L_0x2a3ae20/0/0, L_0x2a3ae20/0/4, C4<0>, C4<0>;
L_0x2a3ae20 .delay 1 (160,160,160) L_0x2a3ae20/d;
v0x29b7080_0 .net "a", 0 0, L_0x2a3b210;  1 drivers
v0x29b7140_0 .net "addSub", 0 0, L_0x2a394c0;  1 drivers
v0x29b7210_0 .net "andRes", 0 0, L_0x2a38830;  1 drivers
v0x29b72e0_0 .net "b", 0 0, L_0x2a3b370;  1 drivers
v0x29b73b0_0 .net "carryIn", 0 0, L_0x2a3b520;  1 drivers
v0x29b7450_0 .net "carryOut", 0 0, L_0x2a39980;  1 drivers
v0x29b7520_0 .net "initialResult", 0 0, L_0x2a3ae20;  1 drivers
v0x29b75c0_0 .net "isAdd", 0 0, L_0x2a39f50;  1 drivers
v0x29b7660_0 .net "isAnd", 0 0, L_0x2a3a6c0;  1 drivers
v0x29b7790_0 .net "isNand", 0 0, L_0x2a3a8a0;  1 drivers
v0x29b7830_0 .net "isNor", 0 0, L_0x2a3a650;  1 drivers
v0x29b78d0_0 .net "isOr", 0 0, L_0x2a3ac80;  1 drivers
v0x29b7990_0 .net "isSLT", 0 0, L_0x2a3a4f0;  1 drivers
v0x29b7a50_0 .net "isSub", 0 0, L_0x2a3a100;  1 drivers
v0x29b7b10_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b7bb0_0 .net "isXor", 0 0, L_0x2a3a310;  1 drivers
v0x29b7c70_0 .net "nandRes", 0 0, L_0x2a38010;  1 drivers
v0x29b7e20_0 .net "norRes", 0 0, L_0x2a39080;  1 drivers
v0x29b7ec0_0 .net "orRes", 0 0, L_0x2a364c0;  1 drivers
v0x29b7f60_0 .net "s0", 0 0, L_0x2a3b650;  1 drivers
v0x29b8000_0 .net "s0inv", 0 0, L_0x2a39b80;  1 drivers
v0x29b80c0_0 .net "s1", 0 0, L_0x2a38aa0;  1 drivers
v0x29b8180_0 .net "s1inv", 0 0, L_0x2a39ce0;  1 drivers
v0x29b8240_0 .net "s2", 0 0, L_0x2a38b40;  1 drivers
v0x29b8300_0 .net "s2inv", 0 0, L_0x2a39da0;  1 drivers
v0x29b83c0_0 .net "xorRes", 0 0, L_0x2a390f0;  1 drivers
S_0x29b6480 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29b6180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a39250/d .functor XOR 1, L_0x2a3b370, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a39250 .delay 1 (40,40,40) L_0x2a39250/d;
L_0x2a39310/d .functor XOR 1, L_0x2a3b210, L_0x2a39250, C4<0>, C4<0>;
L_0x2a39310 .delay 1 (40,40,40) L_0x2a39310/d;
L_0x2a394c0/d .functor XOR 1, L_0x2a39310, L_0x2a3b520, C4<0>, C4<0>;
L_0x2a394c0 .delay 1 (40,40,40) L_0x2a394c0/d;
L_0x2a396c0/d .functor AND 1, L_0x2a3b210, L_0x2a39250, C4<1>, C4<1>;
L_0x2a396c0 .delay 1 (40,40,40) L_0x2a396c0/d;
L_0x2a36530/d .functor AND 1, L_0x2a39310, L_0x2a3b520, C4<1>, C4<1>;
L_0x2a36530 .delay 1 (40,40,40) L_0x2a36530/d;
L_0x2a39980/d .functor OR 1, L_0x2a396c0, L_0x2a36530, C4<0>, C4<0>;
L_0x2a39980 .delay 1 (40,40,40) L_0x2a39980/d;
v0x29b6710_0 .net "AandB", 0 0, L_0x2a396c0;  1 drivers
v0x29b67f0_0 .net "BxorSub", 0 0, L_0x2a39250;  1 drivers
v0x29b68b0_0 .net "a", 0 0, L_0x2a3b210;  alias, 1 drivers
v0x29b6980_0 .net "b", 0 0, L_0x2a3b370;  alias, 1 drivers
v0x29b6a40_0 .net "carryin", 0 0, L_0x2a3b520;  alias, 1 drivers
v0x29b6b50_0 .net "carryout", 0 0, L_0x2a39980;  alias, 1 drivers
v0x29b6c10_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b6cb0_0 .net "res", 0 0, L_0x2a394c0;  alias, 1 drivers
v0x29b6d70_0 .net "xAorB", 0 0, L_0x2a39310;  1 drivers
v0x29b6ec0_0 .net "xAorBandCin", 0 0, L_0x2a36530;  1 drivers
S_0x29b85a0 .scope generate, "genblk1[29]" "genblk1[29]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29b8760 .param/l "i" 0 2 165, +C4<011101>;
S_0x29b8820 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29b85a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a3b2b0/d .functor AND 1, L_0x2a3dc30, L_0x2a3dd90, C4<1>, C4<1>;
L_0x2a3b2b0 .delay 1 (40,40,40) L_0x2a3b2b0/d;
L_0x2a3aa90/d .functor NAND 1, L_0x2a3dc30, L_0x2a3dd90, C4<1>, C4<1>;
L_0x2a3aa90 .delay 1 (20,20,20) L_0x2a3aa90/d;
L_0x2a38c80/d .functor OR 1, L_0x2a3dc30, L_0x2a3dd90, C4<0>, C4<0>;
L_0x2a38c80 .delay 1 (40,40,40) L_0x2a38c80/d;
L_0x2a38ec0/d .functor NOR 1, L_0x2a3dc30, L_0x2a3dd90, C4<0>, C4<0>;
L_0x2a38ec0 .delay 1 (20,20,20) L_0x2a38ec0/d;
L_0x2a38fd0/d .functor XOR 1, L_0x2a3dc30, L_0x2a3dd90, C4<0>, C4<0>;
L_0x2a38fd0 .delay 1 (40,40,40) L_0x2a38fd0/d;
L_0x2a3c5f0/d .functor NOT 1, L_0x2a3b790, C4<0>, C4<0>, C4<0>;
L_0x2a3c5f0 .delay 1 (10,10,10) L_0x2a3c5f0/d;
L_0x2a3c750/d .functor NOT 1, L_0x2a3b830, C4<0>, C4<0>, C4<0>;
L_0x2a3c750 .delay 1 (10,10,10) L_0x2a3c750/d;
L_0x2a3c810/d .functor NOT 1, L_0x2a3b8d0, C4<0>, C4<0>, C4<0>;
L_0x2a3c810 .delay 1 (10,10,10) L_0x2a3c810/d;
L_0x2a3c9c0/d .functor AND 1, L_0x2a3bf30, L_0x2a3c5f0, L_0x2a3c750, L_0x2a3c810;
L_0x2a3c9c0 .delay 1 (80,80,80) L_0x2a3c9c0/d;
L_0x2a3cb70/d .functor AND 1, L_0x2a3bf30, L_0x2a3b790, L_0x2a3c750, L_0x2a3c810;
L_0x2a3cb70 .delay 1 (80,80,80) L_0x2a3cb70/d;
L_0x2a3cd80/d .functor AND 1, L_0x2a38fd0, L_0x2a3c5f0, L_0x2a3b830, L_0x2a3c810;
L_0x2a3cd80 .delay 1 (80,80,80) L_0x2a3cd80/d;
L_0x2a3cf60/d .functor AND 1, L_0x2a3bf30, L_0x2a3b790, L_0x2a3b830, L_0x2a3c810;
L_0x2a3cf60 .delay 1 (80,80,80) L_0x2a3cf60/d;
L_0x2a3d130/d .functor AND 1, L_0x2a3b2b0, L_0x2a3c5f0, L_0x2a3c750, L_0x2a3b8d0;
L_0x2a3d130 .delay 1 (80,80,80) L_0x2a3d130/d;
L_0x2a3d310/d .functor AND 1, L_0x2a3aa90, L_0x2a3b790, L_0x2a3c750, L_0x2a3b8d0;
L_0x2a3d310 .delay 1 (80,80,80) L_0x2a3d310/d;
L_0x2a3d0c0/d .functor AND 1, L_0x2a38ec0, L_0x2a3c5f0, L_0x2a3b830, L_0x2a3b8d0;
L_0x2a3d0c0 .delay 1 (80,80,80) L_0x2a3d0c0/d;
L_0x2a3d6a0/d .functor AND 1, L_0x2a38c80, L_0x2a3b790, L_0x2a3b830, L_0x2a3b8d0;
L_0x2a3d6a0 .delay 1 (80,80,80) L_0x2a3d6a0/d;
L_0x2a3d840/0/0 .functor OR 1, L_0x2a3c9c0, L_0x2a3cb70, L_0x2a3cd80, L_0x2a3d130;
L_0x2a3d840/0/4 .functor OR 1, L_0x2a3d310, L_0x2a3d0c0, L_0x2a3d6a0, L_0x2a3cf60;
L_0x2a3d840/d .functor OR 1, L_0x2a3d840/0/0, L_0x2a3d840/0/4, C4<0>, C4<0>;
L_0x2a3d840 .delay 1 (160,160,160) L_0x2a3d840/d;
v0x29b9720_0 .net "a", 0 0, L_0x2a3dc30;  1 drivers
v0x29b97e0_0 .net "addSub", 0 0, L_0x2a3bf30;  1 drivers
v0x29b98b0_0 .net "andRes", 0 0, L_0x2a3b2b0;  1 drivers
v0x29b9980_0 .net "b", 0 0, L_0x2a3dd90;  1 drivers
v0x29b9a50_0 .net "carryIn", 0 0, L_0x2a3b6f0;  1 drivers
v0x29b9af0_0 .net "carryOut", 0 0, L_0x2a3c3f0;  1 drivers
v0x29b9bc0_0 .net "initialResult", 0 0, L_0x2a3d840;  1 drivers
v0x29b9c60_0 .net "isAdd", 0 0, L_0x2a3c9c0;  1 drivers
v0x29b9d00_0 .net "isAnd", 0 0, L_0x2a3d130;  1 drivers
v0x29b9e30_0 .net "isNand", 0 0, L_0x2a3d310;  1 drivers
v0x29b9ed0_0 .net "isNor", 0 0, L_0x2a3d0c0;  1 drivers
v0x29b9f70_0 .net "isOr", 0 0, L_0x2a3d6a0;  1 drivers
v0x29ba030_0 .net "isSLT", 0 0, L_0x2a3cf60;  1 drivers
v0x29ba0f0_0 .net "isSub", 0 0, L_0x2a3cb70;  1 drivers
v0x29ba1b0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29ba250_0 .net "isXor", 0 0, L_0x2a3cd80;  1 drivers
v0x29ba310_0 .net "nandRes", 0 0, L_0x2a3aa90;  1 drivers
v0x29ba4c0_0 .net "norRes", 0 0, L_0x2a38ec0;  1 drivers
v0x29ba560_0 .net "orRes", 0 0, L_0x2a38c80;  1 drivers
v0x29ba600_0 .net "s0", 0 0, L_0x2a3b790;  1 drivers
v0x29ba6a0_0 .net "s0inv", 0 0, L_0x2a3c5f0;  1 drivers
v0x29ba760_0 .net "s1", 0 0, L_0x2a3b830;  1 drivers
v0x29ba820_0 .net "s1inv", 0 0, L_0x2a3c750;  1 drivers
v0x29ba8e0_0 .net "s2", 0 0, L_0x2a3b8d0;  1 drivers
v0x29ba9a0_0 .net "s2inv", 0 0, L_0x2a3c810;  1 drivers
v0x29baa60_0 .net "xorRes", 0 0, L_0x2a38fd0;  1 drivers
S_0x29b8b20 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29b8820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a3bcc0/d .functor XOR 1, L_0x2a3dd90, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a3bcc0 .delay 1 (40,40,40) L_0x2a3bcc0/d;
L_0x2a3be20/d .functor XOR 1, L_0x2a3dc30, L_0x2a3bcc0, C4<0>, C4<0>;
L_0x2a3be20 .delay 1 (40,40,40) L_0x2a3be20/d;
L_0x2a3bf30/d .functor XOR 1, L_0x2a3be20, L_0x2a3b6f0, C4<0>, C4<0>;
L_0x2a3bf30 .delay 1 (40,40,40) L_0x2a3bf30/d;
L_0x2a3c130/d .functor AND 1, L_0x2a3dc30, L_0x2a3bcc0, C4<1>, C4<1>;
L_0x2a3c130 .delay 1 (40,40,40) L_0x2a3c130/d;
L_0x2a38cf0/d .functor AND 1, L_0x2a3be20, L_0x2a3b6f0, C4<1>, C4<1>;
L_0x2a38cf0 .delay 1 (40,40,40) L_0x2a38cf0/d;
L_0x2a3c3f0/d .functor OR 1, L_0x2a3c130, L_0x2a38cf0, C4<0>, C4<0>;
L_0x2a3c3f0 .delay 1 (40,40,40) L_0x2a3c3f0/d;
v0x29b8db0_0 .net "AandB", 0 0, L_0x2a3c130;  1 drivers
v0x29b8e90_0 .net "BxorSub", 0 0, L_0x2a3bcc0;  1 drivers
v0x29b8f50_0 .net "a", 0 0, L_0x2a3dc30;  alias, 1 drivers
v0x29b9020_0 .net "b", 0 0, L_0x2a3dd90;  alias, 1 drivers
v0x29b90e0_0 .net "carryin", 0 0, L_0x2a3b6f0;  alias, 1 drivers
v0x29b91f0_0 .net "carryout", 0 0, L_0x2a3c3f0;  alias, 1 drivers
v0x29b92b0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29b9350_0 .net "res", 0 0, L_0x2a3bf30;  alias, 1 drivers
v0x29b9410_0 .net "xAorB", 0 0, L_0x2a3be20;  1 drivers
v0x29b9560_0 .net "xAorBandCin", 0 0, L_0x2a38cf0;  1 drivers
S_0x29bac40 .scope generate, "genblk1[30]" "genblk1[30]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29bae00 .param/l "i" 0 2 165, +C4<011110>;
S_0x29baec0 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29bac40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a3dcd0/d .functor AND 1, L_0x2a40650, L_0x2a407b0, C4<1>, C4<1>;
L_0x2a3dcd0 .delay 1 (40,40,40) L_0x2a3dcd0/d;
L_0x2a3d500/d .functor NAND 1, L_0x2a40650, L_0x2a407b0, C4<1>, C4<1>;
L_0x2a3d500 .delay 1 (20,20,20) L_0x2a3d500/d;
L_0x2a3ba10/d .functor OR 1, L_0x2a40650, L_0x2a407b0, C4<0>, C4<0>;
L_0x2a3ba10 .delay 1 (40,40,40) L_0x2a3ba10/d;
L_0x2a3e580/d .functor NOR 1, L_0x2a40650, L_0x2a407b0, C4<0>, C4<0>;
L_0x2a3e580 .delay 1 (20,20,20) L_0x2a3e580/d;
L_0x2a3e5f0/d .functor XOR 1, L_0x2a40650, L_0x2a407b0, C4<0>, C4<0>;
L_0x2a3e5f0 .delay 1 (40,40,40) L_0x2a3e5f0/d;
L_0x2a3f080/d .functor NOT 1, L_0x2a40a90, C4<0>, C4<0>, C4<0>;
L_0x2a3f080 .delay 1 (10,10,10) L_0x2a3f080/d;
L_0x29bc460/d .functor NOT 1, L_0x2a3df40, C4<0>, C4<0>, C4<0>;
L_0x29bc460 .delay 1 (10,10,10) L_0x29bc460/d;
L_0x2a3f230/d .functor NOT 1, L_0x2a3dfe0, C4<0>, C4<0>, C4<0>;
L_0x2a3f230 .delay 1 (10,10,10) L_0x2a3f230/d;
L_0x2a3f3e0/d .functor AND 1, L_0x2a3e9c0, L_0x2a3f080, L_0x29bc460, L_0x2a3f230;
L_0x2a3f3e0 .delay 1 (80,80,80) L_0x2a3f3e0/d;
L_0x2a3f590/d .functor AND 1, L_0x2a3e9c0, L_0x2a40a90, L_0x29bc460, L_0x2a3f230;
L_0x2a3f590 .delay 1 (80,80,80) L_0x2a3f590/d;
L_0x2a3f7a0/d .functor AND 1, L_0x2a3e5f0, L_0x2a3f080, L_0x2a3df40, L_0x2a3f230;
L_0x2a3f7a0 .delay 1 (80,80,80) L_0x2a3f7a0/d;
L_0x2a3f980/d .functor AND 1, L_0x2a3e9c0, L_0x2a40a90, L_0x2a3df40, L_0x2a3f230;
L_0x2a3f980 .delay 1 (80,80,80) L_0x2a3f980/d;
L_0x2a3fb50/d .functor AND 1, L_0x2a3dcd0, L_0x2a3f080, L_0x29bc460, L_0x2a3dfe0;
L_0x2a3fb50 .delay 1 (80,80,80) L_0x2a3fb50/d;
L_0x2a3fd30/d .functor AND 1, L_0x2a3d500, L_0x2a40a90, L_0x29bc460, L_0x2a3dfe0;
L_0x2a3fd30 .delay 1 (80,80,80) L_0x2a3fd30/d;
L_0x2a3fae0/d .functor AND 1, L_0x2a3e580, L_0x2a3f080, L_0x2a3df40, L_0x2a3dfe0;
L_0x2a3fae0 .delay 1 (80,80,80) L_0x2a3fae0/d;
L_0x2a400c0/d .functor AND 1, L_0x2a3ba10, L_0x2a40a90, L_0x2a3df40, L_0x2a3dfe0;
L_0x2a400c0 .delay 1 (80,80,80) L_0x2a400c0/d;
L_0x2a40260/0/0 .functor OR 1, L_0x2a3f3e0, L_0x2a3f590, L_0x2a3f7a0, L_0x2a3fb50;
L_0x2a40260/0/4 .functor OR 1, L_0x2a3fd30, L_0x2a3fae0, L_0x2a400c0, L_0x2a3f980;
L_0x2a40260/d .functor OR 1, L_0x2a40260/0/0, L_0x2a40260/0/4, C4<0>, C4<0>;
L_0x2a40260 .delay 1 (160,160,160) L_0x2a40260/d;
v0x29bbdc0_0 .net "a", 0 0, L_0x2a40650;  1 drivers
v0x29bbe80_0 .net "addSub", 0 0, L_0x2a3e9c0;  1 drivers
v0x29bbf50_0 .net "andRes", 0 0, L_0x2a3dcd0;  1 drivers
v0x29bc020_0 .net "b", 0 0, L_0x2a407b0;  1 drivers
v0x29bc0f0_0 .net "carryIn", 0 0, L_0x2a40960;  1 drivers
v0x29bc190_0 .net "carryOut", 0 0, L_0x2a3ee80;  1 drivers
v0x29bc260_0 .net "initialResult", 0 0, L_0x2a40260;  1 drivers
v0x29bc300_0 .net "isAdd", 0 0, L_0x2a3f3e0;  1 drivers
v0x29bc3a0_0 .net "isAnd", 0 0, L_0x2a3fb50;  1 drivers
v0x29bc4d0_0 .net "isNand", 0 0, L_0x2a3fd30;  1 drivers
v0x29bc570_0 .net "isNor", 0 0, L_0x2a3fae0;  1 drivers
v0x29bc610_0 .net "isOr", 0 0, L_0x2a400c0;  1 drivers
v0x29bc6d0_0 .net "isSLT", 0 0, L_0x2a3f980;  1 drivers
v0x29bc790_0 .net "isSub", 0 0, L_0x2a3f590;  1 drivers
v0x29bc850_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29bc8f0_0 .net "isXor", 0 0, L_0x2a3f7a0;  1 drivers
v0x29bc9b0_0 .net "nandRes", 0 0, L_0x2a3d500;  1 drivers
v0x29bcb60_0 .net "norRes", 0 0, L_0x2a3e580;  1 drivers
v0x29bcc00_0 .net "orRes", 0 0, L_0x2a3ba10;  1 drivers
v0x29bcca0_0 .net "s0", 0 0, L_0x2a40a90;  1 drivers
v0x29bcd40_0 .net "s0inv", 0 0, L_0x2a3f080;  1 drivers
v0x29bce00_0 .net "s1", 0 0, L_0x2a3df40;  1 drivers
v0x29bcec0_0 .net "s1inv", 0 0, L_0x29bc460;  1 drivers
v0x29bcf80_0 .net "s2", 0 0, L_0x2a3dfe0;  1 drivers
v0x29bd040_0 .net "s2inv", 0 0, L_0x2a3f230;  1 drivers
v0x29bd100_0 .net "xorRes", 0 0, L_0x2a3e5f0;  1 drivers
S_0x29bb1c0 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29baec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a3e750/d .functor XOR 1, L_0x2a407b0, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a3e750 .delay 1 (40,40,40) L_0x2a3e750/d;
L_0x2a3e810/d .functor XOR 1, L_0x2a40650, L_0x2a3e750, C4<0>, C4<0>;
L_0x2a3e810 .delay 1 (40,40,40) L_0x2a3e810/d;
L_0x2a3e9c0/d .functor XOR 1, L_0x2a3e810, L_0x2a40960, C4<0>, C4<0>;
L_0x2a3e9c0 .delay 1 (40,40,40) L_0x2a3e9c0/d;
L_0x2a3ebc0/d .functor AND 1, L_0x2a40650, L_0x2a3e750, C4<1>, C4<1>;
L_0x2a3ebc0 .delay 1 (40,40,40) L_0x2a3ebc0/d;
L_0x2a3ba80/d .functor AND 1, L_0x2a3e810, L_0x2a40960, C4<1>, C4<1>;
L_0x2a3ba80 .delay 1 (40,40,40) L_0x2a3ba80/d;
L_0x2a3ee80/d .functor OR 1, L_0x2a3ebc0, L_0x2a3ba80, C4<0>, C4<0>;
L_0x2a3ee80 .delay 1 (40,40,40) L_0x2a3ee80/d;
v0x29bb450_0 .net "AandB", 0 0, L_0x2a3ebc0;  1 drivers
v0x29bb530_0 .net "BxorSub", 0 0, L_0x2a3e750;  1 drivers
v0x29bb5f0_0 .net "a", 0 0, L_0x2a40650;  alias, 1 drivers
v0x29bb6c0_0 .net "b", 0 0, L_0x2a407b0;  alias, 1 drivers
v0x29bb780_0 .net "carryin", 0 0, L_0x2a40960;  alias, 1 drivers
v0x29bb890_0 .net "carryout", 0 0, L_0x2a3ee80;  alias, 1 drivers
v0x29bb950_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29bb9f0_0 .net "res", 0 0, L_0x2a3e9c0;  alias, 1 drivers
v0x29bbab0_0 .net "xAorB", 0 0, L_0x2a3e810;  1 drivers
v0x29bbc00_0 .net "xAorBandCin", 0 0, L_0x2a3ba80;  1 drivers
S_0x29bd2e0 .scope generate, "genblk1[31]" "genblk1[31]" 2 165, 2 165 0, S_0x2914010;
 .timescale 0 0;
P_0x29bd4a0 .param/l "i" 0 2 165, +C4<011111>;
S_0x29bd560 .scope module, "aluBitSlice" "aluBitSlice" 2 168, 2 60 0, S_0x29bd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2a406f0/d .functor AND 1, L_0x2a43d10, L_0x2a18580, C4<1>, C4<1>;
L_0x2a406f0 .delay 1 (40,40,40) L_0x2a406f0/d;
L_0x2a3ff20/d .functor NAND 1, L_0x2a43d10, L_0x2a18580, C4<1>, C4<1>;
L_0x2a3ff20 .delay 1 (20,20,20) L_0x2a3ff20/d;
L_0x2a3e170/d .functor OR 1, L_0x2a43d10, L_0x2a18580, C4<0>, C4<0>;
L_0x2a3e170 .delay 1 (40,40,40) L_0x2a3e170/d;
L_0x2a3e470/d .functor NOR 1, L_0x2a43d10, L_0x2a18580, C4<0>, C4<0>;
L_0x2a3e470 .delay 1 (20,20,20) L_0x2a3e470/d;
L_0x2a3e4e0/d .functor XOR 1, L_0x2a43d10, L_0x2a18580, C4<0>, C4<0>;
L_0x2a3e4e0 .delay 1 (40,40,40) L_0x2a3e4e0/d;
L_0x2a41ab0/d .functor NOT 1, L_0x2a40fe0, C4<0>, C4<0>, C4<0>;
L_0x2a41ab0 .delay 1 (10,10,10) L_0x2a41ab0/d;
L_0x2a41c10/d .functor NOT 1, L_0x2a188a0, C4<0>, C4<0>, C4<0>;
L_0x2a41c10 .delay 1 (10,10,10) L_0x2a41c10/d;
L_0x2a41cd0/d .functor NOT 1, L_0x2a18940, C4<0>, C4<0>, C4<0>;
L_0x2a41cd0 .delay 1 (10,10,10) L_0x2a41cd0/d;
L_0x2a41e80/d .functor AND 1, L_0x2a413d0, L_0x2a41ab0, L_0x2a41c10, L_0x2a41cd0;
L_0x2a41e80 .delay 1 (80,80,80) L_0x2a41e80/d;
L_0x2a42030/d .functor AND 1, L_0x2a413d0, L_0x2a40fe0, L_0x2a41c10, L_0x2a41cd0;
L_0x2a42030 .delay 1 (80,80,80) L_0x2a42030/d;
L_0x2a42240/d .functor AND 1, L_0x2a3e4e0, L_0x2a41ab0, L_0x2a188a0, L_0x2a41cd0;
L_0x2a42240 .delay 1 (80,80,80) L_0x2a42240/d;
L_0x2a42420/d .functor AND 1, L_0x2a413d0, L_0x2a40fe0, L_0x2a188a0, L_0x2a41cd0;
L_0x2a42420 .delay 1 (80,80,80) L_0x2a42420/d;
L_0x2a425f0/d .functor AND 1, L_0x2a406f0, L_0x2a41ab0, L_0x2a41c10, L_0x2a18940;
L_0x2a425f0 .delay 1 (80,80,80) L_0x2a425f0/d;
L_0x2a427d0/d .functor AND 1, L_0x2a3ff20, L_0x2a40fe0, L_0x2a41c10, L_0x2a18940;
L_0x2a427d0 .delay 1 (80,80,80) L_0x2a427d0/d;
L_0x2a42580/d .functor AND 1, L_0x2a3e470, L_0x2a41ab0, L_0x2a188a0, L_0x2a18940;
L_0x2a42580 .delay 1 (80,80,80) L_0x2a42580/d;
L_0x2a42b60/d .functor AND 1, L_0x2a3e170, L_0x2a40fe0, L_0x2a188a0, L_0x2a18940;
L_0x2a42b60 .delay 1 (80,80,80) L_0x2a42b60/d;
L_0x2a42d00/0/0 .functor OR 1, L_0x2a41e80, L_0x2a42030, L_0x2a42240, L_0x2a425f0;
L_0x2a42d00/0/4 .functor OR 1, L_0x2a427d0, L_0x2a42580, L_0x2a42b60, L_0x2a42420;
L_0x2a42d00/d .functor OR 1, L_0x2a42d00/0/0, L_0x2a42d00/0/4, C4<0>, C4<0>;
L_0x2a42d00 .delay 1 (160,160,160) L_0x2a42d00/d;
v0x29be460_0 .net "a", 0 0, L_0x2a43d10;  1 drivers
v0x29be520_0 .net "addSub", 0 0, L_0x2a413d0;  1 drivers
v0x29be5f0_0 .net "andRes", 0 0, L_0x2a406f0;  1 drivers
v0x29be6c0_0 .net "b", 0 0, L_0x2a18580;  1 drivers
v0x29be790_0 .net "carryIn", 0 0, L_0x2a40f40;  1 drivers
v0x29be830_0 .net "carryOut", 0 0, L_0x2a418b0;  1 drivers
v0x29be900_0 .net "initialResult", 0 0, L_0x2a42d00;  1 drivers
v0x29be9a0_0 .net "isAdd", 0 0, L_0x2a41e80;  1 drivers
v0x29bea40_0 .net "isAnd", 0 0, L_0x2a425f0;  1 drivers
v0x29beb70_0 .net "isNand", 0 0, L_0x2a427d0;  1 drivers
v0x29bec10_0 .net "isNor", 0 0, L_0x2a42580;  1 drivers
v0x29becb0_0 .net "isOr", 0 0, L_0x2a42b60;  1 drivers
v0x29bed70_0 .net "isSLT", 0 0, L_0x2a42420;  1 drivers
v0x29bee30_0 .net "isSub", 0 0, L_0x2a42030;  1 drivers
v0x29beef0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29bef90_0 .net "isXor", 0 0, L_0x2a42240;  1 drivers
v0x29bf050_0 .net "nandRes", 0 0, L_0x2a3ff20;  1 drivers
v0x29bf200_0 .net "norRes", 0 0, L_0x2a3e470;  1 drivers
v0x29bf2a0_0 .net "orRes", 0 0, L_0x2a3e170;  1 drivers
v0x29bf340_0 .net "s0", 0 0, L_0x2a40fe0;  1 drivers
v0x29bf3e0_0 .net "s0inv", 0 0, L_0x2a41ab0;  1 drivers
v0x29bf4a0_0 .net "s1", 0 0, L_0x2a188a0;  1 drivers
v0x29bf560_0 .net "s1inv", 0 0, L_0x2a41c10;  1 drivers
v0x29bf620_0 .net "s2", 0 0, L_0x2a18940;  1 drivers
v0x29bf6e0_0 .net "s2inv", 0 0, L_0x2a41cd0;  1 drivers
v0x29bf7a0_0 .net "xorRes", 0 0, L_0x2a3e4e0;  1 drivers
S_0x29bd860 .scope module, "adder" "AdderAndSubtractor" 2 104, 2 39 0, S_0x29bd560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2a41160/d .functor XOR 1, L_0x2a18580, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a41160 .delay 1 (40,40,40) L_0x2a41160/d;
L_0x2a412c0/d .functor XOR 1, L_0x2a43d10, L_0x2a41160, C4<0>, C4<0>;
L_0x2a412c0 .delay 1 (40,40,40) L_0x2a412c0/d;
L_0x2a413d0/d .functor XOR 1, L_0x2a412c0, L_0x2a40f40, C4<0>, C4<0>;
L_0x2a413d0 .delay 1 (40,40,40) L_0x2a413d0/d;
L_0x2a415d0/d .functor AND 1, L_0x2a43d10, L_0x2a41160, C4<1>, C4<1>;
L_0x2a415d0 .delay 1 (40,40,40) L_0x2a415d0/d;
L_0x2a41840/d .functor AND 1, L_0x2a412c0, L_0x2a40f40, C4<1>, C4<1>;
L_0x2a41840 .delay 1 (40,40,40) L_0x2a41840/d;
L_0x2a418b0/d .functor OR 1, L_0x2a415d0, L_0x2a41840, C4<0>, C4<0>;
L_0x2a418b0 .delay 1 (40,40,40) L_0x2a418b0/d;
v0x29bdaf0_0 .net "AandB", 0 0, L_0x2a415d0;  1 drivers
v0x29bdbd0_0 .net "BxorSub", 0 0, L_0x2a41160;  1 drivers
v0x29bdc90_0 .net "a", 0 0, L_0x2a43d10;  alias, 1 drivers
v0x29bdd60_0 .net "b", 0 0, L_0x2a18580;  alias, 1 drivers
v0x29bde20_0 .net "carryin", 0 0, L_0x2a40f40;  alias, 1 drivers
v0x29bdf30_0 .net "carryout", 0 0, L_0x2a418b0;  alias, 1 drivers
v0x29bdff0_0 .net "isSubtract", 0 0, L_0x2a46e80;  alias, 1 drivers
v0x29be090_0 .net "res", 0 0, L_0x2a413d0;  alias, 1 drivers
v0x29be150_0 .net "xAorB", 0 0, L_0x2a412c0;  1 drivers
v0x29be2a0_0 .net "xAorBandCin", 0 0, L_0x2a41840;  1 drivers
S_0x29bf980 .scope generate, "genblk2[0]" "genblk2[0]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x2998e70 .param/l "j" 0 2 207, +C4<00>;
L_0x2a189e0/d .functor AND 1, L_0x2a15e50, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a189e0 .delay 1 (40,40,40) L_0x2a189e0/d;
v0x29bfd50_0 .net *"_s1", 0 0, L_0x2a15e50;  1 drivers
S_0x29bfdf0 .scope generate, "genblk2[1]" "genblk2[1]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c0000 .param/l "j" 0 2 207, +C4<01>;
L_0x2a429c0/d .functor AND 1, L_0x2a15d40, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a429c0 .delay 1 (40,40,40) L_0x2a429c0/d;
v0x29c00c0_0 .net *"_s1", 0 0, L_0x2a15d40;  1 drivers
S_0x29c01a0 .scope generate, "genblk2[2]" "genblk2[2]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c03b0 .param/l "j" 0 2 207, +C4<010>;
L_0x2a44210/d .functor AND 1, L_0x2a44320, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a44210 .delay 1 (40,40,40) L_0x2a44210/d;
v0x29c0470_0 .net *"_s1", 0 0, L_0x2a44320;  1 drivers
S_0x29c0550 .scope generate, "genblk2[3]" "genblk2[3]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c0760 .param/l "j" 0 2 207, +C4<011>;
L_0x2a44510/d .functor AND 1, L_0x2a44610, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a44510 .delay 1 (40,40,40) L_0x2a44510/d;
v0x29c0820_0 .net *"_s1", 0 0, L_0x2a44610;  1 drivers
S_0x29c0900 .scope generate, "genblk2[4]" "genblk2[4]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c0b10 .param/l "j" 0 2 207, +C4<0100>;
L_0x2a451f0/d .functor AND 1, L_0x2a452b0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a451f0 .delay 1 (40,40,40) L_0x2a451f0/d;
v0x29c0bd0_0 .net *"_s1", 0 0, L_0x2a452b0;  1 drivers
S_0x29c0cb0 .scope generate, "genblk2[5]" "genblk2[5]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c0ec0 .param/l "j" 0 2 207, +C4<0101>;
L_0x2a44bc0/d .functor AND 1, L_0x2a44c80, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a44bc0 .delay 1 (40,40,40) L_0x2a44bc0/d;
v0x29c0f80_0 .net *"_s1", 0 0, L_0x2a44c80;  1 drivers
S_0x29c1060 .scope generate, "genblk2[6]" "genblk2[6]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c1270 .param/l "j" 0 2 207, +C4<0110>;
L_0x2a44d20/d .functor AND 1, L_0x2a44e30, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a44d20 .delay 1 (40,40,40) L_0x2a44d20/d;
v0x29c1330_0 .net *"_s1", 0 0, L_0x2a44e30;  1 drivers
S_0x29c1410 .scope generate, "genblk2[7]" "genblk2[7]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c1620 .param/l "j" 0 2 207, +C4<0111>;
L_0x2a44480/d .functor AND 1, L_0x2a45a60, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a44480 .delay 1 (40,40,40) L_0x2a44480/d;
v0x29c16e0_0 .net *"_s1", 0 0, L_0x2a45a60;  1 drivers
S_0x29c17c0 .scope generate, "genblk2[8]" "genblk2[8]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c19d0 .param/l "j" 0 2 207, +C4<01000>;
L_0x2a45bc0/d .functor AND 1, L_0x2a45c80, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a45bc0 .delay 1 (40,40,40) L_0x2a45bc0/d;
v0x29c1a90_0 .net *"_s1", 0 0, L_0x2a45c80;  1 drivers
S_0x29c1b70 .scope generate, "genblk2[9]" "genblk2[9]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c1d80 .param/l "j" 0 2 207, +C4<01001>;
L_0x2a45410/d .functor AND 1, L_0x2a454d0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a45410 .delay 1 (40,40,40) L_0x2a45410/d;
v0x29c1e40_0 .net *"_s1", 0 0, L_0x2a454d0;  1 drivers
S_0x29c1f20 .scope generate, "genblk2[10]" "genblk2[10]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c2130 .param/l "j" 0 2 207, +C4<01010>;
L_0x2a45630/d .functor AND 1, L_0x2a456f0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a45630 .delay 1 (40,40,40) L_0x2a45630/d;
v0x29c21f0_0 .net *"_s1", 0 0, L_0x2a456f0;  1 drivers
S_0x29c22d0 .scope generate, "genblk2[11]" "genblk2[11]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c24e0 .param/l "j" 0 2 207, +C4<01011>;
L_0x2a45850/d .functor AND 1, L_0x2a45910, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a45850 .delay 1 (40,40,40) L_0x2a45850/d;
v0x29c25a0_0 .net *"_s1", 0 0, L_0x2a45910;  1 drivers
S_0x29c2680 .scope generate, "genblk2[12]" "genblk2[12]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c2890 .param/l "j" 0 2 207, +C4<01100>;
L_0x2a464a0/d .functor AND 1, L_0x2a46510, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a464a0 .delay 1 (40,40,40) L_0x2a464a0/d;
v0x29c2950_0 .net *"_s1", 0 0, L_0x2a46510;  1 drivers
S_0x29c2a30 .scope generate, "genblk2[13]" "genblk2[13]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c2c40 .param/l "j" 0 2 207, +C4<01101>;
L_0x2a45de0/d .functor AND 1, L_0x2a45ea0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a45de0 .delay 1 (40,40,40) L_0x2a45de0/d;
v0x29c2d00_0 .net *"_s1", 0 0, L_0x2a45ea0;  1 drivers
S_0x29c2de0 .scope generate, "genblk2[14]" "genblk2[14]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c2ff0 .param/l "j" 0 2 207, +C4<01110>;
L_0x2a46000/d .functor AND 1, L_0x2a460c0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a46000 .delay 1 (40,40,40) L_0x2a46000/d;
v0x29c30b0_0 .net *"_s1", 0 0, L_0x2a460c0;  1 drivers
S_0x29c3190 .scope generate, "genblk2[15]" "genblk2[15]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c33a0 .param/l "j" 0 2 207, +C4<01111>;
L_0x2a44f90/d .functor AND 1, L_0x2a45050, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a44f90 .delay 1 (40,40,40) L_0x2a44f90/d;
v0x29c3460_0 .net *"_s1", 0 0, L_0x2a45050;  1 drivers
S_0x29c3540 .scope generate, "genblk2[16]" "genblk2[16]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c3750 .param/l "j" 0 2 207, +C4<010000>;
L_0x2a46f10/d .functor AND 1, L_0x2a46fd0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a46f10 .delay 1 (40,40,40) L_0x2a46f10/d;
v0x29c3810_0 .net *"_s1", 0 0, L_0x2a46fd0;  1 drivers
S_0x29c38f0 .scope generate, "genblk2[17]" "genblk2[17]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c3b00 .param/l "j" 0 2 207, +C4<010001>;
L_0x2a46670/d .functor AND 1, L_0x2a46730, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a46670 .delay 1 (40,40,40) L_0x2a46670/d;
v0x29c3bc0_0 .net *"_s1", 0 0, L_0x2a46730;  1 drivers
S_0x29c3ca0 .scope generate, "genblk2[18]" "genblk2[18]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c3eb0 .param/l "j" 0 2 207, +C4<010010>;
L_0x2a46890/d .functor AND 1, L_0x2a46950, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a46890 .delay 1 (40,40,40) L_0x2a46890/d;
v0x29c3f70_0 .net *"_s1", 0 0, L_0x2a46950;  1 drivers
S_0x29c4050 .scope generate, "genblk2[19]" "genblk2[19]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c4260 .param/l "j" 0 2 207, +C4<010011>;
L_0x2a46ab0/d .functor AND 1, L_0x2a46b70, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a46ab0 .delay 1 (40,40,40) L_0x2a46ab0/d;
v0x29c4320_0 .net *"_s1", 0 0, L_0x2a46b70;  1 drivers
S_0x29c4400 .scope generate, "genblk2[20]" "genblk2[20]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c4610 .param/l "j" 0 2 207, +C4<010100>;
L_0x2a477e0/d .functor AND 1, L_0x2a478a0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a477e0 .delay 1 (40,40,40) L_0x2a477e0/d;
v0x29c46d0_0 .net *"_s1", 0 0, L_0x2a478a0;  1 drivers
S_0x29c47b0 .scope generate, "genblk2[21]" "genblk2[21]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c49c0 .param/l "j" 0 2 207, +C4<010101>;
L_0x2a47130/d .functor AND 1, L_0x2a471f0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47130 .delay 1 (40,40,40) L_0x2a47130/d;
v0x29c4a80_0 .net *"_s1", 0 0, L_0x2a471f0;  1 drivers
S_0x29c4b60 .scope generate, "genblk2[22]" "genblk2[22]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c4d70 .param/l "j" 0 2 207, +C4<010110>;
L_0x2a47350/d .functor AND 1, L_0x2a47410, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47350 .delay 1 (40,40,40) L_0x2a47350/d;
v0x29c4e30_0 .net *"_s1", 0 0, L_0x2a47410;  1 drivers
S_0x29c4f10 .scope generate, "genblk2[23]" "genblk2[23]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c5120 .param/l "j" 0 2 207, +C4<010111>;
L_0x2a47570/d .functor AND 1, L_0x2a47630, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47570 .delay 1 (40,40,40) L_0x2a47570/d;
v0x29c51e0_0 .net *"_s1", 0 0, L_0x2a47630;  1 drivers
S_0x29c52c0 .scope generate, "genblk2[24]" "genblk2[24]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c54d0 .param/l "j" 0 2 207, +C4<011000>;
L_0x2a476d0/d .functor AND 1, L_0x2a48120, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a476d0 .delay 1 (40,40,40) L_0x2a476d0/d;
v0x29c5590_0 .net *"_s1", 0 0, L_0x2a48120;  1 drivers
S_0x29c5670 .scope generate, "genblk2[25]" "genblk2[25]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c5880 .param/l "j" 0 2 207, +C4<011001>;
L_0x2a47a00/d .functor AND 1, L_0x2a47ac0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47a00 .delay 1 (40,40,40) L_0x2a47a00/d;
v0x29c5940_0 .net *"_s1", 0 0, L_0x2a47ac0;  1 drivers
S_0x29c5a20 .scope generate, "genblk2[26]" "genblk2[26]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c5c30 .param/l "j" 0 2 207, +C4<011010>;
L_0x2a47c20/d .functor AND 1, L_0x2a47ce0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47c20 .delay 1 (40,40,40) L_0x2a47c20/d;
v0x29c5cf0_0 .net *"_s1", 0 0, L_0x2a47ce0;  1 drivers
S_0x29c5dd0 .scope generate, "genblk2[27]" "genblk2[27]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c5fe0 .param/l "j" 0 2 207, +C4<011011>;
L_0x2a47e40/d .functor AND 1, L_0x2a47f00, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47e40 .delay 1 (40,40,40) L_0x2a47e40/d;
v0x29c60a0_0 .net *"_s1", 0 0, L_0x2a47f00;  1 drivers
S_0x29c6180 .scope generate, "genblk2[28]" "genblk2[28]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c6390 .param/l "j" 0 2 207, +C4<011100>;
L_0x2a47fa0/d .functor AND 1, L_0x2a489c0, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a47fa0 .delay 1 (40,40,40) L_0x2a47fa0/d;
v0x29c6450_0 .net *"_s1", 0 0, L_0x2a489c0;  1 drivers
S_0x29c6530 .scope generate, "genblk2[29]" "genblk2[29]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c6740 .param/l "j" 0 2 207, +C4<011101>;
L_0x2a48280/d .functor AND 1, L_0x2a48340, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a48280 .delay 1 (40,40,40) L_0x2a48280/d;
v0x29c6800_0 .net *"_s1", 0 0, L_0x2a48340;  1 drivers
S_0x29c68e0 .scope generate, "genblk2[30]" "genblk2[30]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c6af0 .param/l "j" 0 2 207, +C4<011110>;
L_0x2a484a0/d .functor AND 1, L_0x2a48560, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a484a0 .delay 1 (40,40,40) L_0x2a484a0/d;
v0x29c6bb0_0 .net *"_s1", 0 0, L_0x2a48560;  1 drivers
S_0x29c6c90 .scope generate, "genblk2[31]" "genblk2[31]" 2 207, 2 207 0, S_0x2914010;
 .timescale 0 0;
P_0x29c6ea0 .param/l "j" 0 2 207, +C4<011111>;
L_0x2a49d90/d .functor AND 1, L_0x2a46d20, L_0x2a4c1f0, C4<1>, C4<1>;
L_0x2a49d90 .delay 1 (40,40,40) L_0x2a49d90/d;
v0x29c6f60_0 .net *"_s1", 0 0, L_0x2a46d20;  1 drivers
S_0x29c7040 .scope module, "overflowCalc" "didOverflow" 2 184, 2 12 0, S_0x2914010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2a4a350/d .functor XOR 1, L_0x2a4aa80, L_0x2a46e80, C4<0>, C4<0>;
L_0x2a4a350 .delay 1 (40,40,40) L_0x2a4a350/d;
L_0x2a4a410/d .functor NOT 1, L_0x2a4b880, C4<0>, C4<0>, C4<0>;
L_0x2a4a410 .delay 1 (10,10,10) L_0x2a4a410/d;
L_0x2a4a570/d .functor NOT 1, L_0x2a4a350, C4<0>, C4<0>, C4<0>;
L_0x2a4a570 .delay 1 (10,10,10) L_0x2a4a570/d;
L_0x2a4a680/d .functor NOT 1, L_0x2a4ab70, C4<0>, C4<0>, C4<0>;
L_0x2a4a680 .delay 1 (10,10,10) L_0x2a4a680/d;
L_0x2a4a7e0/d .functor AND 1, L_0x2a4b880, L_0x2a4a350, C4<1>, C4<1>;
L_0x2a4a7e0 .delay 1 (40,40,40) L_0x2a4a7e0/d;
L_0x2a4b1c0/d .functor AND 1, L_0x2a4a410, L_0x2a4a570, C4<1>, C4<1>;
L_0x2a4b1c0 .delay 1 (40,40,40) L_0x2a4b1c0/d;
L_0x2a4b2d0/d .functor AND 1, L_0x2a4a7e0, L_0x2a4a680, C4<1>, C4<1>;
L_0x2a4b2d0 .delay 1 (40,40,40) L_0x2a4b2d0/d;
L_0x2a4b480/d .functor AND 1, L_0x2a4b1c0, L_0x2a4ab70, C4<1>, C4<1>;
L_0x2a4b480 .delay 1 (40,40,40) L_0x2a4b480/d;
L_0x2a4b680/d .functor OR 1, L_0x2a4b2d0, L_0x2a4b480, C4<0>, C4<0>;
L_0x2a4b680 .delay 1 (40,40,40) L_0x2a4b680/d;
v0x29bfbc0_0 .net "BxorSub", 0 0, L_0x2a4a350;  1 drivers
v0x29bfca0_0 .net "a", 0 0, L_0x2a4b880;  1 drivers
v0x29c7640_0 .net "aAndB", 0 0, L_0x2a4a7e0;  1 drivers
v0x29c7710_0 .net "b", 0 0, L_0x2a4aa80;  1 drivers
v0x29c77d0_0 .net "negToPos", 0 0, L_0x2a4b2d0;  1 drivers
v0x29c78e0_0 .net "notA", 0 0, L_0x2a4a410;  1 drivers
v0x29c79a0_0 .net "notB", 0 0, L_0x2a4a570;  1 drivers
v0x29c7a60_0 .net "notS", 0 0, L_0x2a4a680;  1 drivers
v0x29c7b20_0 .net "notaAndNotb", 0 0, L_0x2a4b1c0;  1 drivers
v0x29c7c70_0 .net "overflow", 0 0, L_0x2a4b680;  alias, 1 drivers
v0x29c7d30_0 .net "posToNeg", 0 0, L_0x2a4b480;  1 drivers
v0x29c7df0_0 .net "s", 0 0, L_0x2a4ab70;  1 drivers
v0x29c7eb0_0 .net "sub", 0 0, L_0x2a46e80;  alias, 1 drivers
S_0x2999b80 .scope module, "zeroCalc" "isZero" 2 216, 2 134 0, S_0x2914010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2a4bd40/0/0 .functor OR 1, L_0x2a4bf60, L_0x2a4cda0, L_0x2a4ce40, L_0x2a4cf30;
L_0x2a4bd40/0/4 .functor OR 1, L_0x2a4d020, L_0x2a4d220, L_0x2a4d2c0, L_0x2a4d3b0;
L_0x2a4bd40/0/8 .functor OR 1, L_0x2a4d4f0, L_0x2a4d5e0, L_0x2a4d730, L_0x2a4d7d0;
L_0x2a4bd40/0/12 .functor OR 1, L_0x2a4d930, L_0x2a4d110, L_0x2a4dcb0, L_0x2a4dda0;
L_0x2a4bd40/0/16 .functor OR 1, L_0x2a4df20, L_0x2a4e010, L_0x2a4e1a0, L_0x2a4e240;
L_0x2a4bd40/0/20 .functor OR 1, L_0x2a4e100, L_0x2a4e430, L_0x2a4e330, L_0x2a4e630;
L_0x2a4bd40/0/24 .functor OR 1, L_0x2a4e520, L_0x2a4e840, L_0x2a4e720, L_0x2a4ea60;
L_0x2a4bd40/0/28 .functor OR 1, L_0x2a4e930, L_0x2a4da20, L_0x2a4dbc0, L_0x2a4eb50;
L_0x2a4bd40/1/0 .functor OR 1, L_0x2a4bd40/0/0, L_0x2a4bd40/0/4, L_0x2a4bd40/0/8, L_0x2a4bd40/0/12;
L_0x2a4bd40/1/4 .functor OR 1, L_0x2a4bd40/0/16, L_0x2a4bd40/0/20, L_0x2a4bd40/0/24, L_0x2a4bd40/0/28;
L_0x2a4bd40/d .functor NOR 1, L_0x2a4bd40/1/0, L_0x2a4bd40/1/4, C4<0>, C4<0>;
L_0x2a4bd40 .delay 1 (320,320,320) L_0x2a4bd40/d;
v0x2999d70_0 .net *"_s10", 0 0, L_0x2a4d020;  1 drivers
v0x2999e70_0 .net *"_s12", 0 0, L_0x2a4d220;  1 drivers
v0x29c8780_0 .net *"_s14", 0 0, L_0x2a4d2c0;  1 drivers
v0x29c8870_0 .net *"_s16", 0 0, L_0x2a4d3b0;  1 drivers
v0x29c8950_0 .net *"_s18", 0 0, L_0x2a4d4f0;  1 drivers
v0x29c8a80_0 .net *"_s2", 0 0, L_0x2a4bf60;  1 drivers
v0x29c8b60_0 .net *"_s20", 0 0, L_0x2a4d5e0;  1 drivers
v0x29c8c40_0 .net *"_s22", 0 0, L_0x2a4d730;  1 drivers
v0x29c8d20_0 .net *"_s24", 0 0, L_0x2a4d7d0;  1 drivers
v0x29c8e90_0 .net *"_s26", 0 0, L_0x2a4d930;  1 drivers
v0x29c8f70_0 .net *"_s28", 0 0, L_0x2a4d110;  1 drivers
v0x29c9050_0 .net *"_s30", 0 0, L_0x2a4dcb0;  1 drivers
v0x29c9130_0 .net *"_s32", 0 0, L_0x2a4dda0;  1 drivers
v0x29c9210_0 .net *"_s34", 0 0, L_0x2a4df20;  1 drivers
v0x29c92f0_0 .net *"_s36", 0 0, L_0x2a4e010;  1 drivers
v0x29c93d0_0 .net *"_s38", 0 0, L_0x2a4e1a0;  1 drivers
v0x29c94b0_0 .net *"_s4", 0 0, L_0x2a4cda0;  1 drivers
v0x29c9660_0 .net *"_s40", 0 0, L_0x2a4e240;  1 drivers
v0x29c9700_0 .net *"_s42", 0 0, L_0x2a4e100;  1 drivers
v0x29c97e0_0 .net *"_s44", 0 0, L_0x2a4e430;  1 drivers
v0x29c98c0_0 .net *"_s46", 0 0, L_0x2a4e330;  1 drivers
v0x29c99a0_0 .net *"_s48", 0 0, L_0x2a4e630;  1 drivers
v0x29c9a80_0 .net *"_s50", 0 0, L_0x2a4e520;  1 drivers
v0x29c9b60_0 .net *"_s52", 0 0, L_0x2a4e840;  1 drivers
v0x29c9c40_0 .net *"_s54", 0 0, L_0x2a4e720;  1 drivers
v0x29c9d20_0 .net *"_s56", 0 0, L_0x2a4ea60;  1 drivers
v0x29c9e00_0 .net *"_s58", 0 0, L_0x2a4e930;  1 drivers
v0x29c9ee0_0 .net *"_s6", 0 0, L_0x2a4ce40;  1 drivers
v0x29c9fc0_0 .net *"_s60", 0 0, L_0x2a4da20;  1 drivers
v0x29ca0a0_0 .net *"_s62", 0 0, L_0x2a4dbc0;  1 drivers
v0x29ca180_0 .net *"_s64", 0 0, L_0x2a4eb50;  1 drivers
v0x29ca260_0 .net *"_s8", 0 0, L_0x2a4cf30;  1 drivers
v0x29ca340_0 .net8 "bitt", 31 0, RS_0x7faadc457778;  alias, 2 drivers
v0x29c9590_0 .net "out", 0 0, L_0x2a4bd40;  alias, 1 drivers
L_0x2a4bf60 .part RS_0x7faadc457778, 0, 1;
L_0x2a4cda0 .part RS_0x7faadc457778, 1, 1;
L_0x2a4ce40 .part RS_0x7faadc457778, 2, 1;
L_0x2a4cf30 .part RS_0x7faadc457778, 3, 1;
L_0x2a4d020 .part RS_0x7faadc457778, 4, 1;
L_0x2a4d220 .part RS_0x7faadc457778, 5, 1;
L_0x2a4d2c0 .part RS_0x7faadc457778, 6, 1;
L_0x2a4d3b0 .part RS_0x7faadc457778, 7, 1;
L_0x2a4d4f0 .part RS_0x7faadc457778, 8, 1;
L_0x2a4d5e0 .part RS_0x7faadc457778, 9, 1;
L_0x2a4d730 .part RS_0x7faadc457778, 10, 1;
L_0x2a4d7d0 .part RS_0x7faadc457778, 11, 1;
L_0x2a4d930 .part RS_0x7faadc457778, 12, 1;
L_0x2a4d110 .part RS_0x7faadc457778, 13, 1;
L_0x2a4dcb0 .part RS_0x7faadc457778, 14, 1;
L_0x2a4dda0 .part RS_0x7faadc457778, 15, 1;
L_0x2a4df20 .part RS_0x7faadc457778, 16, 1;
L_0x2a4e010 .part RS_0x7faadc457778, 17, 1;
L_0x2a4e1a0 .part RS_0x7faadc457778, 18, 1;
L_0x2a4e240 .part RS_0x7faadc457778, 19, 1;
L_0x2a4e100 .part RS_0x7faadc457778, 20, 1;
L_0x2a4e430 .part RS_0x7faadc457778, 21, 1;
L_0x2a4e330 .part RS_0x7faadc457778, 22, 1;
L_0x2a4e630 .part RS_0x7faadc457778, 23, 1;
L_0x2a4e520 .part RS_0x7faadc457778, 24, 1;
L_0x2a4e840 .part RS_0x7faadc457778, 25, 1;
L_0x2a4e720 .part RS_0x7faadc457778, 26, 1;
L_0x2a4ea60 .part RS_0x7faadc457778, 27, 1;
L_0x2a4e930 .part RS_0x7faadc457778, 28, 1;
L_0x2a4da20 .part RS_0x7faadc457778, 29, 1;
L_0x2a4dbc0 .part RS_0x7faadc457778, 30, 1;
L_0x2a4eb50 .part RS_0x7faadc457778, 31, 1;
S_0x2913c30 .scope module, "cpu_test" "cpu_test" 3 7;
 .timescale 0 0;
v0x29d0aa0_0 .var "clk", 0 0;
v0x29d0bd0_0 .var "init_data", 0 0;
v0x29d0c90_0 .var "reset", 0 0;
S_0x29cdac0 .scope module, "cpu" "execution" 3 17, 4 12 0, S_0x2913c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x29cff10_0 .net "FUNCT", 5 0, L_0x2a4f980;  1 drivers
v0x29cfff0_0 .net "IMM16", 15 0, L_0x2a4f5f0;  1 drivers
v0x29d0090_0 .net "INSTRUCT", 31 0, L_0x2a4fac0;  1 drivers
v0x29d0190_0 .net "OP", 5 0, L_0x2a4f240;  1 drivers
v0x29d0260_0 .net "PCcount", 31 0, v0x29cfc80_0;  1 drivers
v0x29d0350_0 .net "RD", 4 0, L_0x2a4f500;  1 drivers
v0x29d03f0_0 .net "RS", 4 0, L_0x2a4f460;  1 drivers
v0x29d04c0_0 .net "RT", 4 0, L_0x2a4f2e0;  1 drivers
o0x7faadc458498 .functor BUFZ 1, C4<z>; HiZ drive
v0x29d0590_0 .net "RegWr", 0 0, o0x7faadc458498;  0 drivers
v0x29d06c0_0 .net "SHAMT", 4 0, L_0x2a4f8e0;  1 drivers
v0x29d0760_0 .net "TA", 25 0, L_0x2a4f6e0;  1 drivers
v0x29d0830_0 .net "clk", 0 0, v0x29d0aa0_0;  1 drivers
o0x7faadc4583d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29d08d0_0 .net "datain", 31 0, o0x7faadc4583d8;  0 drivers
o0x7faadc4589d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29d09c0_0 .net "isjrout", 31 0, o0x7faadc4589d8;  0 drivers
S_0x29cdca0 .scope module, "decoder" "instructiondecoder" 4 40, 5 2 0, S_0x29cdac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "Clk"
    .port_info 12 /INPUT 32 "DataIn"
L_0x2a4fac0 .functor BUFZ 32, L_0x2a4d8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x29ce9d0_0 .net "Clk", 0 0, v0x29d0aa0_0;  alias, 1 drivers
v0x29cea90_0 .net "DataIn", 31 0, o0x7faadc4583d8;  alias, 0 drivers
v0x29ceb60_0 .net "FUNCT", 5 0, L_0x2a4f980;  alias, 1 drivers
v0x29cec30_0 .net "IMM16", 15 0, L_0x2a4f5f0;  alias, 1 drivers
v0x29ced10_0 .net "INSTRUCT", 31 0, L_0x2a4fac0;  alias, 1 drivers
v0x29cee40_0 .net "OP", 5 0, L_0x2a4f240;  alias, 1 drivers
v0x29cef20_0 .net "RD", 4 0, L_0x2a4f500;  alias, 1 drivers
v0x29cf000_0 .net "RS", 4 0, L_0x2a4f460;  alias, 1 drivers
v0x29cf0e0_0 .net "RT", 4 0, L_0x2a4f2e0;  alias, 1 drivers
v0x29cf250_0 .net "RegWrite", 0 0, o0x7faadc458498;  alias, 0 drivers
v0x29cf2f0_0 .net "SHAMT", 4 0, L_0x2a4f8e0;  alias, 1 drivers
v0x29cf3b0_0 .net "TA", 25 0, L_0x2a4f6e0;  alias, 1 drivers
v0x29cf490_0 .net "instructions", 31 0, L_0x2a4d8c0;  1 drivers
v0x29cf580_0 .net "readAddress", 31 0, v0x29cfc80_0;  alias, 1 drivers
L_0x2a4f240 .part L_0x2a4d8c0, 26, 6;
L_0x2a4f2e0 .part L_0x2a4d8c0, 16, 5;
L_0x2a4f460 .part L_0x2a4d8c0, 21, 5;
L_0x2a4f500 .part L_0x2a4d8c0, 11, 5;
L_0x2a4f5f0 .part L_0x2a4d8c0, 0, 16;
L_0x2a4f6e0 .part L_0x2a4d8c0, 0, 26;
L_0x2a4f8e0 .part L_0x2a4d8c0, 6, 5;
L_0x2a4f980 .part L_0x2a4d8c0, 0, 6;
S_0x29ce040 .scope module, "instructionMem" "memory_test" 5 21, 6 1 0, S_0x29cdca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x2a4d8c0 .functor BUFZ 32, L_0x2a4dac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x29ce2f0_0 .net "Addr", 31 0, v0x29cfc80_0;  alias, 1 drivers
v0x29ce3f0_0 .net "DataIn", 31 0, o0x7faadc4583d8;  alias, 0 drivers
v0x29ce4d0_0 .net "DataOut", 31 0, L_0x2a4d8c0;  alias, 1 drivers
v0x29ce5c0_0 .net *"_s0", 31 0, L_0x2a4dac0;  1 drivers
v0x29ce6a0_0 .net "clk", 0 0, v0x29d0aa0_0;  alias, 1 drivers
v0x29ce7b0 .array "mem", 0 1023, 31 0;
v0x29ce870_0 .net "regWE", 0 0, o0x7faadc458498;  alias, 0 drivers
E_0x298e3d0 .event posedge, v0x29ce6a0_0;
L_0x2a4dac0 .array/port v0x29ce7b0, v0x29cfc80_0;
S_0x29cf840 .scope module, "pccounter" "dff" 4 69, 7 7 0, S_0x29cdac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x29cf9e0 .param/l "W" 0 7 7, +C4<00000000000000000000000000100000>;
v0x29cfb40_0 .net "d", 31 0, o0x7faadc4589d8;  alias, 0 drivers
L_0x7faadc3fd018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x29cfbe0_0 .net "enable", 0 0, L_0x7faadc3fd018;  1 drivers
v0x29cfc80_0 .var "q", 31 0;
v0x29cfda0_0 .net "trigger", 0 0, v0x29d0aa0_0;  alias, 1 drivers
S_0x290e2f0 .scope module, "datamemory" "datamemory" 8 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x2969760 .param/l "addresswidth" 0 8 10, +C4<00000000000000000000000000000111>;
P_0x29697a0 .param/l "depth" 0 8 11, +C4<00000000000000000000000010000000>;
P_0x29697e0 .param/l "width" 0 8 12, +C4<00000000000000000000000000001000>;
o0x7faadc458b88 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x29d0de0_0 .net "address", 6 0, o0x7faadc458b88;  0 drivers
o0x7faadc458bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x29d0ee0_0 .net "clk", 0 0, o0x7faadc458bb8;  0 drivers
o0x7faadc458be8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x29d0fa0_0 .net "dataIn", 7 0, o0x7faadc458be8;  0 drivers
v0x29d1090_0 .var "dataOut", 7 0;
v0x29d1170 .array "memory", 0 127, 7 0;
o0x7faadc458c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x29d1230_0 .net "writeEnable", 0 0, o0x7faadc458c48;  0 drivers
E_0x29d0d60 .event posedge, v0x29d0ee0_0;
S_0x290df10 .scope module, "instructionLUT" "instructionLUT" 9 19;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x29d13f0_0 .var "ALUctrl", 2 0;
v0x29d14f0_0 .var "ALUsrc", 0 0;
o0x7faadc458dc8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x29d15b0_0 .net "FUNCT", 5 0, o0x7faadc458dc8;  0 drivers
v0x29d16a0_0 .var "IsBranch", 0 0;
v0x29d1760_0 .var "IsJAL", 0 0;
v0x29d1870_0 .var "IsJR", 0 0;
v0x29d1930_0 .var "IsJump", 0 0;
v0x29d19f0_0 .var "MemToReg", 0 0;
v0x29d1ab0_0 .var "MemWr", 0 0;
o0x7faadc458f18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x29d1c00_0 .net "OP", 5 0, o0x7faadc458f18;  0 drivers
v0x29d1ce0_0 .var "RegDst", 0 0;
v0x29d1da0_0 .var "RegWr", 0 0;
o0x7faadc458fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x29d1e60_0 .net "overflow", 0 0, o0x7faadc458fa8;  0 drivers
o0x7faadc458fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x29d1f20_0 .net "zero", 0 0, o0x7faadc458fd8;  0 drivers
E_0x29d1390 .event edge, v0x29d1e60_0, v0x29d1f20_0, v0x29d15b0_0, v0x29d1c00_0;
S_0x29085d0 .scope module, "mux2" "mux2" 7 22;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2924ca0 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
o0x7faadc4592a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29d2220_0 .net "in0", 31 0, o0x7faadc4592a8;  0 drivers
o0x7faadc4592d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29d2320_0 .net "in1", 31 0, o0x7faadc4592d8;  0 drivers
v0x29d2400_0 .net "out", 31 0, L_0x2a4fb80;  1 drivers
o0x7faadc459338 .functor BUFZ 1, C4<z>; HiZ drive
v0x29d24c0_0 .net "sel", 0 0, o0x7faadc459338;  0 drivers
L_0x2a4fb80 .functor MUXZ 32, o0x7faadc4592a8, o0x7faadc4592d8, o0x7faadc459338, C4<>;
S_0x29081f0 .scope module, "regfile" "regfile" 10 9;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
o0x7faadc4595a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x29ed040_0 .net "Clk", 0 0, o0x7faadc4595a8;  0 drivers
v0x29e6f70_0 .net "DecoderOutput", 31 0, L_0x2a508b0;  1 drivers
v0x29dd2e0_0 .net "ReadData1", 31 0, L_0x2a63da0;  1 drivers
v0x29dd380_0 .net "ReadData2", 31 0, L_0x2a650b0;  1 drivers
o0x7faadc45b978 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x29dd420_0 .net "ReadRegister1", 4 0, o0x7faadc45b978;  0 drivers
o0x7faadc45c6f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x29ed560_0 .net "ReadRegister2", 4 0, o0x7faadc45c6f8;  0 drivers
o0x7faadc4594b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x29ed600_0 .net "RegWrite", 0 0, o0x7faadc4594b8;  0 drivers
v0x29ed6f0 .array "RegisterOutput", 0 31;
v0x29ed6f0_0 .net v0x29ed6f0 0, 31 0, v0x29ece50_0; 1 drivers
v0x29ed6f0_1 .net v0x29ed6f0 1, 31 0, v0x29d3550_0; 1 drivers
v0x29ed6f0_2 .net v0x29ed6f0 2, 31 0, v0x29d3f70_0; 1 drivers
v0x29ed6f0_3 .net v0x29ed6f0 3, 31 0, v0x29d49b0_0; 1 drivers
v0x29ed6f0_4 .net v0x29ed6f0 4, 31 0, v0x29d5360_0; 1 drivers
v0x29ed6f0_5 .net v0x29ed6f0 5, 31 0, v0x29d5e40_0; 1 drivers
v0x29ed6f0_6 .net v0x29ed6f0 6, 31 0, v0x29d6760_0; 1 drivers
v0x29ed6f0_7 .net v0x29ed6f0 7, 31 0, v0x29d7120_0; 1 drivers
v0x29ed6f0_8 .net v0x29ed6f0 8, 31 0, v0x29d7b20_0; 1 drivers
v0x29ed6f0_9 .net v0x29ed6f0 9, 31 0, v0x29d86e0_0; 1 drivers
v0x29ed6f0_10 .net v0x29ed6f0 10, 31 0, v0x29d8fa0_0; 1 drivers
v0x29ed6f0_11 .net v0x29ed6f0 11, 31 0, v0x29d9960_0; 1 drivers
v0x29ed6f0_12 .net v0x29ed6f0 12, 31 0, v0x29da260_0; 1 drivers
v0x29ed6f0_13 .net v0x29ed6f0 13, 31 0, v0x29dac20_0; 1 drivers
v0x29ed6f0_14 .net v0x29ed6f0 14, 31 0, v0x29db5e0_0; 1 drivers
v0x29ed6f0_15 .net v0x29ed6f0 15, 31 0, v0x29dbfa0_0; 1 drivers
v0x29ed6f0_16 .net v0x29ed6f0 16, 31 0, v0x29dc9e0_0; 1 drivers
v0x29ed6f0_17 .net v0x29ed6f0 17, 31 0, v0x29d85d0_0; 1 drivers
v0x29ed6f0_18 .net v0x29ed6f0 18, 31 0, v0x29ddf60_0; 1 drivers
v0x29ed6f0_19 .net v0x29ed6f0 19, 31 0, v0x29de920_0; 1 drivers
v0x29ed6f0_20 .net v0x29ed6f0 20, 31 0, v0x29df2e0_0; 1 drivers
v0x29ed6f0_21 .net v0x29ed6f0 21, 31 0, v0x29dfca0_0; 1 drivers
v0x29ed6f0_22 .net v0x29ed6f0 22, 31 0, v0x29e0660_0; 1 drivers
v0x29ed6f0_23 .net v0x29ed6f0 23, 31 0, v0x29e1020_0; 1 drivers
v0x29ed6f0_24 .net v0x29ed6f0 24, 31 0, v0x29e19e0_0; 1 drivers
v0x29ed6f0_25 .net v0x29ed6f0 25, 31 0, v0x29e23a0_0; 1 drivers
v0x29ed6f0_26 .net v0x29ed6f0 26, 31 0, v0x29e2d60_0; 1 drivers
v0x29ed6f0_27 .net v0x29ed6f0 27, 31 0, v0x29e3720_0; 1 drivers
v0x29ed6f0_28 .net v0x29ed6f0 28, 31 0, v0x29e40e0_0; 1 drivers
v0x29ed6f0_29 .net v0x29ed6f0 29, 31 0, v0x29e4aa0_0; 1 drivers
v0x29ed6f0_30 .net v0x29ed6f0 30, 31 0, v0x29e5460_0; 1 drivers
v0x29ed6f0_31 .net v0x29ed6f0 31, 31 0, v0x29e5e20_0; 1 drivers
o0x7faadc4595d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x29ed8a0_0 .net "WriteData", 31 0, o0x7faadc4595d8;  0 drivers
o0x7faadc459488 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x29ed9d0_0 .net "WriteRegister", 4 0, o0x7faadc459488;  0 drivers
L_0x2a4fc20 .part L_0x2a508b0, 1, 1;
L_0x2a4fcc0 .part L_0x2a508b0, 2, 1;
L_0x2a4fd60 .part L_0x2a508b0, 3, 1;
L_0x2a4fe90 .part L_0x2a508b0, 4, 1;
L_0x2a4ff30 .part L_0x2a508b0, 5, 1;
L_0x2a4ffd0 .part L_0x2a508b0, 6, 1;
L_0x2a50070 .part L_0x2a508b0, 7, 1;
L_0x2a50220 .part L_0x2a508b0, 8, 1;
L_0x2a502c0 .part L_0x2a508b0, 9, 1;
L_0x2a50360 .part L_0x2a508b0, 10, 1;
L_0x2a50400 .part L_0x2a508b0, 11, 1;
L_0x2a504a0 .part L_0x2a508b0, 12, 1;
L_0x2a505b0 .part L_0x2a508b0, 13, 1;
L_0x2a50650 .part L_0x2a508b0, 14, 1;
L_0x2a50770 .part L_0x2a508b0, 15, 1;
L_0x2a50110 .part L_0x2a508b0, 16, 1;
L_0x2a50ab0 .part L_0x2a508b0, 17, 1;
L_0x2a50b50 .part L_0x2a508b0, 18, 1;
L_0x2a50c90 .part L_0x2a508b0, 19, 1;
L_0x2a50d30 .part L_0x2a508b0, 20, 1;
L_0x2a50bf0 .part L_0x2a508b0, 21, 1;
L_0x2a50e80 .part L_0x2a508b0, 22, 1;
L_0x2a50dd0 .part L_0x2a508b0, 23, 1;
L_0x2a50fe0 .part L_0x2a508b0, 24, 1;
L_0x2a50f20 .part L_0x2a508b0, 25, 1;
L_0x2a51150 .part L_0x2a508b0, 26, 1;
L_0x2a51080 .part L_0x2a508b0, 27, 1;
L_0x2a512d0 .part L_0x2a508b0, 28, 1;
L_0x2a511f0 .part L_0x2a508b0, 29, 1;
L_0x2a51460 .part L_0x2a508b0, 30, 1;
L_0x2a51370 .part L_0x2a508b0, 31, 1;
S_0x29d2630 .scope module, "decoder" "decoder1to32" 10 24, 10 87 0, S_0x29081f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x29d2840_0 .net *"_s0", 31 0, L_0x2a50810;  1 drivers
L_0x7faadc3fd060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x29d2940_0 .net *"_s3", 30 0, L_0x7faadc3fd060;  1 drivers
v0x29d2a20_0 .net "address", 4 0, o0x7faadc459488;  alias, 0 drivers
v0x29d2ae0_0 .net "enable", 0 0, o0x7faadc4594b8;  alias, 0 drivers
v0x29d2ba0_0 .net "out", 31 0, L_0x2a508b0;  alias, 1 drivers
L_0x2a50810 .concat [ 1 31 0 0], o0x7faadc4594b8, L_0x7faadc3fd060;
L_0x2a508b0 .shift/l 32, L_0x2a50810, o0x7faadc459488;
S_0x29d2d50 .scope generate, "genblk1[1]" "genblk1[1]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d2f40 .param/l "i" 0 10 28, +C4<01>;
S_0x29d3000 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d2d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d31d0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d3390_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d3470_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d3550_0 .var "q", 31 0;
v0x29d3640_0 .net "wrenable", 0 0, L_0x2a4fc20;  1 drivers
E_0x29d3310 .event posedge, v0x29d3390_0;
S_0x29d37b0 .scope generate, "genblk1[2]" "genblk1[2]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d39c0 .param/l "i" 0 10 28, +C4<010>;
S_0x29d3a60 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d37b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d3c30 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d3e00_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d3ea0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d3f70_0 .var "q", 31 0;
v0x29d4040_0 .net "wrenable", 0 0, L_0x2a4fcc0;  1 drivers
S_0x29d41b0 .scope generate, "genblk1[3]" "genblk1[3]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d43c0 .param/l "i" 0 10 28, +C4<011>;
S_0x29d4480 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d41b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d4650 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d4790_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d48a0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d49b0_0 .var "q", 31 0;
v0x29d4a70_0 .net "wrenable", 0 0, L_0x2a4fd60;  1 drivers
S_0x29d4be0 .scope generate, "genblk1[4]" "genblk1[4]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d4e40 .param/l "i" 0 10 28, +C4<0100>;
S_0x29d4f00 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d50d0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d51e0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d52a0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d5360_0 .var "q", 31 0;
v0x29d5450_0 .net "wrenable", 0 0, L_0x2a4fe90;  1 drivers
S_0x29d55c0 .scope generate, "genblk1[5]" "genblk1[5]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d57d0 .param/l "i" 0 10 28, +C4<0101>;
S_0x29d5890 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d55c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d5a60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d5ba0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d5cf0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d5e40_0 .var "q", 31 0;
v0x29d5f30_0 .net "wrenable", 0 0, L_0x2a4ff30;  1 drivers
S_0x29d60a0 .scope generate, "genblk1[6]" "genblk1[6]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d4850 .param/l "i" 0 10 28, +C4<0110>;
S_0x29d62d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d60a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d64a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d65e0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d66a0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d6760_0 .var "q", 31 0;
v0x29d6850_0 .net "wrenable", 0 0, L_0x2a4ffd0;  1 drivers
S_0x29d69c0 .scope generate, "genblk1[7]" "genblk1[7]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d6bd0 .param/l "i" 0 10 28, +C4<0111>;
S_0x29d6c90 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d69c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d6e60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d6fa0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d7060_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d7120_0 .var "q", 31 0;
v0x29d7210_0 .net "wrenable", 0 0, L_0x2a50070;  1 drivers
S_0x29d7380 .scope generate, "genblk1[8]" "genblk1[8]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d4df0 .param/l "i" 0 10 28, +C4<01000>;
S_0x29d7690 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d7380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d7860 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d79a0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d7a60_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d7b20_0 .var "q", 31 0;
v0x29d7c10_0 .net "wrenable", 0 0, L_0x2a50220;  1 drivers
S_0x29d7d80 .scope generate, "genblk1[9]" "genblk1[9]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d7f90 .param/l "i" 0 10 28, +C4<01001>;
S_0x29d8050 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d7d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d8220 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d8360_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d8530_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d86e0_0 .var "q", 31 0;
v0x29d8780_0 .net "wrenable", 0 0, L_0x2a502c0;  1 drivers
S_0x29d8840 .scope generate, "genblk1[10]" "genblk1[10]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d8a50 .param/l "i" 0 10 28, +C4<01010>;
S_0x29d8b10 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d8840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d8ce0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d8e20_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d8ee0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d8fa0_0 .var "q", 31 0;
v0x29d9090_0 .net "wrenable", 0 0, L_0x2a50360;  1 drivers
S_0x29d9200 .scope generate, "genblk1[11]" "genblk1[11]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d9410 .param/l "i" 0 10 28, +C4<01011>;
S_0x29d94d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29d96a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29d97e0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d98a0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d9960_0 .var "q", 31 0;
v0x29d9a50_0 .net "wrenable", 0 0, L_0x2a50400;  1 drivers
S_0x29d9bc0 .scope generate, "genblk1[12]" "genblk1[12]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d9dd0 .param/l "i" 0 10 28, +C4<01100>;
S_0x29d9e90 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29d9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29da010 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29da120_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29da1c0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29da260_0 .var "q", 31 0;
v0x29da350_0 .net "wrenable", 0 0, L_0x2a504a0;  1 drivers
S_0x29da4c0 .scope generate, "genblk1[13]" "genblk1[13]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29da6d0 .param/l "i" 0 10 28, +C4<01101>;
S_0x29da790 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29da4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29da960 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29daaa0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29dab60_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29dac20_0 .var "q", 31 0;
v0x29dad10_0 .net "wrenable", 0 0, L_0x2a505b0;  1 drivers
S_0x29dae80 .scope generate, "genblk1[14]" "genblk1[14]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29db090 .param/l "i" 0 10 28, +C4<01110>;
S_0x29db150 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29dae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29db320 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29db460_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29db520_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29db5e0_0 .var "q", 31 0;
v0x29db6d0_0 .net "wrenable", 0 0, L_0x2a50650;  1 drivers
S_0x29db840 .scope generate, "genblk1[15]" "genblk1[15]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29dba50 .param/l "i" 0 10 28, +C4<01111>;
S_0x29dbb10 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29db840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29dbce0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29dbe20_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29dbee0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29dbfa0_0 .var "q", 31 0;
v0x29dc090_0 .net "wrenable", 0 0, L_0x2a50770;  1 drivers
S_0x29dc200 .scope generate, "genblk1[16]" "genblk1[16]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29d7590 .param/l "i" 0 10 28, +C4<010000>;
S_0x29dc570 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29dc200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29dc740 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29dc880_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29dc920_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29dc9e0_0 .var "q", 31 0;
v0x29dcad0_0 .net "wrenable", 0 0, L_0x2a50110;  1 drivers
S_0x29dcc40 .scope generate, "genblk1[17]" "genblk1[17]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29dce50 .param/l "i" 0 10 28, +C4<010001>;
S_0x29dcf10 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29dcc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29dd0e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29dd220_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29d8420_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29d85d0_0 .var "q", 31 0;
v0x29dd700_0 .net "wrenable", 0 0, L_0x2a50ab0;  1 drivers
S_0x29dd800 .scope generate, "genblk1[18]" "genblk1[18]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29dda10 .param/l "i" 0 10 28, +C4<010010>;
S_0x29ddad0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29dd800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29ddca0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29ddde0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29ddea0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29ddf60_0 .var "q", 31 0;
v0x29de050_0 .net "wrenable", 0 0, L_0x2a50b50;  1 drivers
S_0x29de1c0 .scope generate, "genblk1[19]" "genblk1[19]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29de3d0 .param/l "i" 0 10 28, +C4<010011>;
S_0x29de490 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29de1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29de660 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29de7a0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29de860_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29de920_0 .var "q", 31 0;
v0x29dea10_0 .net "wrenable", 0 0, L_0x2a50c90;  1 drivers
S_0x29deb80 .scope generate, "genblk1[20]" "genblk1[20]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29ded90 .param/l "i" 0 10 28, +C4<010100>;
S_0x29dee50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29deb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29df020 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29df160_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29df220_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29df2e0_0 .var "q", 31 0;
v0x29df3d0_0 .net "wrenable", 0 0, L_0x2a50d30;  1 drivers
S_0x29df540 .scope generate, "genblk1[21]" "genblk1[21]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29df750 .param/l "i" 0 10 28, +C4<010101>;
S_0x29df810 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29df540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29df9e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29dfb20_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29dfbe0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29dfca0_0 .var "q", 31 0;
v0x29dfd90_0 .net "wrenable", 0 0, L_0x2a50bf0;  1 drivers
S_0x29dff00 .scope generate, "genblk1[22]" "genblk1[22]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e0110 .param/l "i" 0 10 28, +C4<010110>;
S_0x29e01d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29dff00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e03a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e04e0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e05a0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e0660_0 .var "q", 31 0;
v0x29e0750_0 .net "wrenable", 0 0, L_0x2a50e80;  1 drivers
S_0x29e08c0 .scope generate, "genblk1[23]" "genblk1[23]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e0ad0 .param/l "i" 0 10 28, +C4<010111>;
S_0x29e0b90 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e08c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e0d60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e0ea0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e0f60_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e1020_0 .var "q", 31 0;
v0x29e1110_0 .net "wrenable", 0 0, L_0x2a50dd0;  1 drivers
S_0x29e1280 .scope generate, "genblk1[24]" "genblk1[24]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e1490 .param/l "i" 0 10 28, +C4<011000>;
S_0x29e1550 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e1280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e1720 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e1860_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e1920_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e19e0_0 .var "q", 31 0;
v0x29e1ad0_0 .net "wrenable", 0 0, L_0x2a50fe0;  1 drivers
S_0x29e1c40 .scope generate, "genblk1[25]" "genblk1[25]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e1e50 .param/l "i" 0 10 28, +C4<011001>;
S_0x29e1f10 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e1c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e20e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e2220_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e22e0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e23a0_0 .var "q", 31 0;
v0x29e2490_0 .net "wrenable", 0 0, L_0x2a50f20;  1 drivers
S_0x29e2600 .scope generate, "genblk1[26]" "genblk1[26]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e2810 .param/l "i" 0 10 28, +C4<011010>;
S_0x29e28d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e2600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e2aa0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e2be0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e2ca0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e2d60_0 .var "q", 31 0;
v0x29e2e50_0 .net "wrenable", 0 0, L_0x2a51150;  1 drivers
S_0x29e2fc0 .scope generate, "genblk1[27]" "genblk1[27]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e31d0 .param/l "i" 0 10 28, +C4<011011>;
S_0x29e3290 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e2fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e3460 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e35a0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e3660_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e3720_0 .var "q", 31 0;
v0x29e3810_0 .net "wrenable", 0 0, L_0x2a51080;  1 drivers
S_0x29e3980 .scope generate, "genblk1[28]" "genblk1[28]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e3b90 .param/l "i" 0 10 28, +C4<011100>;
S_0x29e3c50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e3980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e3e20 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e3f60_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e4020_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e40e0_0 .var "q", 31 0;
v0x29e41d0_0 .net "wrenable", 0 0, L_0x2a512d0;  1 drivers
S_0x29e4340 .scope generate, "genblk1[29]" "genblk1[29]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e4550 .param/l "i" 0 10 28, +C4<011101>;
S_0x29e4610 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e4340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e47e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e4920_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e49e0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e4aa0_0 .var "q", 31 0;
v0x29e4b90_0 .net "wrenable", 0 0, L_0x2a511f0;  1 drivers
S_0x29e4d00 .scope generate, "genblk1[30]" "genblk1[30]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e4f10 .param/l "i" 0 10 28, +C4<011110>;
S_0x29e4fd0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e4d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e51a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e52e0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e53a0_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e5460_0 .var "q", 31 0;
v0x29e5550_0 .net "wrenable", 0 0, L_0x2a51460;  1 drivers
S_0x29e56c0 .scope generate, "genblk1[31]" "genblk1[31]" 10 28, 10 28 0, S_0x29081f0;
 .timescale 0 0;
P_0x29e58d0 .param/l "i" 0 10 28, +C4<011111>;
S_0x29e5990 .scope module, "register" "register32" 10 29, 10 51 0, S_0x29e56c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x29e5b60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x29e5ca0_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29e5d60_0 .net "d", 31 0, o0x7faadc4595d8;  alias, 0 drivers
v0x29e5e20_0 .var "q", 31 0;
v0x29e5f10_0 .net "wrenable", 0 0, L_0x2a51370;  1 drivers
S_0x29e6080 .scope module, "multiplexer1" "mux32to1by32" 10 33, 10 100 0, S_0x29081f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2a501b0 .functor BUFZ 32, v0x29ece50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a50540 .functor BUFZ 32, v0x29d3550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a506f0 .functor BUFZ 32, v0x29d3f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a61b40 .functor BUFZ 32, v0x29d49b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a61c40 .functor BUFZ 32, v0x29d5360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a61d40 .functor BUFZ 32, v0x29d5e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a61e40 .functor BUFZ 32, v0x29d6760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a61f40 .functor BUFZ 32, v0x29d7120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62040 .functor BUFZ 32, v0x29d7b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62140 .functor BUFZ 32, v0x29d86e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62240 .functor BUFZ 32, v0x29d8fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62340 .functor BUFZ 32, v0x29d9960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a624b0 .functor BUFZ 32, v0x29da260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a625b0 .functor BUFZ 32, v0x29dac20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62440 .functor BUFZ 32, v0x29db5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a627c0 .functor BUFZ 32, v0x29dbfa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62950 .functor BUFZ 32, v0x29dc9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62a50 .functor BUFZ 32, v0x29d85d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a628c0 .functor BUFZ 32, v0x29ddf60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62c80 .functor BUFZ 32, v0x29de920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62b50 .functor BUFZ 32, v0x29df2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62ec0 .functor BUFZ 32, v0x29dfca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62d80 .functor BUFZ 32, v0x29e0660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63110 .functor BUFZ 32, v0x29e1020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a62fc0 .functor BUFZ 32, v0x29e19e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63370 .functor BUFZ 32, v0x29e23a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63210 .functor BUFZ 32, v0x29e2d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a635e0 .functor BUFZ 32, v0x29e3720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63470 .functor BUFZ 32, v0x29e40e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63860 .functor BUFZ 32, v0x29e4aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a636e0 .functor BUFZ 32, v0x29e5460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63af0 .functor BUFZ 32, v0x29e5e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63da0 .functor BUFZ 32, L_0x2a63960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faadc3fd0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x29dc410_0 .net *"_s101", 1 0, L_0x7faadc3fd0a8;  1 drivers
v0x29e68c0_0 .net *"_s96", 31 0, L_0x2a63960;  1 drivers
v0x29e69a0_0 .net *"_s98", 6 0, L_0x2a63d00;  1 drivers
v0x29e6a60_0 .net "address", 4 0, o0x7faadc45b978;  alias, 0 drivers
v0x29e6b40_0 .net "input0", 31 0, v0x29ece50_0;  alias, 1 drivers
v0x29e6c70_0 .net "input1", 31 0, v0x29d3550_0;  alias, 1 drivers
v0x29e6d30_0 .net "input10", 31 0, v0x29d8fa0_0;  alias, 1 drivers
v0x29e6e00_0 .net "input11", 31 0, v0x29d9960_0;  alias, 1 drivers
v0x29e6ed0_0 .net "input12", 31 0, v0x29da260_0;  alias, 1 drivers
v0x29e7030_0 .net "input13", 31 0, v0x29dac20_0;  alias, 1 drivers
v0x29e7100_0 .net "input14", 31 0, v0x29db5e0_0;  alias, 1 drivers
v0x29e71d0_0 .net "input15", 31 0, v0x29dbfa0_0;  alias, 1 drivers
v0x29e72a0_0 .net "input16", 31 0, v0x29dc9e0_0;  alias, 1 drivers
v0x29e7370_0 .net "input17", 31 0, v0x29d85d0_0;  alias, 1 drivers
v0x29e7440_0 .net "input18", 31 0, v0x29ddf60_0;  alias, 1 drivers
v0x29e7510_0 .net "input19", 31 0, v0x29de920_0;  alias, 1 drivers
v0x29e75e0_0 .net "input2", 31 0, v0x29d3f70_0;  alias, 1 drivers
v0x29e7790_0 .net "input20", 31 0, v0x29df2e0_0;  alias, 1 drivers
v0x29e7830_0 .net "input21", 31 0, v0x29dfca0_0;  alias, 1 drivers
v0x29e78d0_0 .net "input22", 31 0, v0x29e0660_0;  alias, 1 drivers
v0x29e79a0_0 .net "input23", 31 0, v0x29e1020_0;  alias, 1 drivers
v0x29e7a70_0 .net "input24", 31 0, v0x29e19e0_0;  alias, 1 drivers
v0x29e7b40_0 .net "input25", 31 0, v0x29e23a0_0;  alias, 1 drivers
v0x29e7c10_0 .net "input26", 31 0, v0x29e2d60_0;  alias, 1 drivers
v0x29e7ce0_0 .net "input27", 31 0, v0x29e3720_0;  alias, 1 drivers
v0x29e7db0_0 .net "input28", 31 0, v0x29e40e0_0;  alias, 1 drivers
v0x29e7e80_0 .net "input29", 31 0, v0x29e4aa0_0;  alias, 1 drivers
v0x29e7f50_0 .net "input3", 31 0, v0x29d49b0_0;  alias, 1 drivers
v0x29e8020_0 .net "input30", 31 0, v0x29e5460_0;  alias, 1 drivers
v0x29e80f0_0 .net "input31", 31 0, v0x29e5e20_0;  alias, 1 drivers
v0x29e81c0_0 .net "input4", 31 0, v0x29d5360_0;  alias, 1 drivers
v0x29e8290_0 .net "input5", 31 0, v0x29d5e40_0;  alias, 1 drivers
v0x29e8360_0 .net "input6", 31 0, v0x29d6760_0;  alias, 1 drivers
v0x29e76b0_0 .net "input7", 31 0, v0x29d7120_0;  alias, 1 drivers
v0x29e8610_0 .net "input8", 31 0, v0x29d7b20_0;  alias, 1 drivers
v0x29e86e0_0 .net "input9", 31 0, v0x29d86e0_0;  alias, 1 drivers
v0x29e87b0 .array "mux", 0 31;
v0x29e87b0_0 .net v0x29e87b0 0, 31 0, L_0x2a501b0; 1 drivers
v0x29e87b0_1 .net v0x29e87b0 1, 31 0, L_0x2a50540; 1 drivers
v0x29e87b0_2 .net v0x29e87b0 2, 31 0, L_0x2a506f0; 1 drivers
v0x29e87b0_3 .net v0x29e87b0 3, 31 0, L_0x2a61b40; 1 drivers
v0x29e87b0_4 .net v0x29e87b0 4, 31 0, L_0x2a61c40; 1 drivers
v0x29e87b0_5 .net v0x29e87b0 5, 31 0, L_0x2a61d40; 1 drivers
v0x29e87b0_6 .net v0x29e87b0 6, 31 0, L_0x2a61e40; 1 drivers
v0x29e87b0_7 .net v0x29e87b0 7, 31 0, L_0x2a61f40; 1 drivers
v0x29e87b0_8 .net v0x29e87b0 8, 31 0, L_0x2a62040; 1 drivers
v0x29e87b0_9 .net v0x29e87b0 9, 31 0, L_0x2a62140; 1 drivers
v0x29e87b0_10 .net v0x29e87b0 10, 31 0, L_0x2a62240; 1 drivers
v0x29e87b0_11 .net v0x29e87b0 11, 31 0, L_0x2a62340; 1 drivers
v0x29e87b0_12 .net v0x29e87b0 12, 31 0, L_0x2a624b0; 1 drivers
v0x29e87b0_13 .net v0x29e87b0 13, 31 0, L_0x2a625b0; 1 drivers
v0x29e87b0_14 .net v0x29e87b0 14, 31 0, L_0x2a62440; 1 drivers
v0x29e87b0_15 .net v0x29e87b0 15, 31 0, L_0x2a627c0; 1 drivers
v0x29e87b0_16 .net v0x29e87b0 16, 31 0, L_0x2a62950; 1 drivers
v0x29e87b0_17 .net v0x29e87b0 17, 31 0, L_0x2a62a50; 1 drivers
v0x29e87b0_18 .net v0x29e87b0 18, 31 0, L_0x2a628c0; 1 drivers
v0x29e87b0_19 .net v0x29e87b0 19, 31 0, L_0x2a62c80; 1 drivers
v0x29e87b0_20 .net v0x29e87b0 20, 31 0, L_0x2a62b50; 1 drivers
v0x29e87b0_21 .net v0x29e87b0 21, 31 0, L_0x2a62ec0; 1 drivers
v0x29e87b0_22 .net v0x29e87b0 22, 31 0, L_0x2a62d80; 1 drivers
v0x29e87b0_23 .net v0x29e87b0 23, 31 0, L_0x2a63110; 1 drivers
v0x29e87b0_24 .net v0x29e87b0 24, 31 0, L_0x2a62fc0; 1 drivers
v0x29e87b0_25 .net v0x29e87b0 25, 31 0, L_0x2a63370; 1 drivers
v0x29e87b0_26 .net v0x29e87b0 26, 31 0, L_0x2a63210; 1 drivers
v0x29e87b0_27 .net v0x29e87b0 27, 31 0, L_0x2a635e0; 1 drivers
v0x29e87b0_28 .net v0x29e87b0 28, 31 0, L_0x2a63470; 1 drivers
v0x29e87b0_29 .net v0x29e87b0 29, 31 0, L_0x2a63860; 1 drivers
v0x29e87b0_30 .net v0x29e87b0 30, 31 0, L_0x2a636e0; 1 drivers
v0x29e87b0_31 .net v0x29e87b0 31, 31 0, L_0x2a63af0; 1 drivers
v0x29e8d60_0 .net "out", 31 0, L_0x2a63da0;  alias, 1 drivers
L_0x2a63960 .array/port v0x29e87b0, L_0x2a63d00;
L_0x2a63d00 .concat [ 5 2 0 0], o0x7faadc45b978, L_0x7faadc3fd0a8;
S_0x29e93a0 .scope module, "multiplexer2" "mux32to1by32" 10 39, 10 100 0, S_0x29081f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2a63e10 .functor BUFZ 32, v0x29ece50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63e80 .functor BUFZ 32, v0x29d3550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63ef0 .functor BUFZ 32, v0x29d3f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63f60 .functor BUFZ 32, v0x29d49b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a63fd0 .functor BUFZ 32, v0x29d5360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64040 .functor BUFZ 32, v0x29d5e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a640b0 .functor BUFZ 32, v0x29d6760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64120 .functor BUFZ 32, v0x29d7120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64190 .functor BUFZ 32, v0x29d7b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64200 .functor BUFZ 32, v0x29d86e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64270 .functor BUFZ 32, v0x29d8fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a642e0 .functor BUFZ 32, v0x29d9960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a643c0 .functor BUFZ 32, v0x29da260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64430 .functor BUFZ 32, v0x29dac20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64350 .functor BUFZ 32, v0x29db5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a644a0 .functor BUFZ 32, v0x29dbfa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a645a0 .functor BUFZ 32, v0x29dc9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64610 .functor BUFZ 32, v0x29d85d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64510 .functor BUFZ 32, v0x29ddf60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64720 .functor BUFZ 32, v0x29de920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64680 .functor BUFZ 32, v0x29df2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64840 .functor BUFZ 32, v0x29dfca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64790 .functor BUFZ 32, v0x29e0660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64970 .functor BUFZ 32, v0x29e1020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a648b0 .functor BUFZ 32, v0x29e19e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64ab0 .functor BUFZ 32, v0x29e23a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a649e0 .functor BUFZ 32, v0x29e2d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64c00 .functor BUFZ 32, v0x29e3720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64b20 .functor BUFZ 32, v0x29e40e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64b90 .functor BUFZ 32, v0x29e4aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64c70 .functor BUFZ 32, v0x29e5460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a64e90 .functor BUFZ 32, v0x29e5e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a650b0 .functor BUFZ 32, L_0x2a64d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faadc3fd0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x29e9860_0 .net *"_s101", 1 0, L_0x7faadc3fd0f0;  1 drivers
v0x29e9960_0 .net *"_s96", 31 0, L_0x2a64d90;  1 drivers
v0x29e9a40_0 .net *"_s98", 6 0, L_0x2a65010;  1 drivers
v0x29e9b30_0 .net "address", 4 0, o0x7faadc45c6f8;  alias, 0 drivers
v0x29e9c10_0 .net "input0", 31 0, v0x29ece50_0;  alias, 1 drivers
v0x29e9d20_0 .net "input1", 31 0, v0x29d3550_0;  alias, 1 drivers
v0x29e9e10_0 .net "input10", 31 0, v0x29d8fa0_0;  alias, 1 drivers
v0x29e9f20_0 .net "input11", 31 0, v0x29d9960_0;  alias, 1 drivers
v0x29ea030_0 .net "input12", 31 0, v0x29da260_0;  alias, 1 drivers
v0x29ea180_0 .net "input13", 31 0, v0x29dac20_0;  alias, 1 drivers
v0x29ea290_0 .net "input14", 31 0, v0x29db5e0_0;  alias, 1 drivers
v0x29ea3a0_0 .net "input15", 31 0, v0x29dbfa0_0;  alias, 1 drivers
v0x29ea4b0_0 .net "input16", 31 0, v0x29dc9e0_0;  alias, 1 drivers
v0x29ea5c0_0 .net "input17", 31 0, v0x29d85d0_0;  alias, 1 drivers
v0x29ea6d0_0 .net "input18", 31 0, v0x29ddf60_0;  alias, 1 drivers
v0x29ea7e0_0 .net "input19", 31 0, v0x29de920_0;  alias, 1 drivers
v0x29ea8f0_0 .net "input2", 31 0, v0x29d3f70_0;  alias, 1 drivers
v0x29eaaa0_0 .net "input20", 31 0, v0x29df2e0_0;  alias, 1 drivers
v0x29eab90_0 .net "input21", 31 0, v0x29dfca0_0;  alias, 1 drivers
v0x29eaca0_0 .net "input22", 31 0, v0x29e0660_0;  alias, 1 drivers
v0x29eadb0_0 .net "input23", 31 0, v0x29e1020_0;  alias, 1 drivers
v0x29eaec0_0 .net "input24", 31 0, v0x29e19e0_0;  alias, 1 drivers
v0x29eafd0_0 .net "input25", 31 0, v0x29e23a0_0;  alias, 1 drivers
v0x29eb0e0_0 .net "input26", 31 0, v0x29e2d60_0;  alias, 1 drivers
v0x29eb1f0_0 .net "input27", 31 0, v0x29e3720_0;  alias, 1 drivers
v0x29eb300_0 .net "input28", 31 0, v0x29e40e0_0;  alias, 1 drivers
v0x29eb410_0 .net "input29", 31 0, v0x29e4aa0_0;  alias, 1 drivers
v0x29eb520_0 .net "input3", 31 0, v0x29d49b0_0;  alias, 1 drivers
v0x29eb630_0 .net "input30", 31 0, v0x29e5460_0;  alias, 1 drivers
v0x29eb740_0 .net "input31", 31 0, v0x29e5e20_0;  alias, 1 drivers
v0x29eb850_0 .net "input4", 31 0, v0x29d5360_0;  alias, 1 drivers
v0x29eb960_0 .net "input5", 31 0, v0x29d5e40_0;  alias, 1 drivers
v0x29eba70_0 .net "input6", 31 0, v0x29d6760_0;  alias, 1 drivers
v0x29eaa00_0 .net "input7", 31 0, v0x29d7120_0;  alias, 1 drivers
v0x29ebd90_0 .net "input8", 31 0, v0x29d7b20_0;  alias, 1 drivers
v0x29ebea0_0 .net "input9", 31 0, v0x29d86e0_0;  alias, 1 drivers
v0x29ebfb0 .array "mux", 0 31;
v0x29ebfb0_0 .net v0x29ebfb0 0, 31 0, L_0x2a63e10; 1 drivers
v0x29ebfb0_1 .net v0x29ebfb0 1, 31 0, L_0x2a63e80; 1 drivers
v0x29ebfb0_2 .net v0x29ebfb0 2, 31 0, L_0x2a63ef0; 1 drivers
v0x29ebfb0_3 .net v0x29ebfb0 3, 31 0, L_0x2a63f60; 1 drivers
v0x29ebfb0_4 .net v0x29ebfb0 4, 31 0, L_0x2a63fd0; 1 drivers
v0x29ebfb0_5 .net v0x29ebfb0 5, 31 0, L_0x2a64040; 1 drivers
v0x29ebfb0_6 .net v0x29ebfb0 6, 31 0, L_0x2a640b0; 1 drivers
v0x29ebfb0_7 .net v0x29ebfb0 7, 31 0, L_0x2a64120; 1 drivers
v0x29ebfb0_8 .net v0x29ebfb0 8, 31 0, L_0x2a64190; 1 drivers
v0x29ebfb0_9 .net v0x29ebfb0 9, 31 0, L_0x2a64200; 1 drivers
v0x29ebfb0_10 .net v0x29ebfb0 10, 31 0, L_0x2a64270; 1 drivers
v0x29ebfb0_11 .net v0x29ebfb0 11, 31 0, L_0x2a642e0; 1 drivers
v0x29ebfb0_12 .net v0x29ebfb0 12, 31 0, L_0x2a643c0; 1 drivers
v0x29ebfb0_13 .net v0x29ebfb0 13, 31 0, L_0x2a64430; 1 drivers
v0x29ebfb0_14 .net v0x29ebfb0 14, 31 0, L_0x2a64350; 1 drivers
v0x29ebfb0_15 .net v0x29ebfb0 15, 31 0, L_0x2a644a0; 1 drivers
v0x29ebfb0_16 .net v0x29ebfb0 16, 31 0, L_0x2a645a0; 1 drivers
v0x29ebfb0_17 .net v0x29ebfb0 17, 31 0, L_0x2a64610; 1 drivers
v0x29ebfb0_18 .net v0x29ebfb0 18, 31 0, L_0x2a64510; 1 drivers
v0x29ebfb0_19 .net v0x29ebfb0 19, 31 0, L_0x2a64720; 1 drivers
v0x29ebfb0_20 .net v0x29ebfb0 20, 31 0, L_0x2a64680; 1 drivers
v0x29ebfb0_21 .net v0x29ebfb0 21, 31 0, L_0x2a64840; 1 drivers
v0x29ebfb0_22 .net v0x29ebfb0 22, 31 0, L_0x2a64790; 1 drivers
v0x29ebfb0_23 .net v0x29ebfb0 23, 31 0, L_0x2a64970; 1 drivers
v0x29ebfb0_24 .net v0x29ebfb0 24, 31 0, L_0x2a648b0; 1 drivers
v0x29ebfb0_25 .net v0x29ebfb0 25, 31 0, L_0x2a64ab0; 1 drivers
v0x29ebfb0_26 .net v0x29ebfb0 26, 31 0, L_0x2a649e0; 1 drivers
v0x29ebfb0_27 .net v0x29ebfb0 27, 31 0, L_0x2a64c00; 1 drivers
v0x29ebfb0_28 .net v0x29ebfb0 28, 31 0, L_0x2a64b20; 1 drivers
v0x29ebfb0_29 .net v0x29ebfb0 29, 31 0, L_0x2a64b90; 1 drivers
v0x29ebfb0_30 .net v0x29ebfb0 30, 31 0, L_0x2a64c70; 1 drivers
v0x29ebfb0_31 .net v0x29ebfb0 31, 31 0, L_0x2a64e90; 1 drivers
v0x29ec580_0 .net "out", 31 0, L_0x2a650b0;  alias, 1 drivers
L_0x2a64d90 .array/port v0x29ebfb0, L_0x2a65010;
L_0x2a65010 .concat [ 5 2 0 0], o0x7faadc45c6f8, L_0x7faadc3fd0f0;
S_0x29ecbc0 .scope module, "register0" "register32zero" 10 25, 10 68 0, S_0x29081f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x29e64b0 .param/l "W" 0 10 68, +C4<00000000000000000000000000100000>;
v0x29ecd90_0 .net "clk", 0 0, o0x7faadc4595a8;  alias, 0 drivers
v0x29ece50_0 .var "q", 31 0;
v0x29ecf60_0 .net "wrenable", 0 0, o0x7faadc4594b8;  alias, 0 drivers
    .scope S_0x29ce040;
T_0 ;
    %wait E_0x298e3d0;
    %load/vec4 v0x29ce870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x29ce3f0_0;
    %ix/getv 3, v0x29ce2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29ce7b0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x29ce040;
T_1 ;
    %vpi_call 6 19 "$readmemh", "mem.dat", v0x29ce7b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x29cf840;
T_2 ;
    %wait E_0x298e3d0;
    %load/vec4 v0x29cfbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x29cfb40_0;
    %assign/vec4 v0x29cfc80_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2913c30;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d0bd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x2913c30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d0aa0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x2913c30;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x29d0aa0_0;
    %nor/r;
    %store/vec4 v0x29d0aa0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2913c30;
T_6 ;
    %vpi_call 3 57 "$dumpfile", "cputest.vcd" {0 0 0};
    %vpi_call 3 58 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d0c90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d0c90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d0c90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 69 "$display", "Time | PC       | Instruction" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 3 71 "$display", "%4t | %h | %h", $time, v0x29d0260_0, v0x29d0090_0 {0 0 0};
    %delay 1000, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 3 73 "$display", "... more execution (see waveform)" {0 0 0};
    %delay 2000, 0;
    %vpi_call 3 78 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x290e2f0;
T_7 ;
    %wait E_0x29d0d60;
    %load/vec4 v0x29d1230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x29d0fa0_0;
    %load/vec4 v0x29d0de0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29d1170, 0, 4;
T_7.0 ;
    %load/vec4 v0x29d0de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x29d1170, 4;
    %assign/vec4 v0x29d1090_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x290df10;
T_8 ;
    %wait E_0x29d1390;
    %load/vec4 v0x29d1c00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %vpi_call 9 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.10;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.10;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %load/vec4 v0x29d1f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x29d1e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
T_8.12 ;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %load/vec4 v0x29d1f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x29d1e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
T_8.14 ;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x29d15b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %vpi_call 9 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29d1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d19f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x29d13f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29d16a0_0, 0, 1;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x29d3000;
T_9 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x29d3470_0;
    %assign/vec4 v0x29d3550_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x29d3a60;
T_10 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x29d3ea0_0;
    %assign/vec4 v0x29d3f70_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x29d4480;
T_11 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d4a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x29d48a0_0;
    %assign/vec4 v0x29d49b0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x29d4f00;
T_12 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x29d52a0_0;
    %assign/vec4 v0x29d5360_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x29d5890;
T_13 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d5f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x29d5cf0_0;
    %assign/vec4 v0x29d5e40_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x29d62d0;
T_14 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x29d66a0_0;
    %assign/vec4 v0x29d6760_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x29d6c90;
T_15 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x29d7060_0;
    %assign/vec4 v0x29d7120_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x29d7690;
T_16 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x29d7a60_0;
    %assign/vec4 v0x29d7b20_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x29d8050;
T_17 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d8780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x29d8530_0;
    %assign/vec4 v0x29d86e0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x29d8b10;
T_18 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x29d8ee0_0;
    %assign/vec4 v0x29d8fa0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x29d94d0;
T_19 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29d9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x29d98a0_0;
    %assign/vec4 v0x29d9960_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x29d9e90;
T_20 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29da350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x29da1c0_0;
    %assign/vec4 v0x29da260_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x29da790;
T_21 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29dad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x29dab60_0;
    %assign/vec4 v0x29dac20_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x29db150;
T_22 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29db6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x29db520_0;
    %assign/vec4 v0x29db5e0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x29dbb10;
T_23 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29dc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x29dbee0_0;
    %assign/vec4 v0x29dbfa0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x29dc570;
T_24 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29dcad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x29dc920_0;
    %assign/vec4 v0x29dc9e0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x29dcf10;
T_25 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29dd700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x29d8420_0;
    %assign/vec4 v0x29d85d0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x29ddad0;
T_26 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29de050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x29ddea0_0;
    %assign/vec4 v0x29ddf60_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x29de490;
T_27 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29dea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x29de860_0;
    %assign/vec4 v0x29de920_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x29dee50;
T_28 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29df3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x29df220_0;
    %assign/vec4 v0x29df2e0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x29df810;
T_29 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29dfd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x29dfbe0_0;
    %assign/vec4 v0x29dfca0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x29e01d0;
T_30 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x29e05a0_0;
    %assign/vec4 v0x29e0660_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x29e0b90;
T_31 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e1110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x29e0f60_0;
    %assign/vec4 v0x29e1020_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x29e1550;
T_32 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x29e1920_0;
    %assign/vec4 v0x29e19e0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x29e1f10;
T_33 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x29e22e0_0;
    %assign/vec4 v0x29e23a0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x29e28d0;
T_34 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e2e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x29e2ca0_0;
    %assign/vec4 v0x29e2d60_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x29e3290;
T_35 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e3810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x29e3660_0;
    %assign/vec4 v0x29e3720_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x29e3c50;
T_36 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x29e4020_0;
    %assign/vec4 v0x29e40e0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x29e4610;
T_37 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x29e49e0_0;
    %assign/vec4 v0x29e4aa0_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x29e4fd0;
T_38 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e5550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x29e53a0_0;
    %assign/vec4 v0x29e5460_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x29e5990;
T_39 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29e5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x29e5d60_0;
    %assign/vec4 v0x29e5e20_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x29ecbc0;
T_40 ;
    %wait E_0x29d3310;
    %load/vec4 v0x29ecf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29ece50_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./alu.v";
    "execution.t.v";
    "./execution.v";
    "./instructiondecoder.v";
    "./memory.v";
    "./basicbuildingblocks.v";
    "./datamemory.v";
    "./lut.v";
    "./regfile.v";
