# 100 Days RTL Challenge

This repository documents my journey of 100 days for learning System Verilog and UVM.


