// Seed: 1414787337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_16 = id_11;
        id_6  = 1;
      end
    end
  end
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input tri1 id_13,
    input supply0 id_14,
    input wand id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri1 id_18
);
  wire id_20, id_21;
  supply0 id_22, id_23;
  assign id_22 = 1;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_20,
      id_20,
      id_22,
      id_21,
      id_23,
      id_21,
      id_20,
      id_22,
      id_20,
      id_20,
      id_20,
      id_23,
      id_21,
      id_23,
      id_20,
      id_22
  );
  genvar id_24;
endmodule
