#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Apr 25 20:43:24 2017
# Process ID: 6760
# Current directory: C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1
# Command line: vivado.exe -log noise_cancel_fixpt_fil.vds -mode batch -messageDb vivado.pb -notrace -source noise_cancel_fixpt_fil.tcl
# Log file: C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/noise_cancel_fixpt_fil.vds
# Journal file: C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source noise_cancel_fixpt_fil.tcl -notrace
Command: synth_design -top noise_cancel_fixpt_fil -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 273.809 ; gain = 67.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noise_cancel_fixpt_fil' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'u_clk_wiz_0' of component 'clk_wiz_0' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BSCANE2' declared at 'F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422' bound to instance 'u_BSCANE2' of component 'BSCANE2' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:123]
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (1#1) [F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-3491] module 'jtag_mac' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:138]
INFO: [Synth 8-638] synthesizing module 'jtag_mac' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:13]
	Parameter VERSION bound to: 191724 - type: integer 
	Parameter idle bound to: 15'b000000000000000 
	Parameter user_rst bound to: 15'b000000000000001 
	Parameter get_cmd bound to: 15'b000000000000010 
	Parameter get_wr_len bound to: 15'b000000000000100 
	Parameter get_sim bound to: 15'b000000000001000 
	Parameter wr bound to: 15'b000000000010000 
	Parameter get_rd_len bound to: 15'b000000001000000 
	Parameter get_skip bound to: 15'b000000010000000 
	Parameter exe_skip bound to: 15'b000000100000000 
	Parameter rdbk_len bound to: 15'b000001000000000 
	Parameter rdbk_dat bound to: 15'b000010000000000 
	Parameter ver_get_skip bound to: 15'b000100000000000 
	Parameter ver_exe_skip bound to: 15'b001000000000000 
	Parameter ver_rdbk_len bound to: 15'b010000000000000 
	Parameter ver_rdbk_dat bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'simcycle_fifo' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/realtime/simcycle_fifo_stub.vhdl:5' bound to instance 'u_simcycle_fifo' of component 'simcycle_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/realtime/simcycle_fifo_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'jtag_mac_fifo' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/realtime/jtag_mac_fifo_stub.vhdl:5' bound to instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/realtime/jtag_mac_fifo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-350] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' requires 11 connections, but only 10 given [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:187]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac' (4#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 400 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:15' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:627]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:42]
	Parameter INWORD bound to: 400 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 0 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 400 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 3200 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 3200 - type: integer 
	Parameter DATA bound to: 3200 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 3200 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd:38]
	Parameter HASENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd:38]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 424 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:219]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo__parameterized1' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 424 - type: integer 
	Parameter DATA bound to: 424 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram__parameterized1' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 424 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram__parameterized1' (8#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo__parameterized1' (8#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd:13' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:42]
INFO: [Synth 8-3491] module 'noise_cancel_fixpt_wrapper' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v:8' bound to instance 'u_dut' of component 'noise_cancel_fixpt_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:648]
INFO: [Synth 8-638] synthesizing module 'noise_cancel_fixpt_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'noise_cancel_fixpt' [C:/Users/admin/Desktop/bhavesh/noise_cancel/hdlsrc/noise_cancel_fixpt.v:28]
INFO: [Synth 8-256] done synthesizing module 'noise_cancel_fixpt' (11#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/hdlsrc/noise_cancel_fixpt.v:28]
INFO: [Synth 8-256] done synthesizing module 'noise_cancel_fixpt_wrapper' (12#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v:8]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (13#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'noise_cancel_fixpt_fil' (14#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:26]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 319.742 ; gain = 113.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 319.742 ; gain = 113.625
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'u_clk_wiz_0' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:115]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'jtag_mac_fifo' instantiated as 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'. 2 instances of this cell are unresolved black boxes. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'simcycle_fifo' instantiated as 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Finished Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_2/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_2/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_2/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_2/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_3/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_3/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:4]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:6]
Finished Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/noise_cancel_fixpt_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noise_cancel_fixpt_fil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noise_cancel_fixpt_fil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 659.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.runs/synth_1/.Xil/Vivado-6760-Sujay/dcp_3/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'jtag_mac'
INFO: [Synth 8-5546] ROM "user_rst_assert" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "post_chif_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_rst_assert" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "post_chif_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "sm_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "act_wr_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "act_wr_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "act_rd_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "act_rd_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ver_act_rd_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ver_act_rd_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ver_act_rd_len_sft" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ver_act_rd_len_sft" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ver_output_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ver_output_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                  000000000000000
                 get_cmd |                             0001 |                  000000000000010
              get_wr_len |                             0010 |                  000000000000100
                 get_sim |                             0110 |                  000000000001000
                      wr |                             0111 |                  000000000010000
              get_rd_len |                             0011 |                  000000001000000
                get_skip |                             1000 |                  000000010000000
                exe_skip |                             1010 |                  000000100000000
                rdbk_len |                             1001 |                  000001000000000
                rdbk_dat |                             1011 |                  000010000000000
                user_rst |                             0100 |                  000000000000001
            ver_get_skip |                             0101 |                  000100000000000
            ver_exe_skip |                             1101 |                  001000000000000
            ver_rdbk_len |                             1100 |                  010000000000000
            ver_rdbk_dat |                             1110 |                  100000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'jtag_mac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register shiftreg_reg [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:45]
INFO: [Synth 8-3538] Detected potentially large (wide) register rd_dout_reg [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:43]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_out_reg [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:84]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 27    
	   2 Input      1 Bit       Adders := 3     
	   4 Input      1 Bit       Adders := 2     
	   5 Input      1 Bit       Adders := 2     
	   6 Input      1 Bit       Adders := 2     
	   7 Input      1 Bit       Adders := 2     
	   8 Input      1 Bit       Adders := 2     
	   9 Input      1 Bit       Adders := 2     
	  10 Input      1 Bit       Adders := 2     
	  11 Input      1 Bit       Adders := 2     
	  12 Input      1 Bit       Adders := 2     
+---Registers : 
	             3200 Bit    Registers := 3     
	              424 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	              50K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   3200 Bit        Muxes := 3     
	   2 Input    424 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register shiftreg_reg [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:45]
INFO: [Synth 8-3538] Detected potentially large (wide) register rd_dout_reg [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:43]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_out_reg [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:84]
Hierarchical RTL Component report 
Module jtag_mac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module mwfil_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mwfil_dpscram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              424 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module mwfil_udfifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	              424 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    424 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mwfil_dut2bus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              424 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    424 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mwfil_bus2dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	             3200 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mwfil_dpscram 
Detailed RTL Component Info : 
+---Registers : 
	             3200 Bit    Registers := 1     
+---RAMs : 
	              50K Bit         RAMs := 1     
Module mwfil_udfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	             3200 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   3200 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module noise_cancel_fixpt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 27    
	   2 Input      1 Bit       Adders := 3     
	   4 Input      1 Bit       Adders := 2     
	   5 Input      1 Bit       Adders := 2     
	   6 Input      1 Bit       Adders := 2     
	   7 Input      1 Bit       Adders := 2     
	   8 Input      1 Bit       Adders := 2     
	   9 Input      1 Bit       Adders := 2     
	  10 Input      1 Bit       Adders := 2     
	  11 Input      1 Bit       Adders := 2     
	  12 Input      1 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u_d2bfifo/sclr_d1_reg' into 'u_controller/reset_d1_reg' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:85]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 659.883 ; gain = 453.766

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5784] Optimized 373 bits of RAM "u_d2bfifo/u_dpscram/mem_reg" due to constant propagation. Old ram width 424 bits, new ram width 51 bits.
INFO: [Synth 8-5583] The signal u_d2bfifo/u_dpscram/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mwfil_chifcore | u_d2bfifo/u_dpscram/mem_reg | 16 x 424(READ_FIRST)   | W |   | 16 x 424(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mwfil_dpscram  | mem_reg                     | 16 x 3200(READ_FIRST)  | W |   | 16 x 3200(WRITE_FIRST) |   | R | Port A and B     | 1      | 44     | 
+---------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3199]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3198]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3197]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3196]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3195]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3194]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3193]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3192]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3191]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3190]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3189]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3188]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3187]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3186]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3185]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3184]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3183]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3182]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3181]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3180]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3179]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3178]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3177]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3176]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3175]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3174]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3173]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3172]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3171]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3170]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3169]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3168]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3167]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3166]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3165]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3164]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3163]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3162]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3161]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3160]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3159]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3158]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3157]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3156]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3155]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3154]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3153]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3152]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3151]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3150]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3149]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3148]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3147]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3146]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3145]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3144]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3143]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3142]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3141]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3140]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3139]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3138]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3137]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3136]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3135]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3134]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3133]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3132]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3131]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3130]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3129]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3128]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3127]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3126]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3125]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3124]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3123]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3122]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3121]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3120]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3119]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3118]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3117]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3116]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3115]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3114]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3113]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3112]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3111]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3110]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3109]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3108]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3107]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3106]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3105]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3104]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3103]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3102]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3101]) is unused and will be removed from module mwfil_udfifo.
WARNING: [Synth 8-3332] Sequential element (reg_out_reg[3100]) is unused and will be removed from module mwfil_udfifo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 659.883 ; gain = 453.766

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_wiz_0/clk_out1' to pin 'u_clk_wiz_0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'sysclk'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 659.883 ; gain = 453.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 692.766 ; gain = 486.648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|noise_cancel_fixpt_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[2023] | 148    | 8     | NO           | NO                 | YES               | 0      | 40      | 
|noise_cancel_fixpt_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[439]  | 145    | 8     | NO           | NO                 | YES               | 0      | 40      | 
+-----------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |jtag_mac_fifo |         2|
|3     |simcycle_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz_0_bbox        |     1|
|2     |jtag_mac_fifo_bbox    |     1|
|3     |jtag_mac_fifo_bbox__2 |     1|
|4     |simcycle_fifo_bbox    |     1|
|5     |BSCANE2               |     1|
|6     |BUFG                  |     1|
|7     |CARRY4                |    28|
|8     |LUT1                  |    71|
|9     |LUT2                  |    58|
|10    |LUT3                  |    52|
|11    |LUT4                  |   107|
|12    |LUT5                  |   337|
|13    |LUT6                  |   217|
|14    |RAMB36E1              |    13|
|15    |SRLC32E               |    80|
|16    |FDRE                  |  1303|
|17    |FDSE                  |     5|
+------+----------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------+------+
|      |Instance                      |Module                        |Cells |
+------+------------------------------+------------------------------+------+
|1     |top                           |                              |  2339|
|2     |  u_jtag_mac                  |jtag_mac                      |   687|
|3     |    u_post_chif_fifo          |jtag_mac_fifo_wrapper         |    64|
|4     |    u_pre_chif_fifo           |jtag_mac_fifo_wrapper_0       |    24|
|5     |    u_simcycle_fifo           |simcycle_fifo_wrapper         |    21|
|6     |  u_mwfil_chiftop             |mwfil_chiftop                 |  1648|
|7     |    u_mwfil_chifcore          |mwfil_chifcore                |  1646|
|8     |      \NormalBlock.u_b2dfifo  |mwfil_udfifo                  |   266|
|9     |        u_dpscram             |mwfil_dpscram                 |   185|
|10    |      \NormalBlock.u_bus2dut  |mwfil_bus2dut                 |   968|
|11    |      u_controller            |mwfil_controller              |    92|
|12    |      u_d2bfifo               |mwfil_udfifo__parameterized1  |   231|
|13    |        u_dpscram             |mwfil_dpscram__parameterized1 |   152|
|14    |      u_dut2bus               |mwfil_dut2bus                 |    89|
+------+------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7090 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 692.766 ; gain = 146.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  SRLC32E => SRL16E: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 692.766 ; gain = 486.648
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 692.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 20:44:12 2017...
