Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Tue Nov  4 00:59:02 2025

Number of unique control sets : 338
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0)  : 1
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk)   : 2
  CLK(pclk_div2)                                   : 7
  CLK(nt_cmos2_pclk)                               : 35
  CLK(pclk_in_test)                                : 51
  CLK(core_clk)                                    : 1456
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mac_axi_wready)    : 2
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N203)      : 2
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N254)      : 2
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.state_reg[0])    : 2
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.norm_cmd_l_act)       : 2
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[0].mcdq_tfaw.N19)       : 3
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[1].mcdq_tfaw.N19)       : 3
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[2].mcdq_tfaw.N19)       : 3
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N1812)   : 3
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N770)    : 3
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.N122)   : 4
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.N136)   : 4
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N418)      : 4
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.state_reg[0])   : 4
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_rdcmd_fifo.fifo_empty)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_rdcmd_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)   : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_wrcmd_fifo.fifo_empty)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_wrcmd_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)   : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[0])  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[1])  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[2])  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[3])  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[4])  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[0].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[1].ips2l_distributed_fifo_data.full)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[2].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[3].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.ips2l_distributed_fifo_wstrb0.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_align_fifo.fifo_empty)     : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_align_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_back_fifo.fifo_empty)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_back_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[0])       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[1])       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[2])       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[3])       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[4])       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[0].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[1].ips2l_distributed_fifo_data.full)     : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[2].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[3].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wrcmd_align_fifo.fifo_empty)     : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wrcmd_align_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.A_ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)    : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.B_ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)    : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_a)  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_b)  : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_wdatapath.full)   : 5
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_wdatapath.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.u_ips2l_distributed_fifo_ctr.rempty)    : 5
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N371)      : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_bresp_buf.u_axi_bresp_fifo.fifo_empty)       : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_bresp_buf.u_axi_bresp_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)   : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[0])  : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[1])  : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[2])  : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[3])  : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[4])  : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[0].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[1].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[2].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[3].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)       : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.ips2l_distributed_fifo_wstrb0.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 6
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[0].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[1].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[2].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[3].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full)      : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[0])    : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[1])    : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[2])    : 7
  CLK(core_clk), CE(~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[3])    : 7
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N286)     : 8
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N320)     : 8
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5065)    : 8
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5098)    : 8
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr.N28)  : 8
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N458)      : 8
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_bresp_buf.u_axi_bresp_fifo.rd_en)       : 9
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.N94)    : 9
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N765)    : 11
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N174)      : 13
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.N0)      : 14
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N2070)   : 14
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N227)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N231)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N235)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N239)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N24)   : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N243)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N247)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N251)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N255)  : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N306)      : 15
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N319)      : 15
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rstn_debounce.N43)   : 16
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N17)      : 17
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N283)      : 18
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N461)      : 18
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N254)     : 26
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_back_fifo.rd_en)      : 27
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N93)      : 30
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N199)  : 31
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.A_ips2l_distributed_fifo.rd_en)   : 37
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.B_ips2l_distributed_fifo.rd_en)   : 37
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.N220)     : 37
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.ctrl_back_rdy)   : 38
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.N108)     : 38
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N33)      : 39
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wrcmd_align_fifo.rd_en)     : 39
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_align_fifo.rd_en)     : 40
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.arb_cmddata_in_ready)     : 42
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_rdcmd_fifo.rd_en)       : 47
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_wrcmd_fifo.rd_en)       : 47
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.u_user_cmd_fifo.N10)     : 58
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.u_user_cmd_fifo.N14)     : 58
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_en[0])  : 128
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo1.N10)       : 128
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo1.N14)       : 128
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.axi_rready_in)       : 138
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.rd_en[0])       : 138
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.rd_en[0])  : 144
  CLK(core_clk), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.rd_en[0])  : 145
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_rstn)     : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_dll_rst_n_rg)       : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_rst_n_rg)     : 2
  CLK(pclk), C(~core_rst_n)                        : 2
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n)      : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_rstn_synced)    : 5
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CP(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0)         : 15
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0)      : 5
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), P(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0)      : 10
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn)       : 29
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn)    : 28
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn)    : 1
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn)          : 49
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn)       : 42
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn)       : 7
  CLK(pclk), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_PCIE_HARD_CTRL.core_rst_n_mem)    : 69
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn)       : 69
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n)         : 72
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n)      : 70
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n)      : 2
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CP(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync)         : 84
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync)      : 79
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), P(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync)      : 5
  CLK(pclk_div2), CP(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n)        : 174
      CLK(pclk_div2), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n)     : 168
      CLK(pclk_div2), P(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n)     : 6
  CLK(pclk_div2), CP(~core_rst_n)                  : 863
      CLK(pclk_div2), C(~core_rst_n)               : 854
      CLK(pclk_div2), P(~core_rst_n)               : 9
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n)       : 1132
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n)    : 1087
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n)    : 45
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.ref_rst_n), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.P_RX_LANE_POWERUP)      : 1
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N611)    : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N630)    : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_dqs_rddata_align.N611)    : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_dqs_rddata_align.N630)    : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_training_ctrl.N21)    : 2
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.bar0_rd_clk_en)      : 2
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.rd_start)   : 2
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.rd_start)     : 2
  CLK(pclk_div2), C(~core_rst_n), CE(~u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.state_reg[1])      : 2
  CLK(pclk_div2), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.N173)       : 2
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CP(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N723)        : 2
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N723)     : 1
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), P(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N723)     : 1
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_rstn_synced), CE(u_system_top.ddr_npu.u_ddrphy_top.u_ips2l_ddrphy_cpd_lock.up_dn_pls)   : 3
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N966)   : 3
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.eyecal_state_reg[1])  : 3
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N343)       : 3
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.enblk1.rdcal_state_reg[2])   : 3
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.wrcal_state_reg[1])    : 3
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N643)        : 3
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N643)     : 1
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N643)     : 2
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2844)    : 3
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N303)     : 3
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CP(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N591)        : 3
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N591)     : 2
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), P(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N591)     : 1
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.state_reg[4])   : 3
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N855)   : 4
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N854)      : 4
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_gate_update_ctrl.dqift_dqs_group[0].ddrphy_drift_ctrl.N13)      : 4
  CLK(pclk_div2), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.N518)       : 4
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_update_ctrl.N108)           : 4
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_update_ctrl.N108)  : 3
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_update_ctrl.N108)  : 1
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_update_ctrl.N128)      : 4
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N468)    : 5
  CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N625)    : 5
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N110)    : 5
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N468)    : 5
  CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N625)    : 5
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N276)           : 5
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N276)  : 4
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N276)  : 1
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.u_cpld_req_fifo.genblk1.pgs_pciex4_fifo.pgs_pciex4_fifo_ctrl.N55)    : 6
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.u_cpld_req_fifo.wr_en)     : 6
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2580)    : 6
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_PCIE_HARD_CTRL.U_IPS2L_PCIE_CFG_SPACE_INIT.N164)       : 6
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_PCIE_HARD_CTRL.U_IPS2L_PCIE_CFG_SPACE_INIT.N168)       : 6
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N174)   : 6
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N519)   : 7
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N587)   : 7
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N612)   : 7
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.fifo_data_in)     : 7
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.u_mwr_data_rd_fifo.genblk1.pgs_pciex4_fifo.pgs_pciex4_fifo_ctrl.N56)    : 7
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.fifo_data_in)       : 7
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.u_mwr_data_rd_fifo.genblk1.pgs_pciex4_fifo.pgs_pciex4_fifo_ctrl.N56)      : 7
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[0].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242)       : 7
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[1].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242)       : 7
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[2].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242)       : 7
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[3].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242)       : 7
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N1045)  : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N936)   : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.N316)     : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N847)      : 8
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.N498)           : 8
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.N498)  : 7
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.N498)  : 1
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1618)   : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1733)   : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1759)   : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1852)   : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N434)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N439)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N773)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N486)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N544)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N486)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N544)    : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1826_rnmt)    : 8
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N595)   : 8
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.tx_done)  : 8
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N183)       : 8
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N183)   : 8
  CLK(pclk_div2), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.N534)       : 8
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[0].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N360)       : 8
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[1].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N360)       : 8
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N166)      : 8
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N363)   : 8
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N962)       : 9
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1665)   : 9
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1921)   : 9
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1949)   : 9
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1976)   : 9
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_mwr_wr_ctrl.ips2l_pcie_dma_mwr_wr_ctrl.N205)     : 9
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CP(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N418)        : 9
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N418)     : 8
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), P(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N418)     : 1
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), CP(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N454)        : 9
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N454)     : 8
      CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), P(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N454)     : 1
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.N275)          : 10
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.N275)       : 9
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.N275)       : 1
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.u_ips2l_ddrphy_rst_clk_phase_adj.N179)   : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.cmd_reg_cfg_done)      : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N249)    : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N254)    : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2560)    : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N40)      : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N288)     : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N192)       : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.N53)   : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N110)   : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N192)   : 10
  CLK(pclk_div2), C(~core_rst_n), CE(~u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.state_reg[2])      : 10
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N651)   : 10
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.pll_lock_multi_sw_wtchdg.N26)    : 10
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_ctrl.N325)      : 10
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_ctrl.N325)   : 9
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_ctrl.N325)   : 1
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_ctrl.N334)       : 10
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.N58)   : 11
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N349)        : 11
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N349)     : 10
      CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N349)     : 1
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N127)    : 12
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_dqs_rddata_align.N127)    : 12
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(~u_system_top.ddr_npu.u_ddrphy_top.calib_done)     : 12
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.dma_cmd_reg_vld)       : 12
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_mwr_wr_ctrl.ips2l_pcie_dma_mwr_wr_ctrl.N211)     : 12
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N157)       : 12
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N157)   : 12
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N460)   : 12
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.pll_lock_multi_sw_deb.N40)       : 12
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1591)        : 13
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1591)     : 12
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1591)     : 1
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N246)    : 14
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N837)        : 15
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N837)     : 14
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N837)     : 1
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N287)           : 15
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N287)  : 11
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N287)  : 4
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N354)           : 15
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N354)  : 13
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N354)  : 2
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N421)      : 15
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N488)      : 15
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.dbg_slice_status[0])     : 16
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1636)   : 16
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1994)   : 16
  CLK(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0), C(~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync), CE(u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N361)   : 16
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N69)       : 16
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.N543)      : 18
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1795)   : 18
  CLK(u_system_top.ddr_npu.u_ddrphy_top.rst_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce.N43)   : 19
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N314)       : 20
  CLK(core_clk), CP(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N785)           : 20
      CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N785)  : 19
      CLK(core_clk), P(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n), CE(u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N785)  : 1
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N152)       : 21
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N152)   : 21
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N484)   : 22
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.l_addr_cfg_done)       : 30
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.fifo_data_out)       : 30
  CLK(core_clk), C(~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn), CE(~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.wrlvl_trained_flag_synced)   : 32
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.dma_cmd_h_addr_vld)    : 32
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.dma_cmd_l_addr_vld)    : 32
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.h_addr_cfg_done)       : 32
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_mwr_wr_ctrl.ips2l_pcie_dma_mwr_wr_ctrl.first_dw)       : 38
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N389)   : 44
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.u_cpld_req_fifo.rd_en)     : 60
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2567)    : 62
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N295)     : 62
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2871)    : 94
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N334)     : 128
  CLK(pclk_div2), C(~core_rst_n), CE(~u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.rd_ram_hold_ff)  : 128
  CLK(pclk_div2), C(~core_rst_n), CE(~u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.rd_ram_hold_ff)    : 128
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N44)     : 129
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N494)   : 132
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.u_mwr_data_rd_fifo.rd_en)     : 135
  CLK(pclk_div2), C(~core_rst_n), CE(u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.u_mwr_data_rd_fifo.rd_en)       : 135
  CLK(clk_50m), R(power_on_delay_inst.camera_pwnd)       : 1
  CLK(clk_50m), S(~ddr_init_done)                  : 1
  CLK(pclk_in_test), R(ch0_image_reshape.N0)       : 4
  CLK(coms2_reg_config.clock_20k), RS(~nt_cmos2_reset)         : 5
      CLK(coms2_reg_config.clock_20k), R(~nt_cmos2_reset)      : 3
      CLK(coms2_reg_config.clock_20k), S(~nt_cmos2_reset)      : 2
  CLK(clk_50m), R(~nt_cmos2_reset)                 : 12
  CLK(pclk_div2), R(~core_rst_n)                   : 40
  CLK(pclk_div2), R(N197_0)                        : 128
  CLK(nt_cmos2_pclk), R(cmos2_8_16bit.N47), CE(cmos2_href_d0)  : 2
  CLK(coms2_reg_config.clock_20k), RS(~nt_cmos2_reset), CE(coms2_reg_config.N1131)           : 3
      CLK(coms2_reg_config.clock_20k), R(~nt_cmos2_reset), CE(coms2_reg_config.N1131)  : 2
      CLK(coms2_reg_config.clock_20k), S(~nt_cmos2_reset), CE(coms2_reg_config.N1131)  : 1
  CLK(core_clk), S(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N266), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N267)     : 4
  CLK(coms2_reg_config.clock_20k), S(~nt_cmos2_reset), CE(coms2_reg_config.u1.N196)    : 6
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5270), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5278)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5446), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5454)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5622), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5630)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5798), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5806)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5974), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5982)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6150), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6158)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6326), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6334)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6502), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6510)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6678), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6686)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6854), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6862)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7030), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7038)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7206), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7214)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7382), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7390)   : 8
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7558), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7566)   : 8
  CLK(nt_cmos2_pclk), R(~cmos_init_done[1]), CE(cmos2_href_d0)       : 8
  CLK(coms2_reg_config.clock_20k), R(~nt_cmos2_reset), CE(coms2_reg_config.N1166)      : 9
  CLK(core_clk), R(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5110), CE(u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5116)   : 9
  CLK(pclk_div2), R(N280), CE(N207)                : 12
  CLK(pclk_div2), RS(pcie_img_select_inst.N302), CE(o_dma_write_data_req)        : 12
      CLK(pclk_div2), R(pcie_img_select_inst.N302), CE(o_dma_write_data_req)     : 11
      CLK(pclk_div2), S(pcie_img_select_inst.N302), CE(o_dma_write_data_req)     : 1
  CLK(pclk_div2), RS(pcie_img_select_inst.N304), CE(pcie_img_select_inst.N5)           : 12
      CLK(pclk_div2), R(pcie_img_select_inst.N304), CE(pcie_img_select_inst.N5)  : 11
      CLK(pclk_div2), S(pcie_img_select_inst.N304), CE(pcie_img_select_inst.N5)  : 1
  CLK(pclk_in_test), RS(ch0_image_reshape.N84), CE(de_in_test)       : 12
      CLK(pclk_in_test), R(ch0_image_reshape.N84), CE(de_in_test)    : 11
      CLK(pclk_in_test), S(ch0_image_reshape.N84), CE(de_in_test)    : 1
  CLK(pclk_in_test), RS(ch0_image_reshape.N86), CE(ch0_image_reshape.N10)        : 12
      CLK(pclk_in_test), R(ch0_image_reshape.N86), CE(ch0_image_reshape.N10)     : 11
      CLK(pclk_in_test), S(ch0_image_reshape.N86), CE(ch0_image_reshape.N10)     : 1
  CLK(clk_50m), R(power_on_delay_inst.camera_pwnd), CE(power_on_delay_inst.N15)  : 16
  CLK(nt_cmos2_pclk), R(~cmos_init_done[1]), CE(cmos2_8_16bit.N10)   : 16
  CLK(pclk_in_test), R(ch0_image_reshape.N0), CE(ch0_image_reshape.N53)    : 16
  CLK(clk_50m), R(~ddr_init_done), CE(~power_on_delay_inst.cnt1[18])       : 19
  CLK(pclk_div2), R(~core_rst_n), CE(ch0_rframe_data_en)       : 128
  CLK(pclk_div2), R(~core_rst_n), CE(ch1_rframe_data_en)       : 128
  CLK(pclk_div2), R(~core_rst_n), CE(ch2_rframe_data_en)       : 128
  CLK(pclk_div2), R(~core_rst_n), CE(ch3_rframe_data_en)       : 128


Number of DFF:CE Signals : 308
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.P_RX_LANE_POWERUP(from GTP_DFF_C:Q)      : 1
  u_ips2l_pcie_dma.bar0_rd_clk_en(from GTP_DFF_C:Q)      : 2
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.rd_start(from GTP_LUT2:Z)    : 2
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.rd_start(from GTP_LUT2:Z)      : 2
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.N173(from GTP_LUT6D:Z5)    : 2
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N723(from GTP_LUT6:Z)       : 2
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N611(from GTP_LUT6:Z)    : 2
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N630(from GTP_LUT6:Z)    : 2
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_dqs_rddata_align.N611(from GTP_LUT6:Z)    : 2
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_dqs_rddata_align.N630(from GTP_LUT6:Z)    : 2
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_training_ctrl.N21(from GTP_LUT6D:Z)   : 2
  u_system_top.ddr_npu.u_ips_ddrc_top.mac_axi_wready(from GTP_DFF:Q)       : 2
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N203(from GTP_LUT6:Z)  : 2
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N254(from GTP_LUT6:Z)  : 2
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.state_reg[0](from GTP_DFF_E:Q)     : 2
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.norm_cmd_l_act(from GTP_LUT6D:Z)  : 2
  ~u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.state_reg[1](from GTP_INV:Z)  : 2
  coms2_reg_config.N1131(from GTP_LUT6D:Z)         : 3
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2844(from GTP_LUT6:Z)     : 3
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N303(from GTP_LUT6:Z)      : 3
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N591(from GTP_LUT6:Z)       : 3
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.eyecal_state_reg[1](from GTP_DFF_CE:Q)      : 3
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N343(from GTP_LUT6D:Z)      : 3
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.enblk1.rdcal_state_reg[2](from GTP_DFF_CE:Q)       : 3
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.wrcal_state_reg[1](from GTP_DFF_CE:Q)  : 3
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N643(from GTP_LUT6D:Z)  : 3
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N966(from GTP_LUT6D:Z)      : 3
  u_system_top.ddr_npu.u_ddrphy_top.u_ips2l_ddrphy_cpd_lock.up_dn_pls(from GTP_LUT2:Z)       : 3
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[0].mcdq_tfaw.N19(from GTP_LUT6:Z)   : 3
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[1].mcdq_tfaw.N19(from GTP_LUT6:Z)   : 3
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[2].mcdq_tfaw.N19(from GTP_LUT6:Z)   : 3
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N1812(from GTP_LUT6D:Z5)   : 3
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N770(from GTP_LUT6:Z)      : 3
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.state_reg[4](from GTP_INV:Z)       : 3
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.N518(from GTP_LUT6D:Z)     : 4
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N854(from GTP_LUT6D:Z)     : 4
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_update_ctrl.N108(from GTP_LUT6CARRY:Z)  : 4
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_update_ctrl.N128(from GTP_LUT6D:Z5)     : 4
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_gate_update_ctrl.dqift_dqs_group[0].ddrphy_drift_ctrl.N13(from GTP_LUT6D:Z)     : 4
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N855(from GTP_LUT6D:Z)      : 4
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N267(from GTP_LUT6:Z)       : 4
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.N122(from GTP_LUT6D:Z)    : 4
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.N136(from GTP_LUT6D:Z)    : 4
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N418(from GTP_LUT6:Z)  : 4
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.state_reg[0](from GTP_INV:Z)      : 4
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N276(from GTP_LUT6:Z)   : 5
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N468(from GTP_LUT6D:Z5)  : 5
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N625(from GTP_LUT6D:Z)   : 5
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N110(from GTP_LUT6D:Z)   : 5
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N468(from GTP_LUT6D:Z5)  : 5
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N625(from GTP_LUT6:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_rdcmd_fifo.fifo_empty(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_rdcmd_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)      : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_wrcmd_fifo.fifo_empty(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_wrcmd_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)      : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[0](from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[1](from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[2](from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[3](from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_empty[4](from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[0].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[1].ips2l_distributed_fifo_data.full(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[2].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.fifo_loop[3].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.ips2l_distributed_fifo_wstrb0.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_align_fifo.fifo_empty(from GTP_INV:Z)  : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_align_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_back_fifo.fifo_empty(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_back_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[0](from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[1](from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[2](from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[3](from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_empty[4](from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[0].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[1].ips2l_distributed_fifo_data.full(from GTP_INV:Z)  : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[2].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.fifo_loop[3].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wrcmd_align_fifo.fifo_empty(from GTP_INV:Z)  : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wrcmd_align_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.A_ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)       : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.B_ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)       : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_a(from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_b(from GTP_INV:Z)     : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_wdatapath.full(from GTP_INV:Z)      : 5
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_wdatapath.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.u_ips2l_distributed_fifo_ctr.rempty(from GTP_INV:Z)       : 5
  coms2_reg_config.u1.N196(from GTP_LUT6D:Z)       : 6
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.u_cpld_req_fifo.genblk1.pgs_pciex4_fifo.pgs_pciex4_fifo_ctrl.N55(from GTP_LUT6D:Z)    : 6
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.u_cpld_req_fifo.wr_en(from GTP_LUT2:Z)      : 6
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2580(from GTP_LUT5:Z)     : 6
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_PCIE_HARD_CTRL.U_IPS2L_PCIE_CFG_SPACE_INIT.N164(from GTP_LUT6D:Z)       : 6
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_PCIE_HARD_CTRL.U_IPS2L_PCIE_CFG_SPACE_INIT.N168(from GTP_LUT6D:Z)       : 6
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N174(from GTP_LUT6D:Z)     : 6
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N371(from GTP_LUT4:Z)  : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_bresp_buf.u_axi_bresp_fifo.fifo_empty(from GTP_INV:Z)    : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_bresp_buf.u_axi_bresp_fifo.ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)      : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[0](from GTP_INV:Z)     : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[1](from GTP_INV:Z)     : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[2](from GTP_INV:Z)     : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[3](from GTP_INV:Z)     : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_empty[4](from GTP_INV:Z)     : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[0].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[1].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[2].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.fifo_loop[3].ips2l_distributed_fifo_data.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 6
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.ips2l_distributed_fifo_wstrb0.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 6
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.fifo_data_in(from GTP_LUT2:Z)      : 7
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.u_mwr_data_rd_fifo.genblk1.pgs_pciex4_fifo.pgs_pciex4_fifo_ctrl.N56(from GTP_LUT6D:Z)    : 7
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.fifo_data_in(from GTP_LUT2:Z)  : 7
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.u_mwr_data_rd_fifo.genblk1.pgs_pciex4_fifo.pgs_pciex4_fifo_ctrl.N56(from GTP_LUT6D:Z)      : 7
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[0].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242(from GTP_LUT6:Z)     : 7
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[1].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242(from GTP_LUT6:Z)     : 7
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[2].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242(from GTP_LUT6D:Z)    : 7
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[3].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N242(from GTP_LUT6D:Z)    : 7
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N519(from GTP_LUT6:Z)   : 7
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N587(from GTP_LUT6:Z)   : 7
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_dqs_gate_cal.ddrphy_gatecal.N612(from GTP_LUT6:Z)   : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[0].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[1].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[2].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.fifo_loop[3].ips2l_distributed_fifo.u_ips2l_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)   : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[0](from GTP_INV:Z)       : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[1](from GTP_INV:Z)       : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[2](from GTP_INV:Z)       : 7
  ~u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_empty[3](from GTP_INV:Z)       : 7
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N595(from GTP_LUT6:Z)    : 8
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.tx_done(from GTP_LUT6D:Z)  : 8
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N183(from GTP_LUT6D:Z)       : 8
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N183(from GTP_LUT5:Z)    : 8
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.N534(from GTP_LUT6:Z)      : 8
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[0].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N360(from GTP_LUT6:Z)     : 8
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.genblk1[1].hsst_rst4mcrsw_rx_init.rx_rst_initfsm_multi_sw_lane.N360(from GTP_LUT6:Z)     : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.N316(from GTP_LUT6:Z)     : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N847(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.N498(from GTP_LUT6D:Z5)    : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N166(from GTP_LUT6D:Z)  : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N363(from GTP_LUT5:Z)      : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N1045(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N936(from GTP_LUT6:Z)       : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1618(from GTP_LUT6:Z)   : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1733(from GTP_LUT6:Z)   : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1759(from GTP_LUT5:Z)   : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1852(from GTP_LUT6D:Z5)       : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N434(from GTP_LUT6D:Z)   : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N439(from GTP_LUT6D:Z5)  : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N773(from GTP_LUT6D:Z)   : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N486(from GTP_LUT6:Z)    : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N544(from GTP_LUT6:Z)    : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N486(from GTP_LUT6:Z)    : 8
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_data_slice_wrlvl.N544(from GTP_LUT6:Z)    : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N286(from GTP_LUT6D:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N320(from GTP_LUT6D:Z5)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5065(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5098(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5278(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5454(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5630(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5806(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5982(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6158(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6334(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6510(from GTP_LUT6D:Z5)    : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6686(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6862(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7038(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7214(from GTP_LUT3:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7390(from GTP_LUT6D:Z)     : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7566(from GTP_LUT6:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr.N28(from GTP_LUT6D:Z5)  : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N458(from GTP_LUT6D:Z)       : 8
  u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/N1826_rnmt(from GTP_LUT6D:Z5)  : 8
  coms2_reg_config.N1166(from GTP_LUT6D:Z)         : 9
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_mwr_wr_ctrl.ips2l_pcie_dma_mwr_wr_ctrl.N205(from GTP_LUT6:Z)      : 9
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N454(from GTP_LUT6D:Z)      : 9
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N418(from GTP_LUT6:Z)       : 9
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N962(from GTP_LUT6:Z)       : 9
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1665(from GTP_LUT6:Z)   : 9
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1921(from GTP_LUT6:Z)   : 9
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1949(from GTP_LUT6:Z)   : 9
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1976(from GTP_LUT6:Z)   : 9
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_bresp_buf.u_axi_bresp_fifo.rd_en(from GTP_LUT6D:Z)  : 9
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5116(from GTP_LUT6:Z)      : 9
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.N94(from GTP_LUT6:Z)      : 9
  cmos2_href_d0(from GTP_DFF:Q)                    : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.cmd_reg_cfg_done(from GTP_DFF_C:Q)      : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N249(from GTP_LUT6D:Z)    : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N254(from GTP_LUT6D:Z)    : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2560(from GTP_LUT6D:Z)    : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N40(from GTP_LUT6D:Z)      : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N288(from GTP_LUT6D:Z5)    : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N192(from GTP_LUT5:Z)  : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.N53(from GTP_LUT6D:Z5)  : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N110(from GTP_LUT2:Z)    : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N192(from GTP_LUT6:Z)    : 10
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N651(from GTP_LUT6:Z)       : 10
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.pll_lock_multi_sw_wtchdg.N26(from GTP_LUT6D:Z)       : 10
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_eyecal.N275(from GTP_LUT6:Z)     : 10
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_ctrl.N325(from GTP_LUT5:Z)  : 10
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_ctrl.N334(from GTP_LUT6D:Z)       : 10
  u_system_top.ddr_npu.u_ddrphy_top.u_ips2l_ddrphy_rst_clk_phase_adj.N179(from GTP_LUT6D:Z)  : 10
  ~u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.state_reg[2](from GTP_INV:Z)  : 10
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.N58(from GTP_LUT6D:Z)   : 11
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.N349(from GTP_LUT6:Z)      : 11
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N765(from GTP_LUT6:Z)      : 11
  N207(from GTP_LUT6:Z)                            : 12
  ch0_image_reshape.N10(from GTP_LUT6CARRY:COUT)   : 12
  de_in_test(from GTP_DFF:Q)                       : 12
  o_dma_write_data_req(from GTP_DFF_C:Q)           : 12
  pcie_img_select_inst.N5(from GTP_LUT6:Z)         : 12
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.dma_cmd_reg_vld(from GTP_DFF_C:Q)       : 12
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_mwr_wr_ctrl.ips2l_pcie_dma_mwr_wr_ctrl.N211(from GTP_LUT6D:Z)     : 12
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N157(from GTP_LUT6D:Z)       : 12
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N157(from GTP_LUT6D:Z)   : 12
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.pll_lock_multi_sw_deb.N40(from GTP_LUT6D:Z)    : 12
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N460(from GTP_LUT4:Z)       : 12
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].ddrphy_data_slice.ddrphy_dqs_rddata_align.N127(from GTP_LUT6D:Z5)  : 12
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].ddrphy_data_slice.ddrphy_dqs_rddata_align.N127(from GTP_LUT4:Z)    : 12
  ~u_system_top.ddr_npu.u_ddrphy_top.calib_done(from GTP_INV:Z)      : 12
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1591(from GTP_LUT6:Z)   : 13
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N174(from GTP_LUT6D:Z)       : 13
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N246(from GTP_LUT6D:Z5)   : 14
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.N0(from GTP_LUT6D:Z)       : 14
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dfi.N2070(from GTP_LUT6D:Z5)   : 14
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N287(from GTP_LUT6:Z)      : 15
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N354(from GTP_LUT6:Z)      : 15
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N421(from GTP_LUT5:Z)      : 15
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_info.N488(from GTP_LUT5:Z)      : 15
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_data_slice_wrcal.N837(from GTP_LUT6:Z)       : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N227(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N231(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N235(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N239(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N24(from GTP_LUT6D:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N243(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N247(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N251(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N255(from GTP_LUT6:Z)    : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N306(from GTP_LUT6D:Z)       : 15
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N319(from GTP_LUT6:Z)  : 15
  ch0_image_reshape.N53(from GTP_LUT3:Z)           : 16
  cmos2_8_16bit.N10(from GTP_LUT6CARRY:Z)          : 16
  power_on_delay_inst.N15(from GTP_LUT6:Z)         : 16
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rstn_debounce.N43(from GTP_LUT6:Z)   : 16
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_rx_rst_mcrsw.rx_rst_fsm_multi_sw_lane.N361(from GTP_LUT5:Z)       : 16
  u_system_top.ddr_npu.u_ddrphy_top.dbg_slice_status[0](from GTP_DFF_C:Q)  : 16
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_check_ppll_out_sync_point.N69(from GTP_LUT6D:Z)   : 16
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1636(from GTP_LUT6D:Z)  : 16
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1994(from GTP_LUT6D:Z)  : 16
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N17(from GTP_LUT6D:Z)       : 17
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrcal.N543(from GTP_LUT3:Z)      : 18
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal.N1795(from GTP_LUT6:Z)   : 18
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_bm.N283(from GTP_LUT6:Z)  : 18
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcd_top.mcdq_dcd_sm.N461(from GTP_LUT6:Z)  : 18
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce.N43(from GTP_LUT6CARRY:Z)       : 19
  ~power_on_delay_inst.cnt1[18](from GTP_INV:Z)    : 19
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N314(from GTP_LUT6:Z)       : 20
  u_system_top.ddr_npu.u_ddrphy_top.ddrphy_calib_top.ddrphy_rdcal.N785(from GTP_LUT4:Z)      : 20
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.N152(from GTP_LUT6D:Z)       : 21
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.N152(from GTP_LUT6D:Z)   : 21
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N484(from GTP_LUT5:Z)    : 22
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N254(from GTP_LUT6D:Z)      : 26
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_back_fifo.rd_en(from GTP_LUT6D:Z5)      : 27
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.l_addr_cfg_done(from GTP_DFF_C:Q)       : 30
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.fifo_data_out(from GTP_LUT6D:Z)       : 30
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N93(from GTP_LUT6D:Z)       : 30
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.N199(from GTP_LUT6D:Z5)  : 31
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.dma_cmd_h_addr_vld(from GTP_DFF_C:Q)    : 32
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.dma_cmd_l_addr_vld(from GTP_DFF_C:Q)    : 32
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_controller.h_addr_cfg_done(from GTP_DFF_C:Q)       : 32
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_slice_top.wrlvl_trained_flag_synced(from GTP_INV:Z)    : 32
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.A_ips2l_distributed_fifo.rd_en(from GTP_LUT6D:Z)    : 37
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.B_ips2l_distributed_fifo.rd_en(from GTP_LUT6D:Z5)   : 37
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_buf.N220(from GTP_LUT3:Z)       : 37
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_mwr_wr_ctrl.ips2l_pcie_dma_mwr_wr_ctrl.first_dw(from GTP_LUT6D:Z)       : 38
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.ctrl_back_rdy(from GTP_DFF:Q)      : 38
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_mac_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.N108(from GTP_LUT6D:Z)      : 38
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N33(from GTP_LUT6D:Z)       : 39
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wrcmd_align_fifo.rd_en(from GTP_LUT6D:Z5)     : 39
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_axi_rdcmd_align_fifo.rd_en(from GTP_LUT6D:Z5)     : 40
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.arb_cmddata_in_ready(from GTP_LUT6D:Z)      : 42
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N389(from GTP_LUT6D:Z)   : 44
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_rdcmd_fifo.rd_en(from GTP_LUT6D:Z5)       : 47
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_axi_wrcmd_fifo.rd_en(from GTP_LUT6D:Z5)       : 47
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.u_user_cmd_fifo.N10(from GTP_LUT6D:Z)      : 58
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_cmd_arb.mcdq_axi_dec.u_user_cmd_fifo.N14(from GTP_LUT6D:Z5)     : 58
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.u_cpld_req_fifo.rd_en(from GTP_LUT6D:Z5)    : 60
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2567(from GTP_LUT6D:Z)    : 62
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N295(from GTP_LUT6D:Z)     : 62
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mrd_tx_ctrl.N2871(from GTP_LUT6D:Z5)   : 94
  ch0_rframe_data_en(from GTP_DFF_R:Q)             : 128
  ch1_rframe_data_en(from GTP_DFF:Q)               : 128
  ch2_rframe_data_en(from GTP_DFF:Q)               : 128
  ch3_rframe_data_en(from GTP_DFF:Q)               : 128
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_mwr_tx_ctrl.N334(from GTP_LUT6D:Z5)    : 128
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo0.rd_en[0](from GTP_LUT2:Z)    : 128
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo1.N10(from GTP_LUT4:Z)   : 128
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_mac_fifo1.N14(from GTP_LUT4:Z)   : 128
  ~u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.rd_ram_hold_ff(from GTP_INV:Z)    : 128
  ~u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.rd_ram_hold_ff(from GTP_INV:Z)      : 128
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_cpld_tx_ctrl.N44(from GTP_LUT2:Z)      : 129
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_rx_top.u_ips2l_pcie_dma_tlp_rcv.N494(from GTP_LUT3:Z)    : 132
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_cpld_rd_ctrl.u_ips2l_pcie_dma_cpld_rd_ctrl.u_mwr_data_rd_fifo.rd_en(from GTP_LUT4:Z)      : 135
  u_ips2l_pcie_dma.u_ips2l_pcie_dma_tx_top.u_ips2l_pcie_dma_tx_mwr_rd_ctrl.u_ips2l_pcie_dma_mwr_rd_ctrl.u_mwr_data_rd_fifo.rd_en(from GTP_LUT5:Z)  : 135
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.axi_rready_in(from GTP_DFF:Q)    : 138
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.u_mcdq_axi_rdata_arrange.u_axi_rdata_fifo.rd_en[0](from GTP_LUT2:Z)   : 138
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.u_axi_wdata_align_fifo.rd_en[0](from GTP_LUT3:Z)    : 144
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_buf.u_wdata_fifo.rd_en[0](from GTP_LUT2:Z)    : 145

Number of DFF:CLK Signals : 9
  coms2_reg_config.clock_20k(from GTP_DFF_R:Q)     : 23
  clk_50m(from GTP_GPLL:CLKOUT2)                   : 49
  nt_cmos2_pclk(from GTP_INBUF:O)                  : 61
  pclk(from GTP_HSSTLP_LANE:P_TCLK2FABRIC)         : 71
  pclk_in_test(from GTP_IOCLKDIV_E2:CLKDIVOUT)     : 95
  u_system_top.ddr_npu.u_ddrphy_top.rst_clk(from GTP_CLKBUFG:CLKOUT)       : 224
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.P_REFCK2CORE_0(from GTP_CLKBUFG:CLKOUT)      : 246
  pclk_div2(from GTP_HSSTLP_LANE:P_TCLK2FABRIC)    : 3565
  core_clk(from GTP_CLKBUFG:CLKOUT)                : 5706

Number of DFF:CP Signals : 14
  ~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.ref_rst_n(from GTP_INV:Z)       : 1
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_rstn(from GTP_INV:Z)       : 2
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_dll_rst_n_rg(from GTP_INV:Z)   : 2
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_rst_n_rg(from GTP_INV:Z)       : 2
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_cpd_rstn_synced(from GTP_INV:Z)      : 8
  u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.hsst_tx_rst_mcrsw.tx_rst_fsm_multi_sw_lane.N0(from GTP_LUT2:Z)   : 38
  ~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_PCIE_HARD_CTRL.core_rst_n_mem(from GTP_INV:Z)  : 69
  ~u_system_top.ddr_npu.u_ddrphy_top.logic_rstn(from GTP_INV:Z)      : 97
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_dll_rst_n(from GTP_INV:Z)      : 126
  ~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.U_IPS2L_HSSTLP_PCIE_SOFT_PHY.hsst_pciex4_rst.ext_rst_n_sync(from GTP_INV:Z)    : 188
  ~u_ips2l_pcie_wrap.U_IPS2L_PCIE_TOP.phy_rst_n(from GTP_INV:Z)      : 190
  ~u_system_top.ddr_npu.u_ddrphy_top.rst_seq_rstn(from GTP_INV:Z)    : 196
  ~u_system_top.ddr_npu.u_ddrphy_top.ddrphy_rst_n(from GTP_INV:Z)    : 1603
  ~core_rst_n(from GTP_INV:Z)                      : 2656

Number of DFF:RS Signals : 29
  cmos2_8_16bit.N47(from GTP_LUT6CARRY:Z)          : 2
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_rdata_align.N266(from GTP_LUT5:Z)       : 4
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5270(from GTP_LUT4:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5446(from GTP_LUT3:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5622(from GTP_LUT4:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5798(from GTP_LUT2:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5974(from GTP_LUT4:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6150(from GTP_LUT3:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6326(from GTP_LUT4:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6502(from GTP_LUT2:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6678(from GTP_LUT5:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N6854(from GTP_LUT4:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7030(from GTP_LUT5:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7206(from GTP_LUT3:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7382(from GTP_LUT5:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N7558(from GTP_LUT4:Z)      : 8
  u_system_top.ddr_npu.u_ips_ddrc_top.mcdq_axi_mc.mcdq_axi_channel0.mcdq_axi_wdata_align.N5110(from GTP_LUT5:Z)      : 9
  N280(from GTP_LUT3:Z)                            : 12
  ch0_image_reshape.N84(from GTP_LUT4:Z)           : 12
  ch0_image_reshape.N86(from GTP_LUT6:Z)           : 12
  pcie_img_select_inst.N302(from GTP_LUT3:Z)       : 12
  pcie_img_select_inst.N304(from GTP_LUT5:Z)       : 12
  power_on_delay_inst.camera_pwnd(from GTP_DFF_S:Q)      : 17
  ch0_image_reshape.N0(from GTP_LUT2:Z)            : 20
  ~ddr_init_done(from GTP_INV:Z)                   : 20
  ~cmos_init_done[1](from GTP_INV:Z)               : 24
  ~nt_cmos2_reset(from GTP_INV:Z)                  : 35
  N197_0(from GTP_LUT2:Z)                          : 128
  ~core_rst_n(from GTP_INV:Z)                      : 552

