INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bcheng/workspace/dev/langchain/ex4/hdl/verif/top_level_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_level_tb
