/*
 * hal_pwm.c- Sigmastar
 *
 * Copyright (C) 2018 Sigmastar Technology Corp.
 *
 * Author: ken.chang <ken-ms.chang@sigmastar.com.tw>
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */
#include "MsTypes.h"
#include <common.h>

//------------------------------------------------------------------------------
//  Define
//------------------------------------------------------------------------------
#define PWM_CLK                 (12000000)
#define PWM_GROUP_NUM           (1)
#define PWM_NUM                 (4)
//Common PWM registers
#define u16REG_PWM_SHIFT_L      (0x00*4)
#define u16REG_PWM_SHIFT_H      (0x01*4)
#define u16REG_PWM_DUTY_L       (0x02*4)
#define u16REG_PWM_DUTY_H       (0x03*4)
#define u16REG_PWM_PERIOD_L     (0x04*4) //reg_pwm0_period
#define u16REG_PWM_PERIOD_H     (0x05*4)
#define u16REG_PWM_DIV          (0x06*4)
#define u16REG_PWM_CTRL         (0x07*4)
    #define VDBEN_SW_BIT           0
    #define DBEN_BIT               1
    #define DIFF_P_EN_BIT          2
    #define SHIFT_GAT_BIT          3
    #define POLARITY_BIT           4

#define u16REG_PWM_SHIFT2       (0x08*4)
#define u16REG_PWM_DUTY2        (0x09*4)
#define u16REG_PWM_SHIFT3       (0x0A*4)
#define u16REG_PWM_DUTY3        (0x0B*4)
#define u16REG_PWM_SHIFT4       (0x0C*4)
#define u16REG_PWM_DUTY4        (0x0D*4)
#define u16REG_GROUP_ENABLE  (0x73*4)
    #define u16REG_GROUP_ENABLE_SHFT   (0x0)

#define u16REG_GROUP_JOIN          (0x74*4)
    #define u16REG_GROUP_JOIN_SHFT     (0x0)
#define u16REG_PWM_DUTY_QE0        (0x76*4)
    #define u16REG_PWM_DUTY_QE0_SHFT   (0x0)
#define u16REG_SW_RESET         (0x7F*4)
#define REG_CH_OFFSET           (0x20*4)

#define RIU_BASE_ADDR           0x1F000000

#define CHIPTOP_BANK_ADDR       0x101E00
#define BASE_REG_CHIPTOP_PA     RIU_BASE_ADDR+(CHIPTOP_BANK_ADDR*2)
#define REG_ID_07               (0x07*4)

#define PMSLEEP_BANK_ADDR       0x000E00
#define BASE_REG_PMSLEEP_PA     RIU_BASE_ADDR+(PMSLEEP_BANK_ADDR*2)
#define REG_ID_28               (0x28*4)

#define PWM_BANK_ADDR           0x001A00
#define BASE_REG_PWM_PA         RIU_BASE_ADDR+(PWM_BANK_ADDR*2)

#define BITS_PER_LONG           32
#define GENMASK(h, l)           (((~0UL) - (1UL << (l)) + 1) & (~0UL >> (BITS_PER_LONG - 1 - (h))))

#define BASE_REG_NULL 0xFFFFFFFF

typedef struct
{
    U32         u32PadId;
    U32    u32Mode;
} pwmPadTbl_t;


void halPWMPadSet(U8 u8Id, U32 u32Val);
void halPWMAllGrpEnable(void);
void halPWMDutyQE0(U8 u8GroupId, U8 u8Val);
int halPWMGroupJoin(U8 u8PWMId, U8 u8Val);
int halGroupEnable(U8 u8GroupId, U8 u8Val);

