#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 30 15:59:12 2018
# Process ID: 30091
# Current directory: /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/top.vdi
# Journal file: /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/frame_buffer/frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/video_clk/video_clk.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/one_16_d/one_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/nine_16_d/nine_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/five_16_d/five_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/six_16_d/six_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/four_16_d/four_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/seven_16_d/seven_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/two_16_d/two_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/eight_16_d/eight_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/three_16_d_1/three_16_d.dcp]
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/frame_buffer/frame_buffer.dcp' for cell 'frame_buffer_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp' for cell 'rescaled_fb_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/video_clk/video_clk.dcp' for cell 'video_clk_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/eight_16_d/eight_16_d.dcp' for cell 'char_rec_1/eight_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/five_16_d/five_16_d.dcp' for cell 'char_rec_1/five_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/four_16_d/four_16_d.dcp' for cell 'char_rec_1/four_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/nine_16_d/nine_16_d.dcp' for cell 'char_rec_1/nine_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/one_16_d/one_16_d.dcp' for cell 'char_rec_1/one_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/seven_16_d/seven_16_d.dcp' for cell 'char_rec_1/seven_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/six_16_d/six_16_d.dcp' for cell 'char_rec_1/six_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/three_16_d_1/three_16_d.dcp' for cell 'char_rec_1/three_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/two_16_d/two_16_d.dcp' for cell 'char_rec_1/two_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/one_image_48_48/one_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/two_image_48_48/two_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/three_image_48_48/three_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_3'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/four_image_48_48/four_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_4'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/five_image_48_48/five_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_5'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/six_image_48_48/six_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_6'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/seven_image_48_48/seven_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_7'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/eight_image_48_48/eight_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_8'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/nine_image_48_48/nine_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_9'
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, video_clk_1/inst/clkin1_ibufg, from the path connected to top-level port: CLK_100M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'video_clk_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/dcp_3/video_clk.edf:276]
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk_board.xdc] for cell 'video_clk_1/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk_board.xdc] for cell 'video_clk_1/inst'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc] for cell 'video_clk_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1808.574 ; gain = 472.461 ; free physical = 2753 ; free virtual = 13215
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc] for cell 'video_clk_1/inst'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/frame_buffer/frame_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/video_clk/video_clk.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/one_16_d/one_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/nine_16_d/nine_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/five_16_d/five_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/six_16_d/six_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/four_16_d/four_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/seven_16_d/seven_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/two_16_d/two_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/eight_16_d/eight_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-30091-eecs-digital-18/three_16_d_1/three_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/eight_image_48_48/eight_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/four_image_48_48/four_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/two_image_48_48/two_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/six_image_48_48/six_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/five_image_48_48/five_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/nine_image_48_48/nine_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/one_image_48_48/one_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/seven_image_48_48/seven_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/three_image_48_48/three_image_48_48.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.574 ; gain = 829.812 ; free physical = 2778 ; free virtual = 13212
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1873.605 ; gain = 64.031 ; free physical = 2777 ; free virtual = 13212
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1cab57646

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b58b38f2

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1873.605 ; gain = 0.000 ; free physical = 2776 ; free virtual = 13210

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 22 cells.
Phase 2 Constant Propagation | Checksum: 6db3cc72

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1873.605 ; gain = 0.000 ; free physical = 2776 ; free virtual = 13210

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1360 unconnected nets.
INFO: [Opt 31-11] Eliminated 40 unconnected cells.
Phase 3 Sweep | Checksum: 15fbe4097

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1873.605 ; gain = 0.000 ; free physical = 2776 ; free virtual = 13210

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1873.605 ; gain = 0.000 ; free physical = 2776 ; free virtual = 13210
Ending Logic Optimization Task | Checksum: 15fbe4097

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1873.605 ; gain = 0.000 ; free physical = 2776 ; free virtual = 13210

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 133 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 36 newly gated: 37 Total Ports: 266
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 12828ed26

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2432 ; free virtual = 12866
Ending Power Optimization Task | Checksum: 12828ed26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.590 ; gain = 420.984 ; free physical = 2432 ; free virtual = 12866
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.590 ; gain = 485.016 ; free physical = 2432 ; free virtual = 12866
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2429 ; free virtual = 12866
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net CLK_100M_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): CLK_100M_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2425 ; free virtual = 12862
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12861

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4b9b06bf

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12861

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4b9b06bf

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12861

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.11 DisallowedInsts
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.12 HdioRelatedChecker
Phase 1.1.1.11 DisallowedInsts | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.12 HdioRelatedChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 4b9b06bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 4b9b06bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 4b9b06bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 4b9b06bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: fa193f97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: fa193f97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1027996e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 16442ce6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 16442ce6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.2.1 Place Init Design | Checksum: 1f3fbb80e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1.2 Build Placer Netlist Model | Checksum: 1f3fbb80e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1f3fbb80e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860
Phase 1 Placer Initialization | Checksum: 1f3fbb80e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12860

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f73d5cc7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f73d5cc7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a5f86fd3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16240ce01

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16240ce01

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17d7502c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15ed516a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1e4ce9b09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 171d3fe65

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 171d3fe65

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: e8d3a2ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857
Phase 3 Detail Placement | Checksum: e8d3a2ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: e0ceed50

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.875. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: f767c3bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857
Phase 4.1 Post Commit Optimization | Checksum: f767c3bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: f767c3bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: f767c3bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: f767c3bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: f767c3bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1ce545bc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce545bc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857
Ending Placer Task | Checksum: 195017169

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2420 ; free virtual = 12857
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2405 ; free virtual = 12859
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2415 ; free virtual = 12857
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2415 ; free virtual = 12857
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2415 ; free virtual = 12857
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aaf10f4b ConstDB: 0 ShapeSum: ea10621e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e568f2dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2415 ; free virtual = 12857

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e568f2dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2415 ; free virtual = 12857

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e568f2dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2414 ; free virtual = 12856

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e568f2dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2414 ; free virtual = 12856
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19510f6f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2410 ; free virtual = 12852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.677 | TNS=-46.093| WHS=-0.277 | THS=-25.920|

Phase 2 Router Initialization | Checksum: 18d4d3fb6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2410 ; free virtual = 12852

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1707eeddd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 150b4323e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.804 | TNS=-59.365| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 23b2fd2d8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2c6900e6f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
Phase 4.1.2 GlobIterForTiming | Checksum: 1b9a67890

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
Phase 4.1 Global Iteration 0 | Checksum: 1b9a67890

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 219f06e5b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.794 | TNS=-60.105| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24449e7c7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
Phase 4 Rip-up And Reroute | Checksum: 24449e7c7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fcd10323

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.794 | TNS=-60.105| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 6d076e4d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 6d076e4d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
Phase 5 Delay and Skew Optimization | Checksum: 6d076e4d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 117630d6b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.764 | TNS=-58.304| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 116c85b39

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
Phase 6 Post Hold Fix | Checksum: 116c85b39

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.88667 %
  Global Horizontal Routing Utilization  = 1.5736 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: d1c7fc9a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d1c7fc9a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ec60541

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.764 | TNS=-58.304| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13ec60541

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2376 ; free virtual = 12818
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2294.590 ; gain = 0.000 ; free physical = 2357 ; free virtual = 12821
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP video_playback_1/display_grid_1/start_x input video_playback_1/display_grid_1/start_x/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP video_playback_1/display_grid_1/start_y input video_playback_1/display_grid_1/start_y/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP camera_1/camera_address_gen_1/memory_addr output camera_1/camera_address_gen_1/memory_addr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP frame_parser_1/read_addr output frame_parser_1/read_addr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP video_playback_1/display_grid_1/start_x output video_playback_1/display_grid_1/start_x/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP video_playback_1/display_grid_1/start_y output video_playback_1/display_grid_1/start_y/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP video_playback_1/memory_addr0 output video_playback_1/memory_addr0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP video_playback_1/memory_addr1 output video_playback_1/memory_addr1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP camera_1/camera_address_gen_1/memory_addr multiplier stage camera_1/camera_address_gen_1/memory_addr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP frame_parser_1/read_addr multiplier stage frame_parser_1/read_addr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP video_playback_1/display_grid_1/start_x multiplier stage video_playback_1/display_grid_1/start_x/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP video_playback_1/display_grid_1/start_y multiplier stage video_playback_1/display_grid_1/start_y/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP video_playback_1/memory_addr0 multiplier stage video_playback_1/memory_addr0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP video_playback_1/memory_addr1 multiplier stage video_playback_1/memory_addr1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net char_rec_1/max_score_1/max_score_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin char_rec_1/max_score_1/max_score_reg[3]_i_2/O, cell char_rec_1/max_score_1/max_score_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net char_rec_1/max_score_1/max_score_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin char_rec_1/max_score_1/max_score_reg[3]_i_2/O, cell char_rec_1/max_score_1/max_score_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JA[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port JB[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 33 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13038176 bits.
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov 30 16:00:35 2018. For additional details about this file, please refer to the WebTalk help file at /var/local/xilinx-local/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2399.516 ; gain = 104.926 ; free physical = 2142 ; free virtual = 12605
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 16:00:35 2018...
