Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: fb_less_2d_gpu_standalone.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fb_less_2d_gpu_standalone.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fb_less_2d_gpu_standalone"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : fb_less_2d_gpu_standalone
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\vga_ctrl_e.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing entity <vga_ctrl>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\ram.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing entity <ram>.
Parsing architecture <arch> of entity <ram>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\clk_gen_100MHz_e.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing entity <clk_gen_100MHz>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\devl\projnav\reg.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing entity <reg>.
Parsing architecture <arch_reg> of entity <reg>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\vga_ctrl_a.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing architecture <arch_v1> of entity <vga_ctrl>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing entity <fb_less_2d_gpu>.
Parsing architecture <Behavioral> of entity <fb_less_2d_gpu>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\clk_gen_100MHz_a.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing architecture <arch_v1> of entity <clk_gen_100mhz>.
Parsing VHDL file "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu_standalone.vhd" into library fb_less_2d_gpu_periph_v1_00_a
Parsing entity <fb_less_2d_gpu_standalone>.
Parsing architecture <IMP> of entity <fb_less_2d_gpu_standalone>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fb_less_2d_gpu_standalone> (architecture <IMP>) from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <vga_ctrl> (architecture <arch_v1>) from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <fb_less_2d_gpu> (architecture <Behavioral>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.
WARNING:HDLCompiler:871 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 149: Using initial value "1111111111111111" for rect_row_s since it is never assigned
WARNING:HDLCompiler:871 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 150: Using initial value "1111111111111111" for rect_col_s since it is never assigned
WARNING:HDLCompiler:871 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 151: Using initial value "0000000011110000" for rect_width_s since it is never assigned
WARNING:HDLCompiler:871 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 152: Using initial value "0000000011110000" for rect_height_s since it is never assigned
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 279: rst_n_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 309: go_to_next_tile_line_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 373: current_state_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 376: y_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 379: tx_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 380: tx_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 386: y_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 390: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 391: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 392: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 393: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 394: mem_addr_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 397: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 398: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 399: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 400: mem_data_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 401: mem_addr_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 420: ti_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 421: ti_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 426: tile_mat_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 427: ti_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 430: i_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 434: i_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 441: i_r should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 526: Assignment to acc_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 532: Assignment to acc_g_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 538: Assignment to acc_b_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 550: Assignment to weight_r ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 558: rst_n_i should be on the sensitivity list of the process

Elaborating entity <ram> (architecture <arch>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.

Elaborating entity <reg> (architecture <arch_reg>) with generics from library <fb_less_2d_gpu_periph_v1_00_a>.
WARNING:HDLCompiler:634 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 139: Net <start_rendering_s[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 148: Net <rgba_s[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 208: Net <phase_s[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" Line 211: Net <index_s[19]> does not have a driver.

Elaborating entity <clk_gen_100MHz> (architecture <arch_v1>) from library <fb_less_2d_gpu_periph_v1_00_a>.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 578. All outputs of instance <ram_i> of block <ram> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 588. All outputs of instance <rgba_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 600. All outputs of instance <rect_width_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 612. All outputs of instance <rect_height_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 624. All outputs of instance <rect_col_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 636. All outputs of instance <rect_row_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 649. All outputs of instance <phase_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 661. All outputs of instance <index_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 674. All outputs of instance <y_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 686. All outputs of instance <ty_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 698. All outputs of instance <tx_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 710. All outputs of instance <ti_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 722. All outputs of instance <i_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 734. All outputs of instance <start_render_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 746. All outputs of instance <next_tile_line_reg> of block <reg> are unconnected in block <fb_less_2d_gpu>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fb_less_2d_gpu_standalone>.
    Related source file is "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu_standalone.vhd".
    Summary:
	no macro.
Unit <fb_less_2d_gpu_standalone> synthesized.

Synthesizing Unit <vga_ctrl>.
    Related source file is "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\vga_ctrl_e.vhd".
    Found 10-bit register for signal <pixel_x>.
    Found 9-bit register for signal <pixel_y>.
    Found 1-bit register for signal <vga_clk>.
    Found 8-bit register for signal <red>.
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <blue>.
    Found 10-bit register for signal <pixel_x_d1>.
    Found 9-bit register for signal <pixel_y_d1>.
    Found 1-bit register for signal <n_blank>.
    Found 1-bit register for signal <n_h_sync>.
    Found 1-bit register for signal <n_v_sync>.
    Found 1-bit register for signal <n_sync>.
    Found 2-bit register for signal <phase>.
    Found 2-bit adder for signal <phase[1]_GND_5_o_add_1_OUT> created at line 1241.
    Found 10-bit adder for signal <pixel_x[9]_GND_5_o_add_8_OUT> created at line 1241.
    Found 9-bit adder for signal <pixel_y[8]_GND_5_o_mux_17_OUT> created at line 1241.
    Found 10-bit comparator lessequal for signal <n0038> created at line 134
    Found 9-bit comparator lessequal for signal <n0040> created at line 134
    Found 10-bit comparator lessequal for signal <n0044> created at line 139
    Found 10-bit comparator greater for signal <pixel_x_d1[9]_PWR_5_o_LessThan_40_o> created at line 139
    Found 9-bit comparator lessequal for signal <n0049> created at line 144
    Found 9-bit comparator greater for signal <pixel_y_d1[8]_PWR_5_o_LessThan_42_o> created at line 144
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_ctrl> synthesized.

Synthesizing Unit <fb_less_2d_gpu>.
    Related source file is "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd".
        DATA_WIDTH = 32
        COLOR_WIDTH = 24
        ADDR_WIDTH = 13
WARNING:Xst:647 - Input <pixel_row_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pixel_col_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phase_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 588: Output port <o_q> of the instance <rgba_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 600: Output port <o_q> of the instance <rect_width_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 612: Output port <o_q> of the instance <rect_height_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 624: Output port <o_q> of the instance <rect_col_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 636: Output port <o_q> of the instance <rect_row_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 649: Output port <o_q> of the instance <phase_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 661: Output port <o_q> of the instance <index_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\fb_less_2d_gpu.vhd" line 746: Output port <o_q> of the instance <next_tile_line_reg> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rgb_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <start_rendering_s> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rgba_s> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phase_s> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <index_s> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fb_less_2d_gpu> synthesized.

Synthesizing Unit <clk_gen_100MHz>.
    Related source file is "D:\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\hdl\vhdl\clk_gen_100MHz_e.vhd".
    Summary:
	no macro.
Unit <clk_gen_100MHz> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 2-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 5
 10-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 2
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <green_7> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_6> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_5> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_4> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_3> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_2> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_1> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_0> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_7> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_6> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_5> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_4> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_3> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_2> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_1> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_0> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_7> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_6> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_5> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_4> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_3> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_2> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_1> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_0> (without init value) has a constant value of 0 in block <vga_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <fb_less_2d_gpu_i> is unconnected in block <fb_less_2d_gpu_standalone>.
   It will be removed from the design.

Synthesizing (advanced) Unit <vga_ctrl>.
The following registers are absorbed into counter <phase>: 1 register on signal <phase>.
The following registers are absorbed into counter <pixel_y>: 1 register on signal <pixel_y>.
The following registers are absorbed into counter <pixel_x>: 1 register on signal <pixel_x>.
Unit <vga_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <vga_ctrl> is equivalent to the following 23 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> <blue_4> <blue_5> <blue_6> <blue_7> <red_0> <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> <green_0> <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> <green_7> 
WARNING:Xst:1710 - FF/Latch <blue_0> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pixel_x_d1_0> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <pixel_x_d1_1> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <pixel_x_d1_2> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <pixel_x_d1_3> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <pixel_y_d1_0> of sequential type is unconnected in block <vga_ctrl>.

Optimizing unit <fb_less_2d_gpu_standalone> ...

Optimizing unit <vga_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fb_less_2d_gpu_standalone, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fb_less_2d_gpu_standalone.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 95
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 17
#      LUT2                        : 4
#      LUT3                        : 10
#      LUT4                        : 4
#      LUT5                        : 10
#      LUT6                        : 8
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 40
#      FD                          : 13
#      FDE                         : 18
#      FDRE                        : 9
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 32
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 30
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  54576     0%  
 Number of Slice LUTs:                   57  out of  27288     0%  
    Number used as Logic:                57  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      30  out of     70    42%  
   Number with an unused LUT:            13  out of     70    18%  
   Number of fully used LUT-FF pairs:    27  out of     70    38%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    358     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_24MHz_i                        | DCM_SP:CLKFX           | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 18.492ns (Maximum Frequency: 54.078MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_24MHz_i'
  Clock period: 18.492ns (frequency: 54.078MHz)
  Total number of paths / destination ports: 460 / 67
-------------------------------------------------------------------------
Delay:               4.438ns (Levels of Logic = 3)
  Source:            vga_ctrl_i/pixel_x_6 (FF)
  Destination:       vga_ctrl_i/pixel_x_9 (FF)
  Source Clock:      clk_24MHz_i rising 4.2X
  Destination Clock: clk_24MHz_i rising 4.2X

  Data Path: vga_ctrl_i/pixel_x_6 to vga_ctrl_i/pixel_x_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  vga_ctrl_i/pixel_x_6 (vga_ctrl_i/pixel_x_6)
     LUT6:I1->O            2   0.254   0.834  vga_ctrl_i/en_25MHz_pixel_x[9]_AND_4_o_SW0 (N2)
     LUT6:I4->O            9   0.250   0.976  vga_ctrl_i/Mcount_pixel_x_val1 (vga_ctrl_i/Mcount_pixel_x_val)
     LUT5:I4->O            1   0.254   0.000  vga_ctrl_i/pixel_x_9_rstpot (vga_ctrl_i/pixel_x_9_rstpot)
     FD:D                      0.074          vga_ctrl_i/pixel_x_9
    ----------------------------------------
    Total                      4.438ns (1.357ns logic, 3.081ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_24MHz_i'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            vga_ctrl_i/vga_clk (FF)
  Destination:       vga_clk_o (PAD)
  Source Clock:      clk_24MHz_i rising 4.2X

  Data Path: vga_ctrl_i/vga_clk to vga_clk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  vga_ctrl_i/vga_clk (vga_ctrl_i/vga_clk)
     OBUF:I->O                 2.912          vga_clk_o_OBUF (vga_clk_o)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    4.438|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.06 secs
 
--> 

Total memory usage is 727760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    9 (   0 filtered)

