

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
59223c5836e436fa179bac05233b3051  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU > _cuobjdump_complete_output_iuVwTL"
Parsing file _cuobjdump_complete_output_iuVwTL
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65604_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65599_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65601_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65600_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65602_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_H0q7XW"
Running: cat _ptx_H0q7XW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KR0I27
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KR0I27 --output-file  /dev/null 2> _ptx_H0q7XWinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_H0q7XW _ptx2_KR0I27 _ptx_H0q7XWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 11 queen = 2680  time = 1.146000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=38880 (inst/sec) elapsed = 0:0:00:01 / Wed May 13 10:17:08 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(30,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 131084 (ipc=87.4) sim_rate=65542 (inst/sec) elapsed = 0:0:00:02 / Wed May 13 10:17:09 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(24,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2483,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2484,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 206458 (ipc=82.6) sim_rate=68819 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 10:17:10 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2500,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2501,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2504,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2505,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2507,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2508,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2509,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2510,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2511,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2512,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2513,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2515,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2516,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2517,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2518,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2519,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2520,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2522,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2525,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2526,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2527,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2529,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2531,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2533,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2534,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2534,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2535,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2536,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2537,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2538,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2539,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2540,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2541,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2542,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2543,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2544,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2608,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2609,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2624,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2625,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2626,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2627,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2628,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2629,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2630,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2631,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2632,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2634,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2635,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2636,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2637,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2638,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2639,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2640,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2641,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2642,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2643,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2644,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2645,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2646,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2647,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2648,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2649,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2650,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2651,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2652,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2653,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2654,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2656,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2657,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2658,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2659,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2663,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2664,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(56,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 378613 (ipc=126.2) sim_rate=94653 (inst/sec) elapsed = 0:0:00:04 / Wed May 13 10:17:11 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3026,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3027,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3030,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3031,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3039,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3040,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3042,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3043,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3045,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3046,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3048,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3049,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(93,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3053,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3056,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3059,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3062,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3117,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3118,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3120,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3121,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3123,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3124,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3130,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3131,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3134,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3135,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3136,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3137,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3139,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3140,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3142,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3146,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3147,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3172,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3173,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3189,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3190,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3193,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3195,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3196,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3197,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3198,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3210,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3211,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3213,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3214,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3216,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3217,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3219,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3220,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3226,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3227,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3260,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3300,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3301,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3318,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3320,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3321,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3323,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3326,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3327,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3329,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3330,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(111,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3341,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3345,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3346,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3359,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3360,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3362,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3363,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3371,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3374,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3375,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3377,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3451,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3452,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 545956 (ipc=156.0) sim_rate=109191 (inst/sec) elapsed = 0:0:00:05 / Wed May 13 10:17:12 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3575,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3576,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3589,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3590,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3598,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3599,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3603,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3604,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3604,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3605,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3608,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3609,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3617,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3618,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(125,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3717,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3736,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3737,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3738,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3738,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3739,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3742,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3743,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3744,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3744,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3745,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3746,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3747,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3748,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3750,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3753,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3754,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3754,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3755,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3756,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3758,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3759,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3762,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3763,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3793,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3794,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3820,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3821,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3822,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3823,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3827,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3828,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3830,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3831,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3833,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3836,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3837,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3866,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3867,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(141,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3954,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3955,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3967,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3968,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3970,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3971,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3973,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3974,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3978,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3979,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3979,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3980,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3982,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3983,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3986,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3987,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 706756 (ipc=176.7) sim_rate=100965 (inst/sec) elapsed = 0:0:00:07 / Wed May 13 10:17:14 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4028,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4029,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4122,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4123,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4139,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4140,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4142,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4143,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4153,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4154,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4167,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4168,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4171,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4172,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4175,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4176,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4176,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4177,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4179,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4180,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4183,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4184,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4192,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4193,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4197,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4198,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(181,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4279,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4280,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4286,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4287,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4292,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4293,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4295,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4302,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4303,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4308,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4309,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4326,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4327,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4351,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4352,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4354,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4355,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4357,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4360,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4361,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4363,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4364,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4366,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4367,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4370,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4371,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4377,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4378,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4405,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4406,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4416,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4417,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4456,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4457,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4463,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4464,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4481,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4482,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 874635 (ipc=194.4) sim_rate=109329 (inst/sec) elapsed = 0:0:00:08 / Wed May 13 10:17:15 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(202,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4545,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4546,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4565,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4566,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4570,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4580,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4581,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4582,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4583,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4584,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4585,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4586,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4587,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4589,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4590,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4592,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4593,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4630,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4634,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4635,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4665,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4666,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4704,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4705,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4705,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4706,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4730,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4731,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4738,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4739,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4744,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4745,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4767,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4768,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4770,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4773,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4774,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4776,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4777,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4779,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4780,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4782,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4783,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(210,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4837,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4838,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4847,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4848,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4859,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4864,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4866,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4867,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4885,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4886,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4888,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4889,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4899,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4900,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4957,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4958,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1041603 (ipc=208.3) sim_rate=115733 (inst/sec) elapsed = 0:0:00:09 / Wed May 13 10:17:16 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5043,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5044,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5059,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5060,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5061,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5062,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5063,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5064,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5066,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5067,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5067,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5068,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5069,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5070,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5071,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5072,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5073,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5074,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5100,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5101,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5107,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5108,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(231,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5117,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5118,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5122,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5123,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5124,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5125,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5154,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5164,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5165,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5174,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5178,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5181,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5182,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5185,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5187,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5251,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5265,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5288,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5306,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5318,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5348,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5355,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5377,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(246,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5478,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5494,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5498,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5498,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1181496 (ipc=214.8) sim_rate=118149 (inst/sec) elapsed = 0:0:00:10 / Wed May 13 10:17:17 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5500,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5502,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5504,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5506,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5508,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5515,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5536,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5578,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5599,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5618,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5621,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5627,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5636,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5652,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5679,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5682,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5690,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5722,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5760,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5766,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5772,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1196118 (ipc=184.0) sim_rate=108738 (inst/sec) elapsed = 0:0:00:11 / Wed May 13 10:17:18 2015
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1213415 (ipc=110.3) sim_rate=101117 (inst/sec) elapsed = 0:0:00:12 / Wed May 13 10:17:19 2015
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1229102 (ipc=81.9) sim_rate=94546 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 10:17:20 2015
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1244317 (ipc=65.5) sim_rate=88879 (inst/sec) elapsed = 0:0:00:14 / Wed May 13 10:17:21 2015
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1261890 (ipc=53.7) sim_rate=84126 (inst/sec) elapsed = 0:0:00:15 / Wed May 13 10:17:22 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1277481 (ipc=46.5) sim_rate=79842 (inst/sec) elapsed = 0:0:00:16 / Wed May 13 10:17:23 2015
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 1292683 (ipc=41.0) sim_rate=76040 (inst/sec) elapsed = 0:0:00:17 / Wed May 13 10:17:24 2015
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 1308297 (ipc=36.9) sim_rate=72683 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 10:17:25 2015
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 1325633 (ipc=33.1) sim_rate=69770 (inst/sec) elapsed = 0:0:00:19 / Wed May 13 10:17:26 2015
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 1340899 (ipc=30.5) sim_rate=67044 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 10:17:27 2015
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 1356629 (ipc=28.3) sim_rate=64601 (inst/sec) elapsed = 0:0:00:21 / Wed May 13 10:17:28 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 1372064 (ipc=26.4) sim_rate=62366 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 10:17:29 2015
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 1387622 (ipc=24.8) sim_rate=60331 (inst/sec) elapsed = 0:0:00:23 / Wed May 13 10:17:30 2015
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 1402885 (ipc=23.4) sim_rate=58453 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 10:17:31 2015
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 1418505 (ipc=22.2) sim_rate=56740 (inst/sec) elapsed = 0:0:00:25 / Wed May 13 10:17:32 2015
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 1435657 (ipc=21.0) sim_rate=55217 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 10:17:33 2015
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 1451331 (ipc=20.0) sim_rate=53753 (inst/sec) elapsed = 0:0:00:27 / Wed May 13 10:17:34 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 1466849 (ipc=19.2) sim_rate=52387 (inst/sec) elapsed = 0:0:00:28 / Wed May 13 10:17:35 2015
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 1484035 (ipc=18.3) sim_rate=51173 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 10:17:36 2015
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 1499180 (ipc=17.6) sim_rate=49972 (inst/sec) elapsed = 0:0:00:30 / Wed May 13 10:17:37 2015
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1514655 (ipc=17.0) sim_rate=48859 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 10:17:38 2015
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 1530253 (ipc=16.5) sim_rate=47820 (inst/sec) elapsed = 0:0:00:32 / Wed May 13 10:17:39 2015
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 1547768 (ipc=15.9) sim_rate=46902 (inst/sec) elapsed = 0:0:00:33 / Wed May 13 10:17:40 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 1562875 (ipc=15.4) sim_rate=45966 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 10:17:41 2015
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 1576778 (ipc=15.0) sim_rate=45050 (inst/sec) elapsed = 0:0:00:35 / Wed May 13 10:17:42 2015
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 1588250 (ipc=14.7) sim_rate=44118 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 10:17:43 2015
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 1601626 (ipc=14.4) sim_rate=43287 (inst/sec) elapsed = 0:0:00:37 / Wed May 13 10:17:44 2015
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 1616945 (ipc=14.0) sim_rate=42551 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 10:17:45 2015
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 1630435 (ipc=13.7) sim_rate=41806 (inst/sec) elapsed = 0:0:00:39 / Wed May 13 10:17:46 2015
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 1644075 (ipc=13.4) sim_rate=41101 (inst/sec) elapsed = 0:0:00:40 / Wed May 13 10:17:47 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 1657969 (ipc=13.2) sim_rate=40438 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 10:17:48 2015
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 1667239 (ipc=13.0) sim_rate=39696 (inst/sec) elapsed = 0:0:00:42 / Wed May 13 10:17:49 2015
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 1682884 (ipc=12.7) sim_rate=39136 (inst/sec) elapsed = 0:0:00:43 / Wed May 13 10:17:50 2015
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 1696402 (ipc=12.5) sim_rate=38554 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 10:17:51 2015
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 1709365 (ipc=12.3) sim_rate=37985 (inst/sec) elapsed = 0:0:00:45 / Wed May 13 10:17:52 2015
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 1721360 (ipc=12.1) sim_rate=37420 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 10:17:53 2015
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 1734835 (ipc=11.9) sim_rate=36911 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 10:17:54 2015
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 1750257 (ipc=11.7) sim_rate=36463 (inst/sec) elapsed = 0:0:00:48 / Wed May 13 10:17:55 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 1763902 (ipc=11.5) sim_rate=35998 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 10:17:56 2015
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 1779324 (ipc=11.3) sim_rate=35586 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 10:17:57 2015
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 1790868 (ipc=11.2) sim_rate=35115 (inst/sec) elapsed = 0:0:00:51 / Wed May 13 10:17:58 2015
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 1804244 (ipc=11.0) sim_rate=34697 (inst/sec) elapsed = 0:0:00:52 / Wed May 13 10:17:59 2015
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 1819844 (ipc=10.8) sim_rate=34336 (inst/sec) elapsed = 0:0:00:53 / Wed May 13 10:18:00 2015
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 1833043 (ipc=10.7) sim_rate=33945 (inst/sec) elapsed = 0:0:00:54 / Wed May 13 10:18:01 2015
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 1846544 (ipc=10.6) sim_rate=33573 (inst/sec) elapsed = 0:0:00:55 / Wed May 13 10:18:02 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 1862001 (ipc=10.4) sim_rate=33250 (inst/sec) elapsed = 0:0:00:56 / Wed May 13 10:18:03 2015
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 1875541 (ipc=10.3) sim_rate=32904 (inst/sec) elapsed = 0:0:00:57 / Wed May 13 10:18:04 2015
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 1888914 (ipc=10.2) sim_rate=32567 (inst/sec) elapsed = 0:0:00:58 / Wed May 13 10:18:05 2015
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 1902441 (ipc=10.0) sim_rate=32244 (inst/sec) elapsed = 0:0:00:59 / Wed May 13 10:18:06 2015
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 1914241 (ipc= 9.9) sim_rate=31904 (inst/sec) elapsed = 0:0:01:00 / Wed May 13 10:18:07 2015
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 1928046 (ipc= 9.8) sim_rate=31607 (inst/sec) elapsed = 0:0:01:01 / Wed May 13 10:18:08 2015
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 1941096 (ipc= 9.7) sim_rate=31308 (inst/sec) elapsed = 0:0:01:02 / Wed May 13 10:18:09 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 1952665 (ipc= 9.6) sim_rate=30994 (inst/sec) elapsed = 0:0:01:03 / Wed May 13 10:18:10 2015
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 1966176 (ipc= 9.5) sim_rate=30721 (inst/sec) elapsed = 0:0:01:04 / Wed May 13 10:18:11 2015
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 1979308 (ipc= 9.4) sim_rate=30450 (inst/sec) elapsed = 0:0:01:05 / Wed May 13 10:18:12 2015
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 1992851 (ipc= 9.4) sim_rate=30194 (inst/sec) elapsed = 0:0:01:06 / Wed May 13 10:18:13 2015
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 2006437 (ipc= 9.3) sim_rate=29946 (inst/sec) elapsed = 0:0:01:07 / Wed May 13 10:18:14 2015
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 2016104 (ipc= 9.2) sim_rate=29648 (inst/sec) elapsed = 0:0:01:08 / Wed May 13 10:18:15 2015
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 2030060 (ipc= 9.1) sim_rate=29421 (inst/sec) elapsed = 0:0:01:09 / Wed May 13 10:18:16 2015
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 2043610 (ipc= 9.0) sim_rate=29194 (inst/sec) elapsed = 0:0:01:10 / Wed May 13 10:18:17 2015
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 2057183 (ipc= 9.0) sim_rate=28974 (inst/sec) elapsed = 0:0:01:11 / Wed May 13 10:18:18 2015
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 2070576 (ipc= 8.9) sim_rate=28758 (inst/sec) elapsed = 0:0:01:12 / Wed May 13 10:18:19 2015
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 2084408 (ipc= 8.8) sim_rate=28553 (inst/sec) elapsed = 0:0:01:13 / Wed May 13 10:18:20 2015
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 2099635 (ipc= 8.7) sim_rate=28373 (inst/sec) elapsed = 0:0:01:14 / Wed May 13 10:18:21 2015
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 2113330 (ipc= 8.7) sim_rate=28177 (inst/sec) elapsed = 0:0:01:15 / Wed May 13 10:18:22 2015
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 2126479 (ipc= 8.6) sim_rate=27979 (inst/sec) elapsed = 0:0:01:16 / Wed May 13 10:18:23 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 2141999 (ipc= 8.5) sim_rate=27818 (inst/sec) elapsed = 0:0:01:17 / Wed May 13 10:18:24 2015
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 2155533 (ipc= 8.5) sim_rate=27635 (inst/sec) elapsed = 0:0:01:18 / Wed May 13 10:18:25 2015
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 2168872 (ipc= 8.4) sim_rate=27454 (inst/sec) elapsed = 0:0:01:19 / Wed May 13 10:18:26 2015
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 2184381 (ipc= 8.3) sim_rate=27304 (inst/sec) elapsed = 0:0:01:20 / Wed May 13 10:18:27 2015
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 2197861 (ipc= 8.3) sim_rate=27134 (inst/sec) elapsed = 0:0:01:21 / Wed May 13 10:18:28 2015
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 2211482 (ipc= 8.2) sim_rate=26969 (inst/sec) elapsed = 0:0:01:22 / Wed May 13 10:18:29 2015
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 2224699 (ipc= 8.1) sim_rate=26803 (inst/sec) elapsed = 0:0:01:23 / Wed May 13 10:18:30 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 2239853 (ipc= 8.1) sim_rate=26664 (inst/sec) elapsed = 0:0:01:24 / Wed May 13 10:18:31 2015
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 2253835 (ipc= 8.0) sim_rate=26515 (inst/sec) elapsed = 0:0:01:25 / Wed May 13 10:18:32 2015
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 2267402 (ipc= 8.0) sim_rate=26365 (inst/sec) elapsed = 0:0:01:26 / Wed May 13 10:18:33 2015
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 2283005 (ipc= 7.9) sim_rate=26241 (inst/sec) elapsed = 0:0:01:27 / Wed May 13 10:18:34 2015
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 2296315 (ipc= 7.9) sim_rate=26094 (inst/sec) elapsed = 0:0:01:28 / Wed May 13 10:18:35 2015
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 2309798 (ipc= 7.8) sim_rate=25952 (inst/sec) elapsed = 0:0:01:29 / Wed May 13 10:18:36 2015
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 2324885 (ipc= 7.8) sim_rate=25832 (inst/sec) elapsed = 0:0:01:30 / Wed May 13 10:18:37 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 2338315 (ipc= 7.7) sim_rate=25695 (inst/sec) elapsed = 0:0:01:31 / Wed May 13 10:18:38 2015
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 2352285 (ipc= 7.7) sim_rate=25568 (inst/sec) elapsed = 0:0:01:32 / Wed May 13 10:18:39 2015
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 2367536 (ipc= 7.6) sim_rate=25457 (inst/sec) elapsed = 0:0:01:33 / Wed May 13 10:18:40 2015
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 2381130 (ipc= 7.6) sim_rate=25331 (inst/sec) elapsed = 0:0:01:34 / Wed May 13 10:18:41 2015
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 2394870 (ipc= 7.6) sim_rate=25209 (inst/sec) elapsed = 0:0:01:35 / Wed May 13 10:18:42 2015
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 2410128 (ipc= 7.5) sim_rate=25105 (inst/sec) elapsed = 0:0:01:36 / Wed May 13 10:18:43 2015
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 2423795 (ipc= 7.5) sim_rate=24987 (inst/sec) elapsed = 0:0:01:37 / Wed May 13 10:18:44 2015
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 2437216 (ipc= 7.4) sim_rate=24869 (inst/sec) elapsed = 0:0:01:38 / Wed May 13 10:18:45 2015
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 2452990 (ipc= 7.4) sim_rate=24777 (inst/sec) elapsed = 0:0:01:39 / Wed May 13 10:18:46 2015
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 2466525 (ipc= 7.4) sim_rate=24665 (inst/sec) elapsed = 0:0:01:40 / Wed May 13 10:18:47 2015
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 2481391 (ipc= 7.3) sim_rate=24568 (inst/sec) elapsed = 0:0:01:41 / Wed May 13 10:18:48 2015
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 2495192 (ipc= 7.3) sim_rate=24462 (inst/sec) elapsed = 0:0:01:42 / Wed May 13 10:18:49 2015
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 2508600 (ipc= 7.2) sim_rate=24355 (inst/sec) elapsed = 0:0:01:43 / Wed May 13 10:18:50 2015
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 2521901 (ipc= 7.2) sim_rate=24249 (inst/sec) elapsed = 0:0:01:44 / Wed May 13 10:18:51 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 2537314 (ipc= 7.2) sim_rate=24164 (inst/sec) elapsed = 0:0:01:45 / Wed May 13 10:18:52 2015
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 2550904 (ipc= 7.1) sim_rate=24065 (inst/sec) elapsed = 0:0:01:46 / Wed May 13 10:18:53 2015
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 2564840 (ipc= 7.1) sim_rate=23970 (inst/sec) elapsed = 0:0:01:47 / Wed May 13 10:18:54 2015
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 2579932 (ipc= 7.1) sim_rate=23888 (inst/sec) elapsed = 0:0:01:48 / Wed May 13 10:18:55 2015
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 2593100 (ipc= 7.0) sim_rate=23789 (inst/sec) elapsed = 0:0:01:49 / Wed May 13 10:18:56 2015
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 2606630 (ipc= 7.0) sim_rate=23696 (inst/sec) elapsed = 0:0:01:50 / Wed May 13 10:18:57 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 2621931 (ipc= 7.0) sim_rate=23621 (inst/sec) elapsed = 0:0:01:51 / Wed May 13 10:18:58 2015
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 2636147 (ipc= 6.9) sim_rate=23537 (inst/sec) elapsed = 0:0:01:52 / Wed May 13 10:18:59 2015
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 2651385 (ipc= 6.9) sim_rate=23463 (inst/sec) elapsed = 0:0:01:53 / Wed May 13 10:19:00 2015
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 2664786 (ipc= 6.9) sim_rate=23375 (inst/sec) elapsed = 0:0:01:54 / Wed May 13 10:19:01 2015
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 2677955 (ipc= 6.9) sim_rate=23286 (inst/sec) elapsed = 0:0:01:55 / Wed May 13 10:19:02 2015
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 2691974 (ipc= 6.8) sim_rate=23206 (inst/sec) elapsed = 0:0:01:56 / Wed May 13 10:19:03 2015
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 2707312 (ipc= 6.8) sim_rate=23139 (inst/sec) elapsed = 0:0:01:57 / Wed May 13 10:19:04 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 2721017 (ipc= 6.8) sim_rate=23059 (inst/sec) elapsed = 0:0:01:58 / Wed May 13 10:19:05 2015
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 2734679 (ipc= 6.8) sim_rate=22980 (inst/sec) elapsed = 0:0:01:59 / Wed May 13 10:19:06 2015
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 2750002 (ipc= 6.7) sim_rate=22916 (inst/sec) elapsed = 0:0:02:00 / Wed May 13 10:19:07 2015
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 2763608 (ipc= 6.7) sim_rate=22839 (inst/sec) elapsed = 0:0:02:01 / Wed May 13 10:19:08 2015
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 2776686 (ipc= 6.7) sim_rate=22759 (inst/sec) elapsed = 0:0:02:02 / Wed May 13 10:19:09 2015
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 2792601 (ipc= 6.6) sim_rate=22704 (inst/sec) elapsed = 0:0:02:03 / Wed May 13 10:19:10 2015
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 2805924 (ipc= 6.6) sim_rate=22628 (inst/sec) elapsed = 0:0:02:04 / Wed May 13 10:19:11 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 2819443 (ipc= 6.6) sim_rate=22555 (inst/sec) elapsed = 0:0:02:05 / Wed May 13 10:19:12 2015
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 2834788 (ipc= 6.6) sim_rate=22498 (inst/sec) elapsed = 0:0:02:06 / Wed May 13 10:19:13 2015
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 2848122 (ipc= 6.6) sim_rate=22426 (inst/sec) elapsed = 0:0:02:07 / Wed May 13 10:19:14 2015
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 2861638 (ipc= 6.5) sim_rate=22356 (inst/sec) elapsed = 0:0:02:08 / Wed May 13 10:19:15 2015
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 2876962 (ipc= 6.5) sim_rate=22302 (inst/sec) elapsed = 0:0:02:09 / Wed May 13 10:19:16 2015
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 2890609 (ipc= 6.5) sim_rate=22235 (inst/sec) elapsed = 0:0:02:10 / Wed May 13 10:19:17 2015
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 2904351 (ipc= 6.5) sim_rate=22170 (inst/sec) elapsed = 0:0:02:11 / Wed May 13 10:19:18 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 2919853 (ipc= 6.4) sim_rate=22120 (inst/sec) elapsed = 0:0:02:12 / Wed May 13 10:19:19 2015
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 2933179 (ipc= 6.4) sim_rate=22053 (inst/sec) elapsed = 0:0:02:13 / Wed May 13 10:19:20 2015
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 2946773 (ipc= 6.4) sim_rate=21990 (inst/sec) elapsed = 0:0:02:14 / Wed May 13 10:19:21 2015
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 2962094 (ipc= 6.4) sim_rate=21941 (inst/sec) elapsed = 0:0:02:15 / Wed May 13 10:19:22 2015
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 2975568 (ipc= 6.4) sim_rate=21879 (inst/sec) elapsed = 0:0:02:16 / Wed May 13 10:19:23 2015
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 2990989 (ipc= 6.3) sim_rate=21832 (inst/sec) elapsed = 0:0:02:17 / Wed May 13 10:19:24 2015
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 3004810 (ipc= 6.3) sim_rate=21773 (inst/sec) elapsed = 0:0:02:18 / Wed May 13 10:19:25 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 3018048 (ipc= 6.3) sim_rate=21712 (inst/sec) elapsed = 0:0:02:19 / Wed May 13 10:19:26 2015
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 3031929 (ipc= 6.3) sim_rate=21656 (inst/sec) elapsed = 0:0:02:20 / Wed May 13 10:19:27 2015
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 3047287 (ipc= 6.3) sim_rate=21611 (inst/sec) elapsed = 0:0:02:21 / Wed May 13 10:19:28 2015
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 3060270 (ipc= 6.3) sim_rate=21551 (inst/sec) elapsed = 0:0:02:22 / Wed May 13 10:19:29 2015
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 3074014 (ipc= 6.2) sim_rate=21496 (inst/sec) elapsed = 0:0:02:23 / Wed May 13 10:19:30 2015
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 3089485 (ipc= 6.2) sim_rate=21454 (inst/sec) elapsed = 0:0:02:24 / Wed May 13 10:19:31 2015
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 3103004 (ipc= 6.2) sim_rate=21400 (inst/sec) elapsed = 0:0:02:25 / Wed May 13 10:19:32 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 3116511 (ipc= 6.2) sim_rate=21345 (inst/sec) elapsed = 0:0:02:26 / Wed May 13 10:19:33 2015
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 3131826 (ipc= 6.2) sim_rate=21304 (inst/sec) elapsed = 0:0:02:27 / Wed May 13 10:19:34 2015
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 3145289 (ipc= 6.1) sim_rate=21251 (inst/sec) elapsed = 0:0:02:28 / Wed May 13 10:19:35 2015
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 3158717 (ipc= 6.1) sim_rate=21199 (inst/sec) elapsed = 0:0:02:29 / Wed May 13 10:19:36 2015
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 3174183 (ipc= 6.1) sim_rate=21161 (inst/sec) elapsed = 0:0:02:30 / Wed May 13 10:19:37 2015
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 3187322 (ipc= 6.1) sim_rate=21108 (inst/sec) elapsed = 0:0:02:31 / Wed May 13 10:19:38 2015
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 3198873 (ipc= 6.1) sim_rate=21045 (inst/sec) elapsed = 0:0:02:32 / Wed May 13 10:19:39 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 3212389 (ipc= 6.1) sim_rate=20996 (inst/sec) elapsed = 0:0:02:33 / Wed May 13 10:19:40 2015
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 3226196 (ipc= 6.1) sim_rate=20949 (inst/sec) elapsed = 0:0:02:34 / Wed May 13 10:19:41 2015
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 3239612 (ipc= 6.0) sim_rate=20900 (inst/sec) elapsed = 0:0:02:35 / Wed May 13 10:19:42 2015
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 3254913 (ipc= 6.0) sim_rate=20864 (inst/sec) elapsed = 0:0:02:36 / Wed May 13 10:19:43 2015
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 3268141 (ipc= 6.0) sim_rate=20816 (inst/sec) elapsed = 0:0:02:37 / Wed May 13 10:19:44 2015
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 3281839 (ipc= 6.0) sim_rate=20771 (inst/sec) elapsed = 0:0:02:38 / Wed May 13 10:19:45 2015
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 3295404 (ipc= 6.0) sim_rate=20725 (inst/sec) elapsed = 0:0:02:39 / Wed May 13 10:19:46 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 3308828 (ipc= 6.0) sim_rate=20680 (inst/sec) elapsed = 0:0:02:40 / Wed May 13 10:19:47 2015
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 3320467 (ipc= 6.0) sim_rate=20624 (inst/sec) elapsed = 0:0:02:41 / Wed May 13 10:19:48 2015
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 3336101 (ipc= 5.9) sim_rate=20593 (inst/sec) elapsed = 0:0:02:42 / Wed May 13 10:19:49 2015
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 3347385 (ipc= 5.9) sim_rate=20536 (inst/sec) elapsed = 0:0:02:43 / Wed May 13 10:19:50 2015
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 3357051 (ipc= 5.9) sim_rate=20469 (inst/sec) elapsed = 0:0:02:44 / Wed May 13 10:19:51 2015
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 3368666 (ipc= 5.9) sim_rate=20416 (inst/sec) elapsed = 0:0:02:45 / Wed May 13 10:19:52 2015
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 3378455 (ipc= 5.9) sim_rate=20352 (inst/sec) elapsed = 0:0:02:46 / Wed May 13 10:19:53 2015
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 3389912 (ipc= 5.9) sim_rate=20298 (inst/sec) elapsed = 0:0:02:47 / Wed May 13 10:19:54 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 3403474 (ipc= 5.9) sim_rate=20258 (inst/sec) elapsed = 0:0:02:48 / Wed May 13 10:19:55 2015
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 3416935 (ipc= 5.9) sim_rate=20218 (inst/sec) elapsed = 0:0:02:49 / Wed May 13 10:19:56 2015
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 3430271 (ipc= 5.9) sim_rate=20178 (inst/sec) elapsed = 0:0:02:50 / Wed May 13 10:19:57 2015
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 3444038 (ipc= 5.8) sim_rate=20140 (inst/sec) elapsed = 0:0:02:51 / Wed May 13 10:19:58 2015
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 3458922 (ipc= 5.8) sim_rate=20110 (inst/sec) elapsed = 0:0:02:52 / Wed May 13 10:19:59 2015
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 3472797 (ipc= 5.8) sim_rate=20073 (inst/sec) elapsed = 0:0:02:53 / Wed May 13 10:20:00 2015
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 3486239 (ipc= 5.8) sim_rate=20035 (inst/sec) elapsed = 0:0:02:54 / Wed May 13 10:20:01 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 3501604 (ipc= 5.8) sim_rate=20009 (inst/sec) elapsed = 0:0:02:55 / Wed May 13 10:20:02 2015
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 3515277 (ipc= 5.8) sim_rate=19973 (inst/sec) elapsed = 0:0:02:56 / Wed May 13 10:20:03 2015
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 3528555 (ipc= 5.8) sim_rate=19935 (inst/sec) elapsed = 0:0:02:57 / Wed May 13 10:20:04 2015
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 3544005 (ipc= 5.8) sim_rate=19910 (inst/sec) elapsed = 0:0:02:58 / Wed May 13 10:20:05 2015
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 3557643 (ipc= 5.8) sim_rate=19875 (inst/sec) elapsed = 0:0:02:59 / Wed May 13 10:20:06 2015
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 3571250 (ipc= 5.7) sim_rate=19840 (inst/sec) elapsed = 0:0:03:00 / Wed May 13 10:20:07 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 3586694 (ipc= 5.7) sim_rate=19815 (inst/sec) elapsed = 0:0:03:01 / Wed May 13 10:20:08 2015
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 3600036 (ipc= 5.7) sim_rate=19780 (inst/sec) elapsed = 0:0:03:02 / Wed May 13 10:20:09 2015
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 3615530 (ipc= 5.7) sim_rate=19756 (inst/sec) elapsed = 0:0:03:03 / Wed May 13 10:20:10 2015
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 3629065 (ipc= 5.7) sim_rate=19723 (inst/sec) elapsed = 0:0:03:04 / Wed May 13 10:20:11 2015
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 3642602 (ipc= 5.7) sim_rate=19689 (inst/sec) elapsed = 0:0:03:05 / Wed May 13 10:20:12 2015
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 3657992 (ipc= 5.7) sim_rate=19666 (inst/sec) elapsed = 0:0:03:06 / Wed May 13 10:20:13 2015
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 3671453 (ipc= 5.7) sim_rate=19633 (inst/sec) elapsed = 0:0:03:07 / Wed May 13 10:20:14 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 3684891 (ipc= 5.7) sim_rate=19600 (inst/sec) elapsed = 0:0:03:08 / Wed May 13 10:20:15 2015
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 3698479 (ipc= 5.6) sim_rate=19568 (inst/sec) elapsed = 0:0:03:09 / Wed May 13 10:20:16 2015
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 3714002 (ipc= 5.6) sim_rate=19547 (inst/sec) elapsed = 0:0:03:10 / Wed May 13 10:20:17 2015
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 3727455 (ipc= 5.6) sim_rate=19515 (inst/sec) elapsed = 0:0:03:11 / Wed May 13 10:20:18 2015
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 3740950 (ipc= 5.6) sim_rate=19484 (inst/sec) elapsed = 0:0:03:12 / Wed May 13 10:20:19 2015
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 3756244 (ipc= 5.6) sim_rate=19462 (inst/sec) elapsed = 0:0:03:13 / Wed May 13 10:20:20 2015
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 3769482 (ipc= 5.6) sim_rate=19430 (inst/sec) elapsed = 0:0:03:14 / Wed May 13 10:20:21 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 3783218 (ipc= 5.6) sim_rate=19401 (inst/sec) elapsed = 0:0:03:15 / Wed May 13 10:20:22 2015
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 3798655 (ipc= 5.6) sim_rate=19380 (inst/sec) elapsed = 0:0:03:16 / Wed May 13 10:20:23 2015
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 3812523 (ipc= 5.6) sim_rate=19352 (inst/sec) elapsed = 0:0:03:17 / Wed May 13 10:20:24 2015
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 3825808 (ipc= 5.6) sim_rate=19322 (inst/sec) elapsed = 0:0:03:18 / Wed May 13 10:20:25 2015
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 3841328 (ipc= 5.6) sim_rate=19303 (inst/sec) elapsed = 0:0:03:19 / Wed May 13 10:20:26 2015
GPGPU-Sim uArch: cycles simulated: 695500  inst.: 3854820 (ipc= 5.5) sim_rate=19274 (inst/sec) elapsed = 0:0:03:20 / Wed May 13 10:20:27 2015
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 3864321 (ipc= 5.5) sim_rate=19225 (inst/sec) elapsed = 0:0:03:21 / Wed May 13 10:20:28 2015
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 3879522 (ipc= 5.5) sim_rate=19205 (inst/sec) elapsed = 0:0:03:22 / Wed May 13 10:20:29 2015
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 3892430 (ipc= 5.5) sim_rate=19174 (inst/sec) elapsed = 0:0:03:23 / Wed May 13 10:20:30 2015
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 3905782 (ipc= 5.5) sim_rate=19145 (inst/sec) elapsed = 0:0:03:24 / Wed May 13 10:20:31 2015
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 3919047 (ipc= 5.5) sim_rate=19117 (inst/sec) elapsed = 0:0:03:25 / Wed May 13 10:20:32 2015
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 3934245 (ipc= 5.5) sim_rate=19098 (inst/sec) elapsed = 0:0:03:26 / Wed May 13 10:20:33 2015
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 3943476 (ipc= 5.5) sim_rate=19050 (inst/sec) elapsed = 0:0:03:27 / Wed May 13 10:20:34 2015
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 3954831 (ipc= 5.5) sim_rate=19013 (inst/sec) elapsed = 0:0:03:28 / Wed May 13 10:20:35 2015
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 3965866 (ipc= 5.5) sim_rate=18975 (inst/sec) elapsed = 0:0:03:29 / Wed May 13 10:20:36 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 3977634 (ipc= 5.5) sim_rate=18941 (inst/sec) elapsed = 0:0:03:30 / Wed May 13 10:20:37 2015
GPGPU-Sim uArch: cycles simulated: 730000  inst.: 3984919 (ipc= 5.5) sim_rate=18885 (inst/sec) elapsed = 0:0:03:31 / Wed May 13 10:20:38 2015
GPGPU-Sim uArch: cycles simulated: 733500  inst.: 3998387 (ipc= 5.5) sim_rate=18860 (inst/sec) elapsed = 0:0:03:32 / Wed May 13 10:20:39 2015
GPGPU-Sim uArch: cycles simulated: 737000  inst.: 4011396 (ipc= 5.4) sim_rate=18832 (inst/sec) elapsed = 0:0:03:33 / Wed May 13 10:20:40 2015
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 4022664 (ipc= 5.4) sim_rate=18797 (inst/sec) elapsed = 0:0:03:34 / Wed May 13 10:20:41 2015
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 4032116 (ipc= 5.4) sim_rate=18754 (inst/sec) elapsed = 0:0:03:35 / Wed May 13 10:20:42 2015
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 4043159 (ipc= 5.4) sim_rate=18718 (inst/sec) elapsed = 0:0:03:36 / Wed May 13 10:20:43 2015
GPGPU-Sim uArch: cycles simulated: 748000  inst.: 4052746 (ipc= 5.4) sim_rate=18676 (inst/sec) elapsed = 0:0:03:37 / Wed May 13 10:20:44 2015
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 4065949 (ipc= 5.4) sim_rate=18651 (inst/sec) elapsed = 0:0:03:38 / Wed May 13 10:20:45 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 755500  inst.: 4081368 (ipc= 5.4) sim_rate=18636 (inst/sec) elapsed = 0:0:03:39 / Wed May 13 10:20:46 2015
GPGPU-Sim uArch: cycles simulated: 759000  inst.: 4094142 (ipc= 5.4) sim_rate=18609 (inst/sec) elapsed = 0:0:03:40 / Wed May 13 10:20:47 2015
GPGPU-Sim uArch: cycles simulated: 762500  inst.: 4107217 (ipc= 5.4) sim_rate=18584 (inst/sec) elapsed = 0:0:03:41 / Wed May 13 10:20:48 2015
GPGPU-Sim uArch: cycles simulated: 766500  inst.: 4122230 (ipc= 5.4) sim_rate=18568 (inst/sec) elapsed = 0:0:03:42 / Wed May 13 10:20:49 2015
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 4135418 (ipc= 5.4) sim_rate=18544 (inst/sec) elapsed = 0:0:03:43 / Wed May 13 10:20:50 2015
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 4148831 (ipc= 5.4) sim_rate=18521 (inst/sec) elapsed = 0:0:03:44 / Wed May 13 10:20:51 2015
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 4163751 (ipc= 5.4) sim_rate=18505 (inst/sec) elapsed = 0:0:03:45 / Wed May 13 10:20:52 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 4177252 (ipc= 5.3) sim_rate=18483 (inst/sec) elapsed = 0:0:03:46 / Wed May 13 10:20:53 2015
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 4190168 (ipc= 5.3) sim_rate=18458 (inst/sec) elapsed = 0:0:03:47 / Wed May 13 10:20:54 2015
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 4205188 (ipc= 5.3) sim_rate=18443 (inst/sec) elapsed = 0:0:03:48 / Wed May 13 10:20:55 2015
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 4218423 (ipc= 5.3) sim_rate=18421 (inst/sec) elapsed = 0:0:03:49 / Wed May 13 10:20:56 2015
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 4231692 (ipc= 5.3) sim_rate=18398 (inst/sec) elapsed = 0:0:03:50 / Wed May 13 10:20:57 2015
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 4246760 (ipc= 5.3) sim_rate=18384 (inst/sec) elapsed = 0:0:03:51 / Wed May 13 10:20:58 2015
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 4259865 (ipc= 5.3) sim_rate=18361 (inst/sec) elapsed = 0:0:03:52 / Wed May 13 10:20:59 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 4272956 (ipc= 5.3) sim_rate=18338 (inst/sec) elapsed = 0:0:03:53 / Wed May 13 10:21:00 2015
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 4288074 (ipc= 5.3) sim_rate=18325 (inst/sec) elapsed = 0:0:03:54 / Wed May 13 10:21:01 2015
GPGPU-Sim uArch: cycles simulated: 814000  inst.: 4301409 (ipc= 5.3) sim_rate=18303 (inst/sec) elapsed = 0:0:03:55 / Wed May 13 10:21:02 2015
GPGPU-Sim uArch: cycles simulated: 817500  inst.: 4314573 (ipc= 5.3) sim_rate=18282 (inst/sec) elapsed = 0:0:03:56 / Wed May 13 10:21:03 2015
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 4329755 (ipc= 5.3) sim_rate=18269 (inst/sec) elapsed = 0:0:03:57 / Wed May 13 10:21:04 2015
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 4342748 (ipc= 5.3) sim_rate=18246 (inst/sec) elapsed = 0:0:03:58 / Wed May 13 10:21:05 2015
GPGPU-Sim uArch: cycles simulated: 828500  inst.: 4355569 (ipc= 5.3) sim_rate=18224 (inst/sec) elapsed = 0:0:03:59 / Wed May 13 10:21:06 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 832500  inst.: 4370294 (ipc= 5.2) sim_rate=18209 (inst/sec) elapsed = 0:0:04:00 / Wed May 13 10:21:07 2015
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 4382816 (ipc= 5.2) sim_rate=18185 (inst/sec) elapsed = 0:0:04:01 / Wed May 13 10:21:08 2015
GPGPU-Sim uArch: cycles simulated: 840000  inst.: 4397302 (ipc= 5.2) sim_rate=18170 (inst/sec) elapsed = 0:0:04:02 / Wed May 13 10:21:09 2015
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 4409665 (ipc= 5.2) sim_rate=18146 (inst/sec) elapsed = 0:0:04:03 / Wed May 13 10:21:10 2015
GPGPU-Sim uArch: cycles simulated: 847000  inst.: 4421711 (ipc= 5.2) sim_rate=18121 (inst/sec) elapsed = 0:0:04:04 / Wed May 13 10:21:11 2015
GPGPU-Sim uArch: cycles simulated: 851000  inst.: 4435807 (ipc= 5.2) sim_rate=18105 (inst/sec) elapsed = 0:0:04:05 / Wed May 13 10:21:12 2015
GPGPU-Sim uArch: cycles simulated: 854500  inst.: 4448001 (ipc= 5.2) sim_rate=18081 (inst/sec) elapsed = 0:0:04:06 / Wed May 13 10:21:13 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 4460009 (ipc= 5.2) sim_rate=18056 (inst/sec) elapsed = 0:0:04:07 / Wed May 13 10:21:14 2015
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 4473024 (ipc= 5.2) sim_rate=18036 (inst/sec) elapsed = 0:0:04:08 / Wed May 13 10:21:15 2015
GPGPU-Sim uArch: cycles simulated: 865500  inst.: 4484870 (ipc= 5.2) sim_rate=18011 (inst/sec) elapsed = 0:0:04:09 / Wed May 13 10:21:16 2015
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 4496583 (ipc= 5.2) sim_rate=17986 (inst/sec) elapsed = 0:0:04:10 / Wed May 13 10:21:17 2015
GPGPU-Sim uArch: cycles simulated: 873000  inst.: 4509909 (ipc= 5.2) sim_rate=17967 (inst/sec) elapsed = 0:0:04:11 / Wed May 13 10:21:18 2015
GPGPU-Sim uArch: cycles simulated: 876500  inst.: 4521182 (ipc= 5.2) sim_rate=17941 (inst/sec) elapsed = 0:0:04:12 / Wed May 13 10:21:19 2015
GPGPU-Sim uArch: cycles simulated: 880500  inst.: 4534787 (ipc= 5.2) sim_rate=17924 (inst/sec) elapsed = 0:0:04:13 / Wed May 13 10:21:20 2015
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 4545886 (ipc= 5.1) sim_rate=17897 (inst/sec) elapsed = 0:0:04:14 / Wed May 13 10:21:21 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 887500  inst.: 4557175 (ipc= 5.1) sim_rate=17871 (inst/sec) elapsed = 0:0:04:15 / Wed May 13 10:21:22 2015
GPGPU-Sim uArch: cycles simulated: 891500  inst.: 4569840 (ipc= 5.1) sim_rate=17850 (inst/sec) elapsed = 0:0:04:16 / Wed May 13 10:21:23 2015
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 4580795 (ipc= 5.1) sim_rate=17824 (inst/sec) elapsed = 0:0:04:17 / Wed May 13 10:21:24 2015
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 4591550 (ipc= 5.1) sim_rate=17796 (inst/sec) elapsed = 0:0:04:18 / Wed May 13 10:21:25 2015
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 4604357 (ipc= 5.1) sim_rate=17777 (inst/sec) elapsed = 0:0:04:19 / Wed May 13 10:21:26 2015
GPGPU-Sim uArch: cycles simulated: 906000  inst.: 4615538 (ipc= 5.1) sim_rate=17752 (inst/sec) elapsed = 0:0:04:20 / Wed May 13 10:21:27 2015
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 4627744 (ipc= 5.1) sim_rate=17730 (inst/sec) elapsed = 0:0:04:21 / Wed May 13 10:21:28 2015
GPGPU-Sim uArch: cycles simulated: 913500  inst.: 4638762 (ipc= 5.1) sim_rate=17705 (inst/sec) elapsed = 0:0:04:22 / Wed May 13 10:21:29 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 4649240 (ipc= 5.1) sim_rate=17677 (inst/sec) elapsed = 0:0:04:23 / Wed May 13 10:21:30 2015
GPGPU-Sim uArch: cycles simulated: 921000  inst.: 4661351 (ipc= 5.1) sim_rate=17656 (inst/sec) elapsed = 0:0:04:24 / Wed May 13 10:21:31 2015
GPGPU-Sim uArch: cycles simulated: 924500  inst.: 4672037 (ipc= 5.1) sim_rate=17630 (inst/sec) elapsed = 0:0:04:25 / Wed May 13 10:21:32 2015
GPGPU-Sim uArch: cycles simulated: 928500  inst.: 4684130 (ipc= 5.0) sim_rate=17609 (inst/sec) elapsed = 0:0:04:26 / Wed May 13 10:21:33 2015
GPGPU-Sim uArch: cycles simulated: 932000  inst.: 4694588 (ipc= 5.0) sim_rate=17582 (inst/sec) elapsed = 0:0:04:27 / Wed May 13 10:21:34 2015
GPGPU-Sim uArch: cycles simulated: 935500  inst.: 4705204 (ipc= 5.0) sim_rate=17556 (inst/sec) elapsed = 0:0:04:28 / Wed May 13 10:21:35 2015
GPGPU-Sim uArch: cycles simulated: 939500  inst.: 4717287 (ipc= 5.0) sim_rate=17536 (inst/sec) elapsed = 0:0:04:29 / Wed May 13 10:21:36 2015
GPGPU-Sim uArch: cycles simulated: 943000  inst.: 4728048 (ipc= 5.0) sim_rate=17511 (inst/sec) elapsed = 0:0:04:30 / Wed May 13 10:21:37 2015
GPGPU-Sim uArch: cycles simulated: 947000  inst.: 4740278 (ipc= 5.0) sim_rate=17491 (inst/sec) elapsed = 0:0:04:31 / Wed May 13 10:21:38 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 950500  inst.: 4750519 (ipc= 5.0) sim_rate=17465 (inst/sec) elapsed = 0:0:04:32 / Wed May 13 10:21:39 2015
GPGPU-Sim uArch: cycles simulated: 954000  inst.: 4760793 (ipc= 5.0) sim_rate=17438 (inst/sec) elapsed = 0:0:04:33 / Wed May 13 10:21:40 2015
GPGPU-Sim uArch: cycles simulated: 958000  inst.: 4772711 (ipc= 5.0) sim_rate=17418 (inst/sec) elapsed = 0:0:04:34 / Wed May 13 10:21:41 2015
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 4782987 (ipc= 5.0) sim_rate=17392 (inst/sec) elapsed = 0:0:04:35 / Wed May 13 10:21:42 2015
GPGPU-Sim uArch: cycles simulated: 965500  inst.: 4794552 (ipc= 5.0) sim_rate=17371 (inst/sec) elapsed = 0:0:04:36 / Wed May 13 10:21:43 2015
GPGPU-Sim uArch: cycles simulated: 969000  inst.: 4804972 (ipc= 5.0) sim_rate=17346 (inst/sec) elapsed = 0:0:04:37 / Wed May 13 10:21:44 2015
GPGPU-Sim uArch: cycles simulated: 972500  inst.: 4815286 (ipc= 5.0) sim_rate=17321 (inst/sec) elapsed = 0:0:04:38 / Wed May 13 10:21:45 2015
GPGPU-Sim uArch: cycles simulated: 976500  inst.: 4827080 (ipc= 4.9) sim_rate=17301 (inst/sec) elapsed = 0:0:04:39 / Wed May 13 10:21:46 2015
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 4836676 (ipc= 4.9) sim_rate=17273 (inst/sec) elapsed = 0:0:04:40 / Wed May 13 10:21:47 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 4847589 (ipc= 4.9) sim_rate=17251 (inst/sec) elapsed = 0:0:04:41 / Wed May 13 10:21:48 2015
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 4857352 (ipc= 4.9) sim_rate=17224 (inst/sec) elapsed = 0:0:04:42 / Wed May 13 10:21:49 2015
GPGPU-Sim uArch: cycles simulated: 991500  inst.: 4868073 (ipc= 4.9) sim_rate=17201 (inst/sec) elapsed = 0:0:04:43 / Wed May 13 10:21:50 2015
GPGPU-Sim uArch: cycles simulated: 995000  inst.: 4877400 (ipc= 4.9) sim_rate=17173 (inst/sec) elapsed = 0:0:04:44 / Wed May 13 10:21:51 2015
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 4886835 (ipc= 4.9) sim_rate=17146 (inst/sec) elapsed = 0:0:04:45 / Wed May 13 10:21:52 2015
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 4897518 (ipc= 4.9) sim_rate=17124 (inst/sec) elapsed = 0:0:04:46 / Wed May 13 10:21:53 2015
GPGPU-Sim uArch: cycles simulated: 1006000  inst.: 4906408 (ipc= 4.9) sim_rate=17095 (inst/sec) elapsed = 0:0:04:47 / Wed May 13 10:21:54 2015
GPGPU-Sim uArch: cycles simulated: 1009500  inst.: 4915756 (ipc= 4.9) sim_rate=17068 (inst/sec) elapsed = 0:0:04:48 / Wed May 13 10:21:55 2015
GPGPU-Sim uArch: cycles simulated: 1013500  inst.: 4925925 (ipc= 4.9) sim_rate=17044 (inst/sec) elapsed = 0:0:04:49 / Wed May 13 10:21:56 2015
GPGPU-Sim uArch: cycles simulated: 1017000  inst.: 4935086 (ipc= 4.9) sim_rate=17017 (inst/sec) elapsed = 0:0:04:50 / Wed May 13 10:21:57 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 4945246 (ipc= 4.8) sim_rate=16993 (inst/sec) elapsed = 0:0:04:51 / Wed May 13 10:21:58 2015
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 4954133 (ipc= 4.8) sim_rate=16966 (inst/sec) elapsed = 0:0:04:52 / Wed May 13 10:21:59 2015
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 4964176 (ipc= 4.8) sim_rate=16942 (inst/sec) elapsed = 0:0:04:53 / Wed May 13 10:22:00 2015
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 4972855 (ipc= 4.8) sim_rate=16914 (inst/sec) elapsed = 0:0:04:54 / Wed May 13 10:22:01 2015
GPGPU-Sim uArch: cycles simulated: 1036000  inst.: 4982417 (ipc= 4.8) sim_rate=16889 (inst/sec) elapsed = 0:0:04:55 / Wed May 13 10:22:02 2015
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 4990389 (ipc= 4.8) sim_rate=16859 (inst/sec) elapsed = 0:0:04:56 / Wed May 13 10:22:03 2015
GPGPU-Sim uArch: cycles simulated: 1043000  inst.: 4998299 (ipc= 4.8) sim_rate=16829 (inst/sec) elapsed = 0:0:04:57 / Wed May 13 10:22:04 2015
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 5007225 (ipc= 4.8) sim_rate=16802 (inst/sec) elapsed = 0:0:04:58 / Wed May 13 10:22:05 2015
GPGPU-Sim uArch: cycles simulated: 1050500  inst.: 5014102 (ipc= 4.8) sim_rate=16769 (inst/sec) elapsed = 0:0:04:59 / Wed May 13 10:22:06 2015
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 5021711 (ipc= 4.8) sim_rate=16739 (inst/sec) elapsed = 0:0:05:00 / Wed May 13 10:22:07 2015
GPGPU-Sim uArch: cycles simulated: 1058000  inst.: 5028566 (ipc= 4.8) sim_rate=16706 (inst/sec) elapsed = 0:0:05:01 / Wed May 13 10:22:08 2015
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 5035088 (ipc= 4.7) sim_rate=16672 (inst/sec) elapsed = 0:0:05:02 / Wed May 13 10:22:09 2015
GPGPU-Sim uArch: cycles simulated: 1065000  inst.: 5041491 (ipc= 4.7) sim_rate=16638 (inst/sec) elapsed = 0:0:05:03 / Wed May 13 10:22:10 2015
GPGPU-Sim uArch: cycles simulated: 1069000  inst.: 5048498 (ipc= 4.7) sim_rate=16606 (inst/sec) elapsed = 0:0:05:04 / Wed May 13 10:22:11 2015
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 5054631 (ipc= 4.7) sim_rate=16572 (inst/sec) elapsed = 0:0:05:05 / Wed May 13 10:22:12 2015
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 5060727 (ipc= 4.7) sim_rate=16538 (inst/sec) elapsed = 0:0:05:06 / Wed May 13 10:22:13 2015
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 5066304 (ipc= 4.7) sim_rate=16502 (inst/sec) elapsed = 0:0:05:07 / Wed May 13 10:22:14 2015
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 5072427 (ipc= 4.7) sim_rate=16468 (inst/sec) elapsed = 0:0:05:08 / Wed May 13 10:22:15 2015
GPGPU-Sim uArch: cycles simulated: 1087500  inst.: 5077406 (ipc= 4.7) sim_rate=16431 (inst/sec) elapsed = 0:0:05:09 / Wed May 13 10:22:16 2015
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 5083280 (ipc= 4.7) sim_rate=16397 (inst/sec) elapsed = 0:0:05:10 / Wed May 13 10:22:17 2015
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 5088419 (ipc= 4.6) sim_rate=16361 (inst/sec) elapsed = 0:0:05:11 / Wed May 13 10:22:18 2015
GPGPU-Sim uArch: cycles simulated: 1099000  inst.: 5094050 (ipc= 4.6) sim_rate=16327 (inst/sec) elapsed = 0:0:05:12 / Wed May 13 10:22:19 2015
GPGPU-Sim uArch: cycles simulated: 1102500  inst.: 5099111 (ipc= 4.6) sim_rate=16291 (inst/sec) elapsed = 0:0:05:13 / Wed May 13 10:22:20 2015
GPGPU-Sim uArch: cycles simulated: 1106500  inst.: 5104824 (ipc= 4.6) sim_rate=16257 (inst/sec) elapsed = 0:0:05:14 / Wed May 13 10:22:21 2015
GPGPU-Sim uArch: cycles simulated: 1110000  inst.: 5110112 (ipc= 4.6) sim_rate=16222 (inst/sec) elapsed = 0:0:05:15 / Wed May 13 10:22:22 2015
GPGPU-Sim uArch: cycles simulated: 1114000  inst.: 5115504 (ipc= 4.6) sim_rate=16188 (inst/sec) elapsed = 0:0:05:16 / Wed May 13 10:22:23 2015
GPGPU-Sim uArch: cycles simulated: 1117500  inst.: 5120325 (ipc= 4.6) sim_rate=16152 (inst/sec) elapsed = 0:0:05:17 / Wed May 13 10:22:24 2015
GPGPU-Sim uArch: cycles simulated: 1121500  inst.: 5125709 (ipc= 4.6) sim_rate=16118 (inst/sec) elapsed = 0:0:05:18 / Wed May 13 10:22:25 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1125000  inst.: 5129946 (ipc= 4.6) sim_rate=16081 (inst/sec) elapsed = 0:0:05:19 / Wed May 13 10:22:26 2015
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 5134347 (ipc= 4.5) sim_rate=16044 (inst/sec) elapsed = 0:0:05:20 / Wed May 13 10:22:27 2015
GPGPU-Sim uArch: cycles simulated: 1132500  inst.: 5138224 (ipc= 4.5) sim_rate=16006 (inst/sec) elapsed = 0:0:05:21 / Wed May 13 10:22:28 2015
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 5142766 (ipc= 4.5) sim_rate=15971 (inst/sec) elapsed = 0:0:05:22 / Wed May 13 10:22:29 2015
GPGPU-Sim uArch: cycles simulated: 1140500  inst.: 5146927 (ipc= 4.5) sim_rate=15934 (inst/sec) elapsed = 0:0:05:23 / Wed May 13 10:22:30 2015
GPGPU-Sim uArch: cycles simulated: 1144000  inst.: 5150202 (ipc= 4.5) sim_rate=15895 (inst/sec) elapsed = 0:0:05:24 / Wed May 13 10:22:31 2015
GPGPU-Sim uArch: cycles simulated: 1148000  inst.: 5153881 (ipc= 4.5) sim_rate=15858 (inst/sec) elapsed = 0:0:05:25 / Wed May 13 10:22:32 2015
GPGPU-Sim uArch: cycles simulated: 1151500  inst.: 5157155 (ipc= 4.5) sim_rate=15819 (inst/sec) elapsed = 0:0:05:26 / Wed May 13 10:22:33 2015
GPGPU-Sim uArch: cycles simulated: 1155500  inst.: 5160727 (ipc= 4.5) sim_rate=15782 (inst/sec) elapsed = 0:0:05:27 / Wed May 13 10:22:34 2015
GPGPU-Sim uArch: cycles simulated: 1159000  inst.: 5163708 (ipc= 4.5) sim_rate=15743 (inst/sec) elapsed = 0:0:05:28 / Wed May 13 10:22:35 2015
GPGPU-Sim uArch: cycles simulated: 1163000  inst.: 5167045 (ipc= 4.4) sim_rate=15705 (inst/sec) elapsed = 0:0:05:29 / Wed May 13 10:22:36 2015
GPGPU-Sim uArch: cycles simulated: 1167000  inst.: 5170458 (ipc= 4.4) sim_rate=15668 (inst/sec) elapsed = 0:0:05:30 / Wed May 13 10:22:37 2015
GPGPU-Sim uArch: cycles simulated: 1170500  inst.: 5173208 (ipc= 4.4) sim_rate=15629 (inst/sec) elapsed = 0:0:05:31 / Wed May 13 10:22:38 2015
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 5176488 (ipc= 4.4) sim_rate=15591 (inst/sec) elapsed = 0:0:05:32 / Wed May 13 10:22:39 2015
GPGPU-Sim uArch: cycles simulated: 1178000  inst.: 5179047 (ipc= 4.4) sim_rate=15552 (inst/sec) elapsed = 0:0:05:33 / Wed May 13 10:22:40 2015
GPGPU-Sim uArch: cycles simulated: 1182000  inst.: 5182029 (ipc= 4.4) sim_rate=15515 (inst/sec) elapsed = 0:0:05:34 / Wed May 13 10:22:41 2015
GPGPU-Sim uArch: cycles simulated: 1185500  inst.: 5184582 (ipc= 4.4) sim_rate=15476 (inst/sec) elapsed = 0:0:05:35 / Wed May 13 10:22:42 2015
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 5187474 (ipc= 4.4) sim_rate=15438 (inst/sec) elapsed = 0:0:05:36 / Wed May 13 10:22:43 2015
GPGPU-Sim uArch: cycles simulated: 1193500  inst.: 5190517 (ipc= 4.3) sim_rate=15402 (inst/sec) elapsed = 0:0:05:37 / Wed May 13 10:22:44 2015
GPGPU-Sim uArch: cycles simulated: 1197000  inst.: 5193148 (ipc= 4.3) sim_rate=15364 (inst/sec) elapsed = 0:0:05:38 / Wed May 13 10:22:45 2015
GPGPU-Sim uArch: cycles simulated: 1201000  inst.: 5195649 (ipc= 4.3) sim_rate=15326 (inst/sec) elapsed = 0:0:05:39 / Wed May 13 10:22:46 2015
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 5197462 (ipc= 4.3) sim_rate=15286 (inst/sec) elapsed = 0:0:05:40 / Wed May 13 10:22:47 2015
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 5198997 (ipc= 4.3) sim_rate=15246 (inst/sec) elapsed = 0:0:05:41 / Wed May 13 10:22:48 2015
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 5200370 (ipc= 4.3) sim_rate=15205 (inst/sec) elapsed = 0:0:05:42 / Wed May 13 10:22:49 2015
GPGPU-Sim uArch: cycles simulated: 1216000  inst.: 5201854 (ipc= 4.3) sim_rate=15165 (inst/sec) elapsed = 0:0:05:43 / Wed May 13 10:22:50 2015
GPGPU-Sim uArch: cycles simulated: 1220000  inst.: 5203281 (ipc= 4.3) sim_rate=15125 (inst/sec) elapsed = 0:0:05:44 / Wed May 13 10:22:51 2015
GPGPU-Sim uArch: cycles simulated: 1224000  inst.: 5203906 (ipc= 4.3) sim_rate=15083 (inst/sec) elapsed = 0:0:05:45 / Wed May 13 10:22:52 2015
GPGPU-Sim uArch: cycles simulated: 1228000  inst.: 5204530 (ipc= 4.2) sim_rate=15041 (inst/sec) elapsed = 0:0:05:46 / Wed May 13 10:22:53 2015
GPGPU-Sim uArch: cycles simulated: 1232000  inst.: 5205155 (ipc= 4.2) sim_rate=15000 (inst/sec) elapsed = 0:0:05:47 / Wed May 13 10:22:54 2015
GPGPU-Sim uArch: cycles simulated: 1236000  inst.: 5205777 (ipc= 4.2) sim_rate=14959 (inst/sec) elapsed = 0:0:05:48 / Wed May 13 10:22:55 2015
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 5206401 (ipc= 4.2) sim_rate=14918 (inst/sec) elapsed = 0:0:05:49 / Wed May 13 10:22:56 2015
GPGPU-Sim uArch: cycles simulated: 1244500  inst.: 5207104 (ipc= 4.2) sim_rate=14877 (inst/sec) elapsed = 0:0:05:50 / Wed May 13 10:22:57 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1245807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1245808
gpu_sim_insn = 5210456
gpu_ipc =       4.1824
gpu_tot_sim_cycle = 1245808
gpu_tot_sim_insn = 5210456
gpu_tot_ipc =       4.1824
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 781
gpu_stall_icnt2sh    = 388
gpu_total_sim_rate=14887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254591
	L1I_total_cache_misses = 807
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 262
	L1D_total_cache_misses = 262
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9554
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9419
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 253784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 807
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
474, 270, 270, 474, 270, 270, 474, 270, 270, 
gpgpu_n_tot_thrd_icount = 14181952
gpgpu_n_tot_w_icount = 443186
gpgpu_n_stall_shd_mem = 75007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 842382
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75007
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:38338	W0_Scoreboard:844286	W1:33712	W2:18313	W3:27272	W4:37544	W5:37433	W6:26672	W7:14021	W8:8819	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:16545	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1088	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:60734
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 816 {136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 379 
averagemflatency = 187 
max_icnt2mem_latency = 60 
max_icnt2sh_latency = 1245807 
mrq_lat_table:35 	0 	8 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	223 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	316 	35 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	13 	0 	0 	0 	0 	0 	0 	127 	128 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1744         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2432      2465         0         0         0      1168         0         0         0      1460         0         0         0      1749         0         0 
dram[3]:       829      3154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      4104         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2166      5025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/15 = 3.800000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1590    none      none      none         270    none      none      none         268    none      none      none         269    none      none  
dram[3]:          0      1017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       379         0         0         0       273         0         0         0       269         0         0         0       269         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       266         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644455 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=7.297e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 1644394i bk1: 0a 1644464i bk2: 0a 1644466i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644461 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=4.865e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 1644446i bk1: 0a 1644466i bk2: 0a 1644466i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644433 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=3.405e-05
n_activity=268 dram_eff=0.209
bk0: 4a 1644446i bk1: 4a 1644394i bk2: 0a 1644467i bk3: 0a 1644467i bk4: 0a 1644467i bk5: 4a 1644444i bk6: 0a 1644465i bk7: 0a 1644465i bk8: 0a 1644466i bk9: 4a 1644443i bk10: 0a 1644464i bk11: 0a 1644465i bk12: 0a 1644467i bk13: 4a 1644444i bk14: 0a 1644465i bk15: 0a 1644465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.63502e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644448 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.946e-05
n_activity=156 dram_eff=0.2051
bk0: 4a 1644446i bk1: 4a 1644396i bk2: 0a 1644465i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.92561e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644449 n_act=2 n_pre=0 n_req=11 n_rd=8 n_write=7 bw_util=1.824e-05
n_activity=169 dram_eff=0.1775
bk0: 4a 1644446i bk1: 4a 1644403i bk2: 0a 1644465i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.15539e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644450 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=1.703e-05
n_activity=147 dram_eff=0.1905
bk0: 2a 1644450i bk1: 4a 1644410i bk2: 0a 1644466i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=1.94592e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 8, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 216
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 205
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 25
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 39
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 142
L2_total_cache_accesses = 372
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 1145
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 422
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 614
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=806
icnt_total_pkts_simt_to_mem=628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5887
	minimum = 6
	maximum = 57
Network latency average = 9.82661
	minimum = 6
	maximum = 57
Slowest packet = 258
Flit latency average = 9.28801
	minimum = 6
	maximum = 56
Slowest flit = 713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 2.21186e-05
	minimum = 0 (at node 16)
	maximum = 5.61884e-05 (at node 20)
Accepted packet rate average = 2.21186e-05
	minimum = 0 (at node 16)
	maximum = 5.61884e-05 (at node 20)
Injected flit rate average = 4.26319e-05
	minimum = 0 (at node 16)
	maximum = 0.000120404 (at node 21)
Accepted flit rate average= 4.26319e-05
	minimum = 0 (at node 16)
	maximum = 0.000107561 (at node 20)
Injected packet length average = 1.92742
Accepted packet length average = 1.92742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5887 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Network latency average = 9.82661 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Flit latency average = 9.28801 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 2.21186e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.61884e-05 (1 samples)
Accepted packet rate average = 2.21186e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.61884e-05 (1 samples)
Injected flit rate average = 4.26319e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000120404 (1 samples)
Accepted flit rate average = 4.26319e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000107561 (1 samples)
Injected packet size average = 1.92742 (1 samples)
Accepted packet size average = 1.92742 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 50 sec (350 sec)
gpgpu_simulation_rate = 14887 (inst/sec)
gpgpu_simulation_rate = 3559 (cycle/sec)
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1245808)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1246308  inst.: 5396368 (ipc=371.8) sim_rate=15374 (inst/sec) elapsed = 0:0:05:51 / Wed May 13 10:22:58 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (527,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(528,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (530,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(531,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (533,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(534,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (536,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(537,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (539,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(540,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (542,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(543,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (545,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(546,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (548,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(549,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (551,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(552,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (555,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(556,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (557,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(558,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (560,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(561,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (563,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(564,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (571,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(572,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (587,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(588,1245808)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(50,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (614,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(615,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (618,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(619,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (634,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(635,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (638,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(639,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (640,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(641,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (643,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(644,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (646,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(647,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (651,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(652,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (652,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(653,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (655,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(656,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (659,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(660,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (662,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(663,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (664,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(665,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (667,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(668,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (671,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(672,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (781,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(782,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (782,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(783,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (786,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(787,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (789,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(790,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (794,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(795,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (797,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(798,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (800,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(801,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (804,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(805,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (810,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(811,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (812,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(813,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (817,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(818,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (818,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(819,1245808)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(75,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1246808  inst.: 5563288 (ipc=352.8) sim_rate=15760 (inst/sec) elapsed = 0:0:05:53 / Wed May 13 10:23:00 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1087,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1088,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1090,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1091,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1093,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1094,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1096,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1097,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1099,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1100,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1102,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1103,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1105,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1106,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1108,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1109,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1111,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1112,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1114,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1115,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1117,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1118,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1120,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1121,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1124,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1125,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1126,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1127,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1129,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1130,1245808)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(95,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1214,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1215,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1218,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1218,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1219,1245808)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1219,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1220,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1221,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1223,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1224,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1226,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1227,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1228,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1229,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1229,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1230,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1230,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1231,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1232,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1233,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1235,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1236,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1240,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1241,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1243,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1244,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1245,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1246,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1269,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1270,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1448,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1449,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1449,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1450,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1453,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1454,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1455,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1456,1245808)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(99,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1459,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1460,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1461,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1462,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1464,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1465,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1468,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1469,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1471,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1472,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1474,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1475,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1476,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1477,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1480,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1481,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1482,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1483,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1485,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1486,1245808)
GPGPU-Sim uArch: cycles simulated: 1247308  inst.: 5727183 (ipc=344.5) sim_rate=16178 (inst/sec) elapsed = 0:0:05:54 / Wed May 13 10:23:01 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1648,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1649,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1662,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1663,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1665,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1666,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1668,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1669,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1671,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1672,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1674,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1675,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1677,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1678,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1681,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1682,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1683,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1684,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1686,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1687,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1691,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1692,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1692,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1693,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1695,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1696,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1698,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1699,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1701,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1702,1245808)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(128,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1830,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1830,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1831,1245808)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1831,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1834,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1835,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1837,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1838,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1842,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1843,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1844,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1845,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1848,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1849,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1849,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1850,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1854,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1855,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1855,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1856,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1858,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1859,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1861,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1862,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1866,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1867,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1867,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1868,1245808)
GPGPU-Sim uArch: cycles simulated: 1247808  inst.: 5897194 (ipc=343.4) sim_rate=16565 (inst/sec) elapsed = 0:0:05:56 / Wed May 13 10:23:03 2015
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(161,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2053,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2054,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2054,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2055,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2060,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2061,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2062,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2063,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2067,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2068,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2071,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2072,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2074,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2074,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2075,1245808)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2075,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2077,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2078,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2082,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2083,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2083,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2084,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2085,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2086,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2090,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2091,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2095,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2096,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2209,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2210,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2251,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2252,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2255,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2256,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2258,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2259,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2261,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2262,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2266,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2267,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2267,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2268,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2270,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2271,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2274,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2275,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2278,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2279,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2279,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2280,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2282,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2283,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2285,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2286,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2288,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2289,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2291,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2292,1245808)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(171,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2438,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2439,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2441,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2442,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2448,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2449,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2449,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2450,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2452,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2453,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2455,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2456,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2458,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2459,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2461,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2462,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2464,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2465,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2467,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2468,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2470,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2471,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2473,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2474,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2477,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2478,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2479,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2480,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2482,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2483,1245808)
GPGPU-Sim uArch: cycles simulated: 1248308  inst.: 6063274 (ipc=341.1) sim_rate=16983 (inst/sec) elapsed = 0:0:05:57 / Wed May 13 10:23:04 2015
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(186,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2647,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2648,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2650,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2651,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2655,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2656,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2658,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2659,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2662,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2663,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2667,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2668,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2670,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2671,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2673,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2674,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2676,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2677,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2679,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2680,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2682,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2683,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2688,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2689,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2693,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2694,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2703,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2704,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2772,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2773,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2849,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2850,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2852,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2853,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2856,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2857,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2859,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2860,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2861,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2862,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2866,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2867,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2869,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2870,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2873,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2874,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2876,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2877,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2878,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2879,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2881,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2882,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2886,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2887,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2892,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2893,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2898,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2899,1245808)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(233,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 1248808  inst.: 6232770 (ipc=340.8) sim_rate=17361 (inst/sec) elapsed = 0:0:05:59 / Wed May 13 10:23:06 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3026,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3027,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3051,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3052,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3054,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3055,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3066,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3067,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3068,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3069,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3071,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3072,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3076,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3077,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3078,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3079,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3080,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3081,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3083,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3084,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3088,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3089,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3090,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3091,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3092,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3093,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3098,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3098,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3099,1245808)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3099,1245808)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(236,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3251,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3252,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3253,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3254,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3260,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3261,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3262,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3263,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3265,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3266,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3268,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3273,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3276,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3281,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3284,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3285,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3290,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3303,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3305,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3360,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3448,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3452,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3455,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3467,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3472,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3474,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3477,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3480,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3483,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3488,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3489,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3492,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3495,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3498,1245808), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1249308  inst.: 6375439 (ipc=332.9) sim_rate=17709 (inst/sec) elapsed = 0:0:06:00 / Wed May 13 10:23:07 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3610,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3655,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3662,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3665,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3668,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3671,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3674,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3677,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3680,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3683,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3686,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3689,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3693,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3696,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3699,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3850,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3853,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3856,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3859,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3874,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1250808  inst.: 6391279 (ipc=236.2) sim_rate=17704 (inst/sec) elapsed = 0:0:06:01 / Wed May 13 10:23:08 2015
GPGPU-Sim uArch: cycles simulated: 1254808  inst.: 6394435 (ipc=131.6) sim_rate=17664 (inst/sec) elapsed = 0:0:06:02 / Wed May 13 10:23:09 2015
GPGPU-Sim uArch: cycles simulated: 1258808  inst.: 6397541 (ipc=91.3) sim_rate=17624 (inst/sec) elapsed = 0:0:06:03 / Wed May 13 10:23:10 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1262808  inst.: 6400626 (ipc=70.0) sim_rate=17584 (inst/sec) elapsed = 0:0:06:04 / Wed May 13 10:23:11 2015
GPGPU-Sim uArch: cycles simulated: 1266808  inst.: 6403705 (ipc=56.8) sim_rate=17544 (inst/sec) elapsed = 0:0:06:05 / Wed May 13 10:23:12 2015
GPGPU-Sim uArch: cycles simulated: 1270808  inst.: 6406837 (ipc=47.9) sim_rate=17505 (inst/sec) elapsed = 0:0:06:06 / Wed May 13 10:23:13 2015
GPGPU-Sim uArch: cycles simulated: 1274808  inst.: 6410094 (ipc=41.4) sim_rate=17466 (inst/sec) elapsed = 0:0:06:07 / Wed May 13 10:23:14 2015
GPGPU-Sim uArch: cycles simulated: 1278808  inst.: 6413223 (ipc=36.4) sim_rate=17427 (inst/sec) elapsed = 0:0:06:08 / Wed May 13 10:23:15 2015
GPGPU-Sim uArch: cycles simulated: 1282808  inst.: 6416113 (ipc=32.6) sim_rate=17387 (inst/sec) elapsed = 0:0:06:09 / Wed May 13 10:23:16 2015
GPGPU-Sim uArch: cycles simulated: 1286808  inst.: 6419390 (ipc=29.5) sim_rate=17349 (inst/sec) elapsed = 0:0:06:10 / Wed May 13 10:23:17 2015
GPGPU-Sim uArch: cycles simulated: 1290808  inst.: 6422608 (ipc=26.9) sim_rate=17311 (inst/sec) elapsed = 0:0:06:11 / Wed May 13 10:23:18 2015
GPGPU-Sim uArch: cycles simulated: 1294808  inst.: 6425586 (ipc=24.8) sim_rate=17273 (inst/sec) elapsed = 0:0:06:12 / Wed May 13 10:23:19 2015
GPGPU-Sim uArch: cycles simulated: 1298808  inst.: 6428792 (ipc=23.0) sim_rate=17235 (inst/sec) elapsed = 0:0:06:13 / Wed May 13 10:23:20 2015
GPGPU-Sim uArch: cycles simulated: 1302808  inst.: 6431946 (ipc=21.4) sim_rate=17197 (inst/sec) elapsed = 0:0:06:14 / Wed May 13 10:23:21 2015
GPGPU-Sim uArch: cycles simulated: 1306808  inst.: 6435010 (ipc=20.1) sim_rate=17160 (inst/sec) elapsed = 0:0:06:15 / Wed May 13 10:23:22 2015
GPGPU-Sim uArch: cycles simulated: 1310808  inst.: 6438150 (ipc=18.9) sim_rate=17122 (inst/sec) elapsed = 0:0:06:16 / Wed May 13 10:23:23 2015
GPGPU-Sim uArch: cycles simulated: 1314808  inst.: 6441260 (ipc=17.8) sim_rate=17085 (inst/sec) elapsed = 0:0:06:17 / Wed May 13 10:23:24 2015
GPGPU-Sim uArch: cycles simulated: 1318808  inst.: 6444343 (ipc=16.9) sim_rate=17048 (inst/sec) elapsed = 0:0:06:18 / Wed May 13 10:23:25 2015
GPGPU-Sim uArch: cycles simulated: 1322808  inst.: 6447552 (ipc=16.1) sim_rate=17012 (inst/sec) elapsed = 0:0:06:19 / Wed May 13 10:23:26 2015
GPGPU-Sim uArch: cycles simulated: 1326808  inst.: 6450685 (ipc=15.3) sim_rate=16975 (inst/sec) elapsed = 0:0:06:20 / Wed May 13 10:23:27 2015
GPGPU-Sim uArch: cycles simulated: 1330808  inst.: 6453769 (ipc=14.6) sim_rate=16939 (inst/sec) elapsed = 0:0:06:21 / Wed May 13 10:23:28 2015
GPGPU-Sim uArch: cycles simulated: 1334808  inst.: 6457067 (ipc=14.0) sim_rate=16903 (inst/sec) elapsed = 0:0:06:22 / Wed May 13 10:23:29 2015
GPGPU-Sim uArch: cycles simulated: 1338808  inst.: 6460107 (ipc=13.4) sim_rate=16867 (inst/sec) elapsed = 0:0:06:23 / Wed May 13 10:23:30 2015
GPGPU-Sim uArch: cycles simulated: 1342808  inst.: 6463218 (ipc=12.9) sim_rate=16831 (inst/sec) elapsed = 0:0:06:24 / Wed May 13 10:23:31 2015
GPGPU-Sim uArch: cycles simulated: 1346808  inst.: 6466334 (ipc=12.4) sim_rate=16795 (inst/sec) elapsed = 0:0:06:25 / Wed May 13 10:23:32 2015
GPGPU-Sim uArch: cycles simulated: 1350808  inst.: 6469419 (ipc=12.0) sim_rate=16760 (inst/sec) elapsed = 0:0:06:26 / Wed May 13 10:23:33 2015
GPGPU-Sim uArch: cycles simulated: 1354808  inst.: 6472558 (ipc=11.6) sim_rate=16724 (inst/sec) elapsed = 0:0:06:27 / Wed May 13 10:23:34 2015
GPGPU-Sim uArch: cycles simulated: 1358808  inst.: 6475774 (ipc=11.2) sim_rate=16690 (inst/sec) elapsed = 0:0:06:28 / Wed May 13 10:23:35 2015
GPGPU-Sim uArch: cycles simulated: 1362808  inst.: 6478814 (ipc=10.8) sim_rate=16655 (inst/sec) elapsed = 0:0:06:29 / Wed May 13 10:23:36 2015
GPGPU-Sim uArch: cycles simulated: 1366808  inst.: 6481954 (ipc=10.5) sim_rate=16620 (inst/sec) elapsed = 0:0:06:30 / Wed May 13 10:23:37 2015
GPGPU-Sim uArch: cycles simulated: 1370808  inst.: 6485112 (ipc=10.2) sim_rate=16585 (inst/sec) elapsed = 0:0:06:31 / Wed May 13 10:23:38 2015
GPGPU-Sim uArch: cycles simulated: 1374808  inst.: 6488267 (ipc= 9.9) sim_rate=16551 (inst/sec) elapsed = 0:0:06:32 / Wed May 13 10:23:39 2015
GPGPU-Sim uArch: cycles simulated: 1378308  inst.: 6491015 (ipc= 9.7) sim_rate=16516 (inst/sec) elapsed = 0:0:06:33 / Wed May 13 10:23:40 2015
GPGPU-Sim uArch: cycles simulated: 1381808  inst.: 6493671 (ipc= 9.4) sim_rate=16481 (inst/sec) elapsed = 0:0:06:34 / Wed May 13 10:23:41 2015
GPGPU-Sim uArch: cycles simulated: 1385808  inst.: 6496772 (ipc= 9.2) sim_rate=16447 (inst/sec) elapsed = 0:0:06:35 / Wed May 13 10:23:42 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1389308  inst.: 6499548 (ipc= 9.0) sim_rate=16413 (inst/sec) elapsed = 0:0:06:36 / Wed May 13 10:23:43 2015
GPGPU-Sim uArch: cycles simulated: 1393308  inst.: 6502715 (ipc= 8.8) sim_rate=16379 (inst/sec) elapsed = 0:0:06:37 / Wed May 13 10:23:44 2015
GPGPU-Sim uArch: cycles simulated: 1397308  inst.: 6505845 (ipc= 8.6) sim_rate=16346 (inst/sec) elapsed = 0:0:06:38 / Wed May 13 10:23:45 2015
GPGPU-Sim uArch: cycles simulated: 1401308  inst.: 6509005 (ipc= 8.4) sim_rate=16313 (inst/sec) elapsed = 0:0:06:39 / Wed May 13 10:23:46 2015
GPGPU-Sim uArch: cycles simulated: 1405308  inst.: 6512069 (ipc= 8.2) sim_rate=16280 (inst/sec) elapsed = 0:0:06:40 / Wed May 13 10:23:47 2015
GPGPU-Sim uArch: cycles simulated: 1409308  inst.: 6515274 (ipc= 8.0) sim_rate=16247 (inst/sec) elapsed = 0:0:06:41 / Wed May 13 10:23:48 2015
GPGPU-Sim uArch: cycles simulated: 1413308  inst.: 6518239 (ipc= 7.8) sim_rate=16214 (inst/sec) elapsed = 0:0:06:42 / Wed May 13 10:23:49 2015
GPGPU-Sim uArch: cycles simulated: 1417308  inst.: 6521455 (ipc= 7.6) sim_rate=16182 (inst/sec) elapsed = 0:0:06:43 / Wed May 13 10:23:50 2015
GPGPU-Sim uArch: cycles simulated: 1421308  inst.: 6524643 (ipc= 7.5) sim_rate=16150 (inst/sec) elapsed = 0:0:06:44 / Wed May 13 10:23:51 2015
GPGPU-Sim uArch: cycles simulated: 1425308  inst.: 6527660 (ipc= 7.3) sim_rate=16117 (inst/sec) elapsed = 0:0:06:45 / Wed May 13 10:23:52 2015
GPGPU-Sim uArch: cycles simulated: 1429308  inst.: 6530836 (ipc= 7.2) sim_rate=16085 (inst/sec) elapsed = 0:0:06:46 / Wed May 13 10:23:53 2015
GPGPU-Sim uArch: cycles simulated: 1433308  inst.: 6533980 (ipc= 7.1) sim_rate=16054 (inst/sec) elapsed = 0:0:06:47 / Wed May 13 10:23:54 2015
GPGPU-Sim uArch: cycles simulated: 1437308  inst.: 6537132 (ipc= 6.9) sim_rate=16022 (inst/sec) elapsed = 0:0:06:48 / Wed May 13 10:23:55 2015
GPGPU-Sim uArch: cycles simulated: 1441308  inst.: 6540119 (ipc= 6.8) sim_rate=15990 (inst/sec) elapsed = 0:0:06:49 / Wed May 13 10:23:56 2015
GPGPU-Sim uArch: cycles simulated: 1445308  inst.: 6543279 (ipc= 6.7) sim_rate=15959 (inst/sec) elapsed = 0:0:06:50 / Wed May 13 10:23:57 2015
GPGPU-Sim uArch: cycles simulated: 1449308  inst.: 6546514 (ipc= 6.6) sim_rate=15928 (inst/sec) elapsed = 0:0:06:51 / Wed May 13 10:23:58 2015
GPGPU-Sim uArch: cycles simulated: 1453308  inst.: 6549518 (ipc= 6.5) sim_rate=15896 (inst/sec) elapsed = 0:0:06:52 / Wed May 13 10:23:59 2015
GPGPU-Sim uArch: cycles simulated: 1457308  inst.: 6552891 (ipc= 6.3) sim_rate=15866 (inst/sec) elapsed = 0:0:06:53 / Wed May 13 10:24:00 2015
GPGPU-Sim uArch: cycles simulated: 1461308  inst.: 6555849 (ipc= 6.2) sim_rate=15835 (inst/sec) elapsed = 0:0:06:54 / Wed May 13 10:24:01 2015
GPGPU-Sim uArch: cycles simulated: 1465308  inst.: 6559079 (ipc= 6.1) sim_rate=15805 (inst/sec) elapsed = 0:0:06:55 / Wed May 13 10:24:02 2015
GPGPU-Sim uArch: cycles simulated: 1469308  inst.: 6562138 (ipc= 6.0) sim_rate=15774 (inst/sec) elapsed = 0:0:06:56 / Wed May 13 10:24:03 2015
GPGPU-Sim uArch: cycles simulated: 1473308  inst.: 6565320 (ipc= 6.0) sim_rate=15744 (inst/sec) elapsed = 0:0:06:57 / Wed May 13 10:24:04 2015
GPGPU-Sim uArch: cycles simulated: 1477308  inst.: 6568217 (ipc= 5.9) sim_rate=15713 (inst/sec) elapsed = 0:0:06:58 / Wed May 13 10:24:05 2015
GPGPU-Sim uArch: cycles simulated: 1481308  inst.: 6571448 (ipc= 5.8) sim_rate=15683 (inst/sec) elapsed = 0:0:06:59 / Wed May 13 10:24:06 2015
GPGPU-Sim uArch: cycles simulated: 1485308  inst.: 6574598 (ipc= 5.7) sim_rate=15653 (inst/sec) elapsed = 0:0:07:00 / Wed May 13 10:24:07 2015
GPGPU-Sim uArch: cycles simulated: 1489308  inst.: 6577828 (ipc= 5.6) sim_rate=15624 (inst/sec) elapsed = 0:0:07:01 / Wed May 13 10:24:08 2015
GPGPU-Sim uArch: cycles simulated: 1493308  inst.: 6580845 (ipc= 5.5) sim_rate=15594 (inst/sec) elapsed = 0:0:07:02 / Wed May 13 10:24:09 2015
GPGPU-Sim uArch: cycles simulated: 1497308  inst.: 6584031 (ipc= 5.5) sim_rate=15565 (inst/sec) elapsed = 0:0:07:03 / Wed May 13 10:24:10 2015
GPGPU-Sim uArch: cycles simulated: 1501308  inst.: 6587045 (ipc= 5.4) sim_rate=15535 (inst/sec) elapsed = 0:0:07:04 / Wed May 13 10:24:11 2015
GPGPU-Sim uArch: cycles simulated: 1505308  inst.: 6590308 (ipc= 5.3) sim_rate=15506 (inst/sec) elapsed = 0:0:07:05 / Wed May 13 10:24:12 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1509308  inst.: 6593375 (ipc= 5.2) sim_rate=15477 (inst/sec) elapsed = 0:0:07:06 / Wed May 13 10:24:13 2015
GPGPU-Sim uArch: cycles simulated: 1512808  inst.: 6596204 (ipc= 5.2) sim_rate=15447 (inst/sec) elapsed = 0:0:07:07 / Wed May 13 10:24:14 2015
GPGPU-Sim uArch: cycles simulated: 1517308  inst.: 6599726 (ipc= 5.1) sim_rate=15419 (inst/sec) elapsed = 0:0:07:08 / Wed May 13 10:24:15 2015
GPGPU-Sim uArch: cycles simulated: 1521308  inst.: 6602929 (ipc= 5.1) sim_rate=15391 (inst/sec) elapsed = 0:0:07:09 / Wed May 13 10:24:16 2015
GPGPU-Sim uArch: cycles simulated: 1524808  inst.: 6605583 (ipc= 5.0) sim_rate=15361 (inst/sec) elapsed = 0:0:07:10 / Wed May 13 10:24:17 2015
GPGPU-Sim uArch: cycles simulated: 1528808  inst.: 6608698 (ipc= 4.9) sim_rate=15333 (inst/sec) elapsed = 0:0:07:11 / Wed May 13 10:24:18 2015
GPGPU-Sim uArch: cycles simulated: 1532808  inst.: 6611883 (ipc= 4.9) sim_rate=15305 (inst/sec) elapsed = 0:0:07:12 / Wed May 13 10:24:19 2015
GPGPU-Sim uArch: cycles simulated: 1536808  inst.: 6615062 (ipc= 4.8) sim_rate=15277 (inst/sec) elapsed = 0:0:07:13 / Wed May 13 10:24:20 2015
GPGPU-Sim uArch: cycles simulated: 1540808  inst.: 6618131 (ipc= 4.8) sim_rate=15249 (inst/sec) elapsed = 0:0:07:14 / Wed May 13 10:24:21 2015
GPGPU-Sim uArch: cycles simulated: 1544808  inst.: 6621258 (ipc= 4.7) sim_rate=15221 (inst/sec) elapsed = 0:0:07:15 / Wed May 13 10:24:22 2015
GPGPU-Sim uArch: cycles simulated: 1548808  inst.: 6624403 (ipc= 4.7) sim_rate=15193 (inst/sec) elapsed = 0:0:07:16 / Wed May 13 10:24:23 2015
GPGPU-Sim uArch: cycles simulated: 1552808  inst.: 6627502 (ipc= 4.6) sim_rate=15165 (inst/sec) elapsed = 0:0:07:17 / Wed May 13 10:24:24 2015
GPGPU-Sim uArch: cycles simulated: 1556808  inst.: 6630608 (ipc= 4.6) sim_rate=15138 (inst/sec) elapsed = 0:0:07:18 / Wed May 13 10:24:25 2015
GPGPU-Sim uArch: cycles simulated: 1560808  inst.: 6633782 (ipc= 4.5) sim_rate=15111 (inst/sec) elapsed = 0:0:07:19 / Wed May 13 10:24:26 2015
GPGPU-Sim uArch: cycles simulated: 1564808  inst.: 6636931 (ipc= 4.5) sim_rate=15083 (inst/sec) elapsed = 0:0:07:20 / Wed May 13 10:24:27 2015
GPGPU-Sim uArch: cycles simulated: 1568808  inst.: 6639968 (ipc= 4.4) sim_rate=15056 (inst/sec) elapsed = 0:0:07:21 / Wed May 13 10:24:28 2015
GPGPU-Sim uArch: cycles simulated: 1572808  inst.: 6643229 (ipc= 4.4) sim_rate=15029 (inst/sec) elapsed = 0:0:07:22 / Wed May 13 10:24:29 2015
GPGPU-Sim uArch: cycles simulated: 1575808  inst.: 6645523 (ipc= 4.3) sim_rate=15001 (inst/sec) elapsed = 0:0:07:23 / Wed May 13 10:24:30 2015
GPGPU-Sim uArch: cycles simulated: 1579808  inst.: 6648648 (ipc= 4.3) sim_rate=14974 (inst/sec) elapsed = 0:0:07:24 / Wed May 13 10:24:31 2015
GPGPU-Sim uArch: cycles simulated: 1583808  inst.: 6651782 (ipc= 4.3) sim_rate=14947 (inst/sec) elapsed = 0:0:07:25 / Wed May 13 10:24:32 2015
GPGPU-Sim uArch: cycles simulated: 1587808  inst.: 6654846 (ipc= 4.2) sim_rate=14921 (inst/sec) elapsed = 0:0:07:26 / Wed May 13 10:24:33 2015
GPGPU-Sim uArch: cycles simulated: 1591808  inst.: 6657981 (ipc= 4.2) sim_rate=14894 (inst/sec) elapsed = 0:0:07:27 / Wed May 13 10:24:34 2015
GPGPU-Sim uArch: cycles simulated: 1595808  inst.: 6661122 (ipc= 4.1) sim_rate=14868 (inst/sec) elapsed = 0:0:07:28 / Wed May 13 10:24:35 2015
GPGPU-Sim uArch: cycles simulated: 1599808  inst.: 6664231 (ipc= 4.1) sim_rate=14842 (inst/sec) elapsed = 0:0:07:29 / Wed May 13 10:24:36 2015
GPGPU-Sim uArch: cycles simulated: 1603808  inst.: 6667292 (ipc= 4.1) sim_rate=14816 (inst/sec) elapsed = 0:0:07:30 / Wed May 13 10:24:37 2015
GPGPU-Sim uArch: cycles simulated: 1607808  inst.: 6670542 (ipc= 4.0) sim_rate=14790 (inst/sec) elapsed = 0:0:07:31 / Wed May 13 10:24:38 2015
GPGPU-Sim uArch: cycles simulated: 1611808  inst.: 6673751 (ipc= 4.0) sim_rate=14764 (inst/sec) elapsed = 0:0:07:32 / Wed May 13 10:24:39 2015
GPGPU-Sim uArch: cycles simulated: 1615308  inst.: 6676602 (ipc= 4.0) sim_rate=14738 (inst/sec) elapsed = 0:0:07:33 / Wed May 13 10:24:40 2015
GPGPU-Sim uArch: cycles simulated: 1619308  inst.: 6679675 (ipc= 3.9) sim_rate=14712 (inst/sec) elapsed = 0:0:07:34 / Wed May 13 10:24:41 2015
GPGPU-Sim uArch: cycles simulated: 1623308  inst.: 6682803 (ipc= 3.9) sim_rate=14687 (inst/sec) elapsed = 0:0:07:35 / Wed May 13 10:24:42 2015
GPGPU-Sim uArch: cycles simulated: 1627308  inst.: 6685952 (ipc= 3.9) sim_rate=14662 (inst/sec) elapsed = 0:0:07:36 / Wed May 13 10:24:43 2015
GPGPU-Sim uArch: cycles simulated: 1631308  inst.: 6689006 (ipc= 3.8) sim_rate=14636 (inst/sec) elapsed = 0:0:07:37 / Wed May 13 10:24:44 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1635308  inst.: 6692283 (ipc= 3.8) sim_rate=14611 (inst/sec) elapsed = 0:0:07:38 / Wed May 13 10:24:45 2015
GPGPU-Sim uArch: cycles simulated: 1639308  inst.: 6695405 (ipc= 3.8) sim_rate=14586 (inst/sec) elapsed = 0:0:07:39 / Wed May 13 10:24:46 2015
GPGPU-Sim uArch: cycles simulated: 1643308  inst.: 6698246 (ipc= 3.7) sim_rate=14561 (inst/sec) elapsed = 0:0:07:40 / Wed May 13 10:24:47 2015
GPGPU-Sim uArch: cycles simulated: 1647308  inst.: 6701594 (ipc= 3.7) sim_rate=14537 (inst/sec) elapsed = 0:0:07:41 / Wed May 13 10:24:48 2015
GPGPU-Sim uArch: cycles simulated: 1651308  inst.: 6704672 (ipc= 3.7) sim_rate=14512 (inst/sec) elapsed = 0:0:07:42 / Wed May 13 10:24:49 2015
GPGPU-Sim uArch: cycles simulated: 1655308  inst.: 6707732 (ipc= 3.7) sim_rate=14487 (inst/sec) elapsed = 0:0:07:43 / Wed May 13 10:24:50 2015
GPGPU-Sim uArch: cycles simulated: 1659308  inst.: 6710959 (ipc= 3.6) sim_rate=14463 (inst/sec) elapsed = 0:0:07:44 / Wed May 13 10:24:51 2015
GPGPU-Sim uArch: cycles simulated: 1663308  inst.: 6714182 (ipc= 3.6) sim_rate=14439 (inst/sec) elapsed = 0:0:07:45 / Wed May 13 10:24:52 2015
GPGPU-Sim uArch: cycles simulated: 1667308  inst.: 6717300 (ipc= 3.6) sim_rate=14414 (inst/sec) elapsed = 0:0:07:46 / Wed May 13 10:24:53 2015
GPGPU-Sim uArch: cycles simulated: 1671308  inst.: 6720397 (ipc= 3.5) sim_rate=14390 (inst/sec) elapsed = 0:0:07:47 / Wed May 13 10:24:54 2015
GPGPU-Sim uArch: cycles simulated: 1675308  inst.: 6723499 (ipc= 3.5) sim_rate=14366 (inst/sec) elapsed = 0:0:07:48 / Wed May 13 10:24:55 2015
GPGPU-Sim uArch: cycles simulated: 1679308  inst.: 6726592 (ipc= 3.5) sim_rate=14342 (inst/sec) elapsed = 0:0:07:49 / Wed May 13 10:24:56 2015
GPGPU-Sim uArch: cycles simulated: 1683308  inst.: 6729789 (ipc= 3.5) sim_rate=14318 (inst/sec) elapsed = 0:0:07:50 / Wed May 13 10:24:57 2015
GPGPU-Sim uArch: cycles simulated: 1687308  inst.: 6732875 (ipc= 3.4) sim_rate=14294 (inst/sec) elapsed = 0:0:07:51 / Wed May 13 10:24:58 2015
GPGPU-Sim uArch: cycles simulated: 1691308  inst.: 6736122 (ipc= 3.4) sim_rate=14271 (inst/sec) elapsed = 0:0:07:52 / Wed May 13 10:24:59 2015
GPGPU-Sim uArch: cycles simulated: 1695308  inst.: 6739181 (ipc= 3.4) sim_rate=14247 (inst/sec) elapsed = 0:0:07:53 / Wed May 13 10:25:00 2015
GPGPU-Sim uArch: cycles simulated: 1699308  inst.: 6742425 (ipc= 3.4) sim_rate=14224 (inst/sec) elapsed = 0:0:07:54 / Wed May 13 10:25:01 2015
GPGPU-Sim uArch: cycles simulated: 1703308  inst.: 6745376 (ipc= 3.4) sim_rate=14200 (inst/sec) elapsed = 0:0:07:55 / Wed May 13 10:25:02 2015
GPGPU-Sim uArch: cycles simulated: 1707308  inst.: 6748668 (ipc= 3.3) sim_rate=14177 (inst/sec) elapsed = 0:0:07:56 / Wed May 13 10:25:03 2015
GPGPU-Sim uArch: cycles simulated: 1711308  inst.: 6751655 (ipc= 3.3) sim_rate=14154 (inst/sec) elapsed = 0:0:07:57 / Wed May 13 10:25:04 2015
GPGPU-Sim uArch: cycles simulated: 1715308  inst.: 6755042 (ipc= 3.3) sim_rate=14131 (inst/sec) elapsed = 0:0:07:58 / Wed May 13 10:25:05 2015
GPGPU-Sim uArch: cycles simulated: 1719308  inst.: 6758257 (ipc= 3.3) sim_rate=14109 (inst/sec) elapsed = 0:0:07:59 / Wed May 13 10:25:06 2015
GPGPU-Sim uArch: cycles simulated: 1723308  inst.: 6761305 (ipc= 3.2) sim_rate=14086 (inst/sec) elapsed = 0:0:08:00 / Wed May 13 10:25:07 2015
GPGPU-Sim uArch: cycles simulated: 1727308  inst.: 6764402 (ipc= 3.2) sim_rate=14063 (inst/sec) elapsed = 0:0:08:01 / Wed May 13 10:25:08 2015
GPGPU-Sim uArch: cycles simulated: 1731308  inst.: 6767523 (ipc= 3.2) sim_rate=14040 (inst/sec) elapsed = 0:0:08:02 / Wed May 13 10:25:09 2015
GPGPU-Sim uArch: cycles simulated: 1735308  inst.: 6770713 (ipc= 3.2) sim_rate=14018 (inst/sec) elapsed = 0:0:08:03 / Wed May 13 10:25:10 2015
GPGPU-Sim uArch: cycles simulated: 1739308  inst.: 6773859 (ipc= 3.2) sim_rate=13995 (inst/sec) elapsed = 0:0:08:04 / Wed May 13 10:25:11 2015
GPGPU-Sim uArch: cycles simulated: 1743308  inst.: 6777026 (ipc= 3.1) sim_rate=13973 (inst/sec) elapsed = 0:0:08:05 / Wed May 13 10:25:12 2015
GPGPU-Sim uArch: cycles simulated: 1747308  inst.: 6780236 (ipc= 3.1) sim_rate=13951 (inst/sec) elapsed = 0:0:08:06 / Wed May 13 10:25:13 2015
GPGPU-Sim uArch: cycles simulated: 1750308  inst.: 6782451 (ipc= 3.1) sim_rate=13927 (inst/sec) elapsed = 0:0:08:07 / Wed May 13 10:25:14 2015
GPGPU-Sim uArch: cycles simulated: 1754308  inst.: 6785600 (ipc= 3.1) sim_rate=13904 (inst/sec) elapsed = 0:0:08:08 / Wed May 13 10:25:15 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1758308  inst.: 6788670 (ipc= 3.1) sim_rate=13882 (inst/sec) elapsed = 0:0:08:09 / Wed May 13 10:25:16 2015
GPGPU-Sim uArch: cycles simulated: 1762308  inst.: 6791917 (ipc= 3.1) sim_rate=13861 (inst/sec) elapsed = 0:0:08:10 / Wed May 13 10:25:17 2015
GPGPU-Sim uArch: cycles simulated: 1765808  inst.: 6794599 (ipc= 3.0) sim_rate=13838 (inst/sec) elapsed = 0:0:08:11 / Wed May 13 10:25:18 2015
GPGPU-Sim uArch: cycles simulated: 1769808  inst.: 6797752 (ipc= 3.0) sim_rate=13816 (inst/sec) elapsed = 0:0:08:12 / Wed May 13 10:25:19 2015
GPGPU-Sim uArch: cycles simulated: 1773808  inst.: 6800896 (ipc= 3.0) sim_rate=13794 (inst/sec) elapsed = 0:0:08:13 / Wed May 13 10:25:20 2015
GPGPU-Sim uArch: cycles simulated: 1777308  inst.: 6803591 (ipc= 3.0) sim_rate=13772 (inst/sec) elapsed = 0:0:08:14 / Wed May 13 10:25:21 2015
GPGPU-Sim uArch: cycles simulated: 1781308  inst.: 6806823 (ipc= 3.0) sim_rate=13751 (inst/sec) elapsed = 0:0:08:15 / Wed May 13 10:25:22 2015
GPGPU-Sim uArch: cycles simulated: 1785308  inst.: 6809889 (ipc= 3.0) sim_rate=13729 (inst/sec) elapsed = 0:0:08:16 / Wed May 13 10:25:23 2015
GPGPU-Sim uArch: cycles simulated: 1789308  inst.: 6812919 (ipc= 2.9) sim_rate=13708 (inst/sec) elapsed = 0:0:08:17 / Wed May 13 10:25:24 2015
GPGPU-Sim uArch: cycles simulated: 1792808  inst.: 6815676 (ipc= 2.9) sim_rate=13686 (inst/sec) elapsed = 0:0:08:18 / Wed May 13 10:25:25 2015
GPGPU-Sim uArch: cycles simulated: 1796808  inst.: 6818890 (ipc= 2.9) sim_rate=13665 (inst/sec) elapsed = 0:0:08:19 / Wed May 13 10:25:26 2015
GPGPU-Sim uArch: cycles simulated: 1800808  inst.: 6822059 (ipc= 2.9) sim_rate=13644 (inst/sec) elapsed = 0:0:08:20 / Wed May 13 10:25:27 2015
GPGPU-Sim uArch: cycles simulated: 1804808  inst.: 6825197 (ipc= 2.9) sim_rate=13623 (inst/sec) elapsed = 0:0:08:21 / Wed May 13 10:25:28 2015
GPGPU-Sim uArch: cycles simulated: 1808808  inst.: 6828115 (ipc= 2.9) sim_rate=13601 (inst/sec) elapsed = 0:0:08:22 / Wed May 13 10:25:29 2015
GPGPU-Sim uArch: cycles simulated: 1813308  inst.: 6831748 (ipc= 2.9) sim_rate=13582 (inst/sec) elapsed = 0:0:08:23 / Wed May 13 10:25:30 2015
GPGPU-Sim uArch: cycles simulated: 1817308  inst.: 6834998 (ipc= 2.8) sim_rate=13561 (inst/sec) elapsed = 0:0:08:24 / Wed May 13 10:25:31 2015
GPGPU-Sim uArch: cycles simulated: 1821308  inst.: 6838082 (ipc= 2.8) sim_rate=13540 (inst/sec) elapsed = 0:0:08:25 / Wed May 13 10:25:32 2015
GPGPU-Sim uArch: cycles simulated: 1825308  inst.: 6841112 (ipc= 2.8) sim_rate=13519 (inst/sec) elapsed = 0:0:08:26 / Wed May 13 10:25:33 2015
GPGPU-Sim uArch: cycles simulated: 1829308  inst.: 6844388 (ipc= 2.8) sim_rate=13499 (inst/sec) elapsed = 0:0:08:27 / Wed May 13 10:25:34 2015
GPGPU-Sim uArch: cycles simulated: 1833308  inst.: 6847520 (ipc= 2.8) sim_rate=13479 (inst/sec) elapsed = 0:0:08:28 / Wed May 13 10:25:35 2015
GPGPU-Sim uArch: cycles simulated: 1837308  inst.: 6850665 (ipc= 2.8) sim_rate=13459 (inst/sec) elapsed = 0:0:08:29 / Wed May 13 10:25:36 2015
GPGPU-Sim uArch: cycles simulated: 1841308  inst.: 6853757 (ipc= 2.8) sim_rate=13438 (inst/sec) elapsed = 0:0:08:30 / Wed May 13 10:25:37 2015
GPGPU-Sim uArch: cycles simulated: 1845308  inst.: 6856916 (ipc= 2.7) sim_rate=13418 (inst/sec) elapsed = 0:0:08:31 / Wed May 13 10:25:38 2015
GPGPU-Sim uArch: cycles simulated: 1849308  inst.: 6859965 (ipc= 2.7) sim_rate=13398 (inst/sec) elapsed = 0:0:08:32 / Wed May 13 10:25:39 2015
GPGPU-Sim uArch: cycles simulated: 1853308  inst.: 6863226 (ipc= 2.7) sim_rate=13378 (inst/sec) elapsed = 0:0:08:33 / Wed May 13 10:25:40 2015
GPGPU-Sim uArch: cycles simulated: 1857308  inst.: 6866373 (ipc= 2.7) sim_rate=13358 (inst/sec) elapsed = 0:0:08:34 / Wed May 13 10:25:41 2015
GPGPU-Sim uArch: cycles simulated: 1861308  inst.: 6869528 (ipc= 2.7) sim_rate=13338 (inst/sec) elapsed = 0:0:08:35 / Wed May 13 10:25:42 2015
GPGPU-Sim uArch: cycles simulated: 1865308  inst.: 6872550 (ipc= 2.7) sim_rate=13318 (inst/sec) elapsed = 0:0:08:36 / Wed May 13 10:25:43 2015
GPGPU-Sim uArch: cycles simulated: 1869308  inst.: 6875746 (ipc= 2.7) sim_rate=13299 (inst/sec) elapsed = 0:0:08:37 / Wed May 13 10:25:44 2015
GPGPU-Sim uArch: cycles simulated: 1873308  inst.: 6878984 (ipc= 2.7) sim_rate=13279 (inst/sec) elapsed = 0:0:08:38 / Wed May 13 10:25:45 2015
GPGPU-Sim uArch: cycles simulated: 1877308  inst.: 6882107 (ipc= 2.6) sim_rate=13260 (inst/sec) elapsed = 0:0:08:39 / Wed May 13 10:25:46 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1881308  inst.: 6885157 (ipc= 2.6) sim_rate=13240 (inst/sec) elapsed = 0:0:08:40 / Wed May 13 10:25:47 2015
GPGPU-Sim uArch: cycles simulated: 1885308  inst.: 6888262 (ipc= 2.6) sim_rate=13221 (inst/sec) elapsed = 0:0:08:41 / Wed May 13 10:25:48 2015
GPGPU-Sim uArch: cycles simulated: 1889308  inst.: 6891438 (ipc= 2.6) sim_rate=13201 (inst/sec) elapsed = 0:0:08:42 / Wed May 13 10:25:49 2015
GPGPU-Sim uArch: cycles simulated: 1893308  inst.: 6894643 (ipc= 2.6) sim_rate=13182 (inst/sec) elapsed = 0:0:08:43 / Wed May 13 10:25:50 2015
GPGPU-Sim uArch: cycles simulated: 1897808  inst.: 6898123 (ipc= 2.6) sim_rate=13164 (inst/sec) elapsed = 0:0:08:44 / Wed May 13 10:25:51 2015
GPGPU-Sim uArch: cycles simulated: 1901808  inst.: 6901256 (ipc= 2.6) sim_rate=13145 (inst/sec) elapsed = 0:0:08:45 / Wed May 13 10:25:52 2015
GPGPU-Sim uArch: cycles simulated: 1905808  inst.: 6904272 (ipc= 2.6) sim_rate=13125 (inst/sec) elapsed = 0:0:08:46 / Wed May 13 10:25:53 2015
GPGPU-Sim uArch: cycles simulated: 1909808  inst.: 6907511 (ipc= 2.6) sim_rate=13107 (inst/sec) elapsed = 0:0:08:47 / Wed May 13 10:25:54 2015
GPGPU-Sim uArch: cycles simulated: 1913808  inst.: 6910603 (ipc= 2.5) sim_rate=13088 (inst/sec) elapsed = 0:0:08:48 / Wed May 13 10:25:55 2015
GPGPU-Sim uArch: cycles simulated: 1917808  inst.: 6913766 (ipc= 2.5) sim_rate=13069 (inst/sec) elapsed = 0:0:08:49 / Wed May 13 10:25:56 2015
GPGPU-Sim uArch: cycles simulated: 1921808  inst.: 6916930 (ipc= 2.5) sim_rate=13050 (inst/sec) elapsed = 0:0:08:50 / Wed May 13 10:25:57 2015
GPGPU-Sim uArch: cycles simulated: 1925808  inst.: 6920145 (ipc= 2.5) sim_rate=13032 (inst/sec) elapsed = 0:0:08:51 / Wed May 13 10:25:58 2015
GPGPU-Sim uArch: cycles simulated: 1929808  inst.: 6923336 (ipc= 2.5) sim_rate=13013 (inst/sec) elapsed = 0:0:08:52 / Wed May 13 10:25:59 2015
GPGPU-Sim uArch: cycles simulated: 1933808  inst.: 6926528 (ipc= 2.5) sim_rate=12995 (inst/sec) elapsed = 0:0:08:53 / Wed May 13 10:26:00 2015
GPGPU-Sim uArch: cycles simulated: 1937808  inst.: 6929791 (ipc= 2.5) sim_rate=12977 (inst/sec) elapsed = 0:0:08:54 / Wed May 13 10:26:01 2015
GPGPU-Sim uArch: cycles simulated: 1941808  inst.: 6932868 (ipc= 2.5) sim_rate=12958 (inst/sec) elapsed = 0:0:08:55 / Wed May 13 10:26:02 2015
GPGPU-Sim uArch: cycles simulated: 1945808  inst.: 6935863 (ipc= 2.5) sim_rate=12940 (inst/sec) elapsed = 0:0:08:56 / Wed May 13 10:26:03 2015
GPGPU-Sim uArch: cycles simulated: 1949808  inst.: 6939041 (ipc= 2.5) sim_rate=12921 (inst/sec) elapsed = 0:0:08:57 / Wed May 13 10:26:04 2015
GPGPU-Sim uArch: cycles simulated: 1953808  inst.: 6942149 (ipc= 2.4) sim_rate=12903 (inst/sec) elapsed = 0:0:08:58 / Wed May 13 10:26:05 2015
GPGPU-Sim uArch: cycles simulated: 1957808  inst.: 6945424 (ipc= 2.4) sim_rate=12885 (inst/sec) elapsed = 0:0:08:59 / Wed May 13 10:26:06 2015
GPGPU-Sim uArch: cycles simulated: 1961808  inst.: 6948437 (ipc= 2.4) sim_rate=12867 (inst/sec) elapsed = 0:0:09:00 / Wed May 13 10:26:07 2015
GPGPU-Sim uArch: cycles simulated: 1965808  inst.: 6951586 (ipc= 2.4) sim_rate=12849 (inst/sec) elapsed = 0:0:09:01 / Wed May 13 10:26:08 2015
GPGPU-Sim uArch: cycles simulated: 1969808  inst.: 6954725 (ipc= 2.4) sim_rate=12831 (inst/sec) elapsed = 0:0:09:02 / Wed May 13 10:26:09 2015
GPGPU-Sim uArch: cycles simulated: 1973808  inst.: 6957841 (ipc= 2.4) sim_rate=12813 (inst/sec) elapsed = 0:0:09:03 / Wed May 13 10:26:10 2015
GPGPU-Sim uArch: cycles simulated: 1977808  inst.: 6961079 (ipc= 2.4) sim_rate=12796 (inst/sec) elapsed = 0:0:09:04 / Wed May 13 10:26:11 2015
GPGPU-Sim uArch: cycles simulated: 1981808  inst.: 6964250 (ipc= 2.4) sim_rate=12778 (inst/sec) elapsed = 0:0:09:05 / Wed May 13 10:26:12 2015
GPGPU-Sim uArch: cycles simulated: 1985808  inst.: 6967329 (ipc= 2.4) sim_rate=12760 (inst/sec) elapsed = 0:0:09:06 / Wed May 13 10:26:13 2015
GPGPU-Sim uArch: cycles simulated: 1989808  inst.: 6970622 (ipc= 2.4) sim_rate=12743 (inst/sec) elapsed = 0:0:09:07 / Wed May 13 10:26:14 2015
GPGPU-Sim uArch: cycles simulated: 1993808  inst.: 6973680 (ipc= 2.4) sim_rate=12725 (inst/sec) elapsed = 0:0:09:08 / Wed May 13 10:26:15 2015
GPGPU-Sim uArch: cycles simulated: 1997808  inst.: 6976860 (ipc= 2.3) sim_rate=12708 (inst/sec) elapsed = 0:0:09:09 / Wed May 13 10:26:16 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2001808  inst.: 6979920 (ipc= 2.3) sim_rate=12690 (inst/sec) elapsed = 0:0:09:10 / Wed May 13 10:26:17 2015
GPGPU-Sim uArch: cycles simulated: 2006308  inst.: 6983516 (ipc= 2.3) sim_rate=12674 (inst/sec) elapsed = 0:0:09:11 / Wed May 13 10:26:18 2015
GPGPU-Sim uArch: cycles simulated: 2010308  inst.: 6986612 (ipc= 2.3) sim_rate=12656 (inst/sec) elapsed = 0:0:09:12 / Wed May 13 10:26:19 2015
GPGPU-Sim uArch: cycles simulated: 2014308  inst.: 6989835 (ipc= 2.3) sim_rate=12639 (inst/sec) elapsed = 0:0:09:13 / Wed May 13 10:26:20 2015
GPGPU-Sim uArch: cycles simulated: 2018308  inst.: 6992986 (ipc= 2.3) sim_rate=12622 (inst/sec) elapsed = 0:0:09:14 / Wed May 13 10:26:21 2015
GPGPU-Sim uArch: cycles simulated: 2022308  inst.: 6996150 (ipc= 2.3) sim_rate=12605 (inst/sec) elapsed = 0:0:09:15 / Wed May 13 10:26:22 2015
GPGPU-Sim uArch: cycles simulated: 2026308  inst.: 6999345 (ipc= 2.3) sim_rate=12588 (inst/sec) elapsed = 0:0:09:16 / Wed May 13 10:26:23 2015
GPGPU-Sim uArch: cycles simulated: 2030308  inst.: 7002633 (ipc= 2.3) sim_rate=12572 (inst/sec) elapsed = 0:0:09:17 / Wed May 13 10:26:24 2015
GPGPU-Sim uArch: cycles simulated: 2034308  inst.: 7005857 (ipc= 2.3) sim_rate=12555 (inst/sec) elapsed = 0:0:09:18 / Wed May 13 10:26:25 2015
GPGPU-Sim uArch: cycles simulated: 2038308  inst.: 7009063 (ipc= 2.3) sim_rate=12538 (inst/sec) elapsed = 0:0:09:19 / Wed May 13 10:26:26 2015
GPGPU-Sim uArch: cycles simulated: 2042308  inst.: 7012034 (ipc= 2.3) sim_rate=12521 (inst/sec) elapsed = 0:0:09:20 / Wed May 13 10:26:27 2015
GPGPU-Sim uArch: cycles simulated: 2046308  inst.: 7015282 (ipc= 2.3) sim_rate=12504 (inst/sec) elapsed = 0:0:09:21 / Wed May 13 10:26:28 2015
GPGPU-Sim uArch: cycles simulated: 2050308  inst.: 7018424 (ipc= 2.2) sim_rate=12488 (inst/sec) elapsed = 0:0:09:22 / Wed May 13 10:26:29 2015
GPGPU-Sim uArch: cycles simulated: 2054308  inst.: 7021396 (ipc= 2.2) sim_rate=12471 (inst/sec) elapsed = 0:0:09:23 / Wed May 13 10:26:30 2015
GPGPU-Sim uArch: cycles simulated: 2058308  inst.: 7024567 (ipc= 2.2) sim_rate=12454 (inst/sec) elapsed = 0:0:09:24 / Wed May 13 10:26:31 2015
GPGPU-Sim uArch: cycles simulated: 2062308  inst.: 7027632 (ipc= 2.2) sim_rate=12438 (inst/sec) elapsed = 0:0:09:25 / Wed May 13 10:26:32 2015
GPGPU-Sim uArch: cycles simulated: 2066308  inst.: 7030894 (ipc= 2.2) sim_rate=12422 (inst/sec) elapsed = 0:0:09:26 / Wed May 13 10:26:33 2015
GPGPU-Sim uArch: cycles simulated: 2070308  inst.: 7034181 (ipc= 2.2) sim_rate=12405 (inst/sec) elapsed = 0:0:09:27 / Wed May 13 10:26:34 2015
GPGPU-Sim uArch: cycles simulated: 2074308  inst.: 7037316 (ipc= 2.2) sim_rate=12389 (inst/sec) elapsed = 0:0:09:28 / Wed May 13 10:26:35 2015
GPGPU-Sim uArch: cycles simulated: 2078308  inst.: 7040483 (ipc= 2.2) sim_rate=12373 (inst/sec) elapsed = 0:0:09:29 / Wed May 13 10:26:36 2015
GPGPU-Sim uArch: cycles simulated: 2082308  inst.: 7043680 (ipc= 2.2) sim_rate=12357 (inst/sec) elapsed = 0:0:09:30 / Wed May 13 10:26:37 2015
GPGPU-Sim uArch: cycles simulated: 2086308  inst.: 7046842 (ipc= 2.2) sim_rate=12341 (inst/sec) elapsed = 0:0:09:31 / Wed May 13 10:26:38 2015
GPGPU-Sim uArch: cycles simulated: 2090308  inst.: 7050106 (ipc= 2.2) sim_rate=12325 (inst/sec) elapsed = 0:0:09:32 / Wed May 13 10:26:39 2015
GPGPU-Sim uArch: cycles simulated: 2094308  inst.: 7053096 (ipc= 2.2) sim_rate=12309 (inst/sec) elapsed = 0:0:09:33 / Wed May 13 10:26:40 2015
GPGPU-Sim uArch: cycles simulated: 2098308  inst.: 7056287 (ipc= 2.2) sim_rate=12293 (inst/sec) elapsed = 0:0:09:34 / Wed May 13 10:26:41 2015
GPGPU-Sim uArch: cycles simulated: 2102808  inst.: 7059825 (ipc= 2.2) sim_rate=12277 (inst/sec) elapsed = 0:0:09:35 / Wed May 13 10:26:42 2015
GPGPU-Sim uArch: cycles simulated: 2106808  inst.: 7062875 (ipc= 2.2) sim_rate=12261 (inst/sec) elapsed = 0:0:09:36 / Wed May 13 10:26:43 2015
GPGPU-Sim uArch: cycles simulated: 2110808  inst.: 7066110 (ipc= 2.1) sim_rate=12246 (inst/sec) elapsed = 0:0:09:37 / Wed May 13 10:26:44 2015
GPGPU-Sim uArch: cycles simulated: 2114808  inst.: 7069209 (ipc= 2.1) sim_rate=12230 (inst/sec) elapsed = 0:0:09:38 / Wed May 13 10:26:45 2015
GPGPU-Sim uArch: cycles simulated: 2118808  inst.: 7072561 (ipc= 2.1) sim_rate=12215 (inst/sec) elapsed = 0:0:09:39 / Wed May 13 10:26:46 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2122808  inst.: 7075662 (ipc= 2.1) sim_rate=12199 (inst/sec) elapsed = 0:0:09:40 / Wed May 13 10:26:47 2015
GPGPU-Sim uArch: cycles simulated: 2126808  inst.: 7078670 (ipc= 2.1) sim_rate=12183 (inst/sec) elapsed = 0:0:09:41 / Wed May 13 10:26:48 2015
GPGPU-Sim uArch: cycles simulated: 2130808  inst.: 7081858 (ipc= 2.1) sim_rate=12168 (inst/sec) elapsed = 0:0:09:42 / Wed May 13 10:26:49 2015
GPGPU-Sim uArch: cycles simulated: 2134808  inst.: 7084922 (ipc= 2.1) sim_rate=12152 (inst/sec) elapsed = 0:0:09:43 / Wed May 13 10:26:50 2015
GPGPU-Sim uArch: cycles simulated: 2138808  inst.: 7088027 (ipc= 2.1) sim_rate=12137 (inst/sec) elapsed = 0:0:09:44 / Wed May 13 10:26:51 2015
GPGPU-Sim uArch: cycles simulated: 2142808  inst.: 7091182 (ipc= 2.1) sim_rate=12121 (inst/sec) elapsed = 0:0:09:45 / Wed May 13 10:26:52 2015
GPGPU-Sim uArch: cycles simulated: 2146808  inst.: 7094332 (ipc= 2.1) sim_rate=12106 (inst/sec) elapsed = 0:0:09:46 / Wed May 13 10:26:53 2015
GPGPU-Sim uArch: cycles simulated: 2150808  inst.: 7097438 (ipc= 2.1) sim_rate=12091 (inst/sec) elapsed = 0:0:09:47 / Wed May 13 10:26:54 2015
GPGPU-Sim uArch: cycles simulated: 2154808  inst.: 7100547 (ipc= 2.1) sim_rate=12075 (inst/sec) elapsed = 0:0:09:48 / Wed May 13 10:26:55 2015
GPGPU-Sim uArch: cycles simulated: 2158808  inst.: 7103748 (ipc= 2.1) sim_rate=12060 (inst/sec) elapsed = 0:0:09:49 / Wed May 13 10:26:56 2015
GPGPU-Sim uArch: cycles simulated: 2162808  inst.: 7106815 (ipc= 2.1) sim_rate=12045 (inst/sec) elapsed = 0:0:09:50 / Wed May 13 10:26:57 2015
GPGPU-Sim uArch: cycles simulated: 2166808  inst.: 7110098 (ipc= 2.1) sim_rate=12030 (inst/sec) elapsed = 0:0:09:51 / Wed May 13 10:26:58 2015
GPGPU-Sim uArch: cycles simulated: 2170808  inst.: 7113324 (ipc= 2.1) sim_rate=12015 (inst/sec) elapsed = 0:0:09:52 / Wed May 13 10:26:59 2015
GPGPU-Sim uArch: cycles simulated: 2174808  inst.: 7116407 (ipc= 2.1) sim_rate=12000 (inst/sec) elapsed = 0:0:09:53 / Wed May 13 10:27:00 2015
GPGPU-Sim uArch: cycles simulated: 2178808  inst.: 7119518 (ipc= 2.0) sim_rate=11985 (inst/sec) elapsed = 0:0:09:54 / Wed May 13 10:27:01 2015
GPGPU-Sim uArch: cycles simulated: 2182808  inst.: 7122726 (ipc= 2.0) sim_rate=11970 (inst/sec) elapsed = 0:0:09:55 / Wed May 13 10:27:02 2015
GPGPU-Sim uArch: cycles simulated: 2186808  inst.: 7125907 (ipc= 2.0) sim_rate=11956 (inst/sec) elapsed = 0:0:09:56 / Wed May 13 10:27:03 2015
GPGPU-Sim uArch: cycles simulated: 2190808  inst.: 7128942 (ipc= 2.0) sim_rate=11941 (inst/sec) elapsed = 0:0:09:57 / Wed May 13 10:27:04 2015
GPGPU-Sim uArch: cycles simulated: 2194808  inst.: 7132033 (ipc= 2.0) sim_rate=11926 (inst/sec) elapsed = 0:0:09:58 / Wed May 13 10:27:05 2015
GPGPU-Sim uArch: cycles simulated: 2198808  inst.: 7135232 (ipc= 2.0) sim_rate=11911 (inst/sec) elapsed = 0:0:09:59 / Wed May 13 10:27:06 2015
GPGPU-Sim uArch: cycles simulated: 2203308  inst.: 7138638 (ipc= 2.0) sim_rate=11897 (inst/sec) elapsed = 0:0:10:00 / Wed May 13 10:27:07 2015
GPGPU-Sim uArch: cycles simulated: 2207308  inst.: 7141904 (ipc= 2.0) sim_rate=11883 (inst/sec) elapsed = 0:0:10:01 / Wed May 13 10:27:08 2015
GPGPU-Sim uArch: cycles simulated: 2211308  inst.: 7144842 (ipc= 2.0) sim_rate=11868 (inst/sec) elapsed = 0:0:10:02 / Wed May 13 10:27:09 2015
GPGPU-Sim uArch: cycles simulated: 2215308  inst.: 7147993 (ipc= 2.0) sim_rate=11854 (inst/sec) elapsed = 0:0:10:03 / Wed May 13 10:27:10 2015
GPGPU-Sim uArch: cycles simulated: 2219308  inst.: 7151155 (ipc= 2.0) sim_rate=11839 (inst/sec) elapsed = 0:0:10:04 / Wed May 13 10:27:11 2015
GPGPU-Sim uArch: cycles simulated: 2223308  inst.: 7154387 (ipc= 2.0) sim_rate=11825 (inst/sec) elapsed = 0:0:10:05 / Wed May 13 10:27:12 2015
GPGPU-Sim uArch: cycles simulated: 2227308  inst.: 7157508 (ipc= 2.0) sim_rate=11811 (inst/sec) elapsed = 0:0:10:06 / Wed May 13 10:27:13 2015
GPGPU-Sim uArch: cycles simulated: 2231308  inst.: 7160802 (ipc= 2.0) sim_rate=11797 (inst/sec) elapsed = 0:0:10:07 / Wed May 13 10:27:14 2015
GPGPU-Sim uArch: cycles simulated: 2235308  inst.: 7163937 (ipc= 2.0) sim_rate=11782 (inst/sec) elapsed = 0:0:10:08 / Wed May 13 10:27:15 2015
GPGPU-Sim uArch: cycles simulated: 2239308  inst.: 7167005 (ipc= 2.0) sim_rate=11768 (inst/sec) elapsed = 0:0:10:09 / Wed May 13 10:27:16 2015
GPGPU-Sim uArch: cycles simulated: 2243308  inst.: 7170229 (ipc= 2.0) sim_rate=11754 (inst/sec) elapsed = 0:0:10:10 / Wed May 13 10:27:17 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2247308  inst.: 7173391 (ipc= 2.0) sim_rate=11740 (inst/sec) elapsed = 0:0:10:11 / Wed May 13 10:27:18 2015
GPGPU-Sim uArch: cycles simulated: 2251308  inst.: 7175850 (ipc= 2.0) sim_rate=11725 (inst/sec) elapsed = 0:0:10:12 / Wed May 13 10:27:19 2015
GPGPU-Sim uArch: cycles simulated: 2255308  inst.: 7178238 (ipc= 1.9) sim_rate=11710 (inst/sec) elapsed = 0:0:10:13 / Wed May 13 10:27:20 2015
GPGPU-Sim uArch: cycles simulated: 2259308  inst.: 7180540 (ipc= 1.9) sim_rate=11694 (inst/sec) elapsed = 0:0:10:14 / Wed May 13 10:27:21 2015
GPGPU-Sim uArch: cycles simulated: 2263308  inst.: 7182047 (ipc= 1.9) sim_rate=11678 (inst/sec) elapsed = 0:0:10:15 / Wed May 13 10:27:22 2015
GPGPU-Sim uArch: cycles simulated: 2267808  inst.: 7183216 (ipc= 1.9) sim_rate=11661 (inst/sec) elapsed = 0:0:10:16 / Wed May 13 10:27:23 2015
GPGPU-Sim uArch: cycles simulated: 2271808  inst.: 7184097 (ipc= 1.9) sim_rate=11643 (inst/sec) elapsed = 0:0:10:17 / Wed May 13 10:27:24 2015
GPGPU-Sim uArch: cycles simulated: 2275808  inst.: 7185044 (ipc= 1.9) sim_rate=11626 (inst/sec) elapsed = 0:0:10:18 / Wed May 13 10:27:25 2015
GPGPU-Sim uArch: cycles simulated: 2279808  inst.: 7186053 (ipc= 1.9) sim_rate=11609 (inst/sec) elapsed = 0:0:10:19 / Wed May 13 10:27:26 2015
GPGPU-Sim uArch: cycles simulated: 2283808  inst.: 7187010 (ipc= 1.9) sim_rate=11591 (inst/sec) elapsed = 0:0:10:20 / Wed May 13 10:27:27 2015
GPGPU-Sim uArch: cycles simulated: 2287808  inst.: 7187885 (ipc= 1.9) sim_rate=11574 (inst/sec) elapsed = 0:0:10:21 / Wed May 13 10:27:28 2015
GPGPU-Sim uArch: cycles simulated: 2291808  inst.: 7188908 (ipc= 1.9) sim_rate=11557 (inst/sec) elapsed = 0:0:10:22 / Wed May 13 10:27:29 2015
GPGPU-Sim uArch: cycles simulated: 2295808  inst.: 7189806 (ipc= 1.9) sim_rate=11540 (inst/sec) elapsed = 0:0:10:23 / Wed May 13 10:27:30 2015
GPGPU-Sim uArch: cycles simulated: 2299808  inst.: 7190794 (ipc= 1.9) sim_rate=11523 (inst/sec) elapsed = 0:0:10:24 / Wed May 13 10:27:31 2015
GPGPU-Sim uArch: cycles simulated: 2303808  inst.: 7191662 (ipc= 1.9) sim_rate=11506 (inst/sec) elapsed = 0:0:10:25 / Wed May 13 10:27:32 2015
GPGPU-Sim uArch: cycles simulated: 2308308  inst.: 7192723 (ipc= 1.9) sim_rate=11489 (inst/sec) elapsed = 0:0:10:26 / Wed May 13 10:27:33 2015
GPGPU-Sim uArch: cycles simulated: 2312308  inst.: 7193678 (ipc= 1.9) sim_rate=11473 (inst/sec) elapsed = 0:0:10:27 / Wed May 13 10:27:34 2015
GPGPU-Sim uArch: cycles simulated: 2316308  inst.: 7194568 (ipc= 1.9) sim_rate=11456 (inst/sec) elapsed = 0:0:10:28 / Wed May 13 10:27:35 2015
GPGPU-Sim uArch: cycles simulated: 2320308  inst.: 7195561 (ipc= 1.8) sim_rate=11439 (inst/sec) elapsed = 0:0:10:29 / Wed May 13 10:27:36 2015
GPGPU-Sim uArch: cycles simulated: 2324308  inst.: 7196556 (ipc= 1.8) sim_rate=11423 (inst/sec) elapsed = 0:0:10:30 / Wed May 13 10:27:37 2015
GPGPU-Sim uArch: cycles simulated: 2328308  inst.: 7197495 (ipc= 1.8) sim_rate=11406 (inst/sec) elapsed = 0:0:10:31 / Wed May 13 10:27:38 2015
GPGPU-Sim uArch: cycles simulated: 2332308  inst.: 7198402 (ipc= 1.8) sim_rate=11389 (inst/sec) elapsed = 0:0:10:32 / Wed May 13 10:27:39 2015
GPGPU-Sim uArch: cycles simulated: 2336308  inst.: 7199386 (ipc= 1.8) sim_rate=11373 (inst/sec) elapsed = 0:0:10:33 / Wed May 13 10:27:40 2015
GPGPU-Sim uArch: cycles simulated: 2340308  inst.: 7200291 (ipc= 1.8) sim_rate=11356 (inst/sec) elapsed = 0:0:10:34 / Wed May 13 10:27:41 2015
GPGPU-Sim uArch: cycles simulated: 2344808  inst.: 7201309 (ipc= 1.8) sim_rate=11340 (inst/sec) elapsed = 0:0:10:35 / Wed May 13 10:27:42 2015
GPGPU-Sim uArch: cycles simulated: 2348808  inst.: 7202323 (ipc= 1.8) sim_rate=11324 (inst/sec) elapsed = 0:0:10:36 / Wed May 13 10:27:43 2015
GPGPU-Sim uArch: cycles simulated: 2352808  inst.: 7203293 (ipc= 1.8) sim_rate=11308 (inst/sec) elapsed = 0:0:10:37 / Wed May 13 10:27:44 2015
GPGPU-Sim uArch: cycles simulated: 2356808  inst.: 7204375 (ipc= 1.8) sim_rate=11292 (inst/sec) elapsed = 0:0:10:38 / Wed May 13 10:27:45 2015
GPGPU-Sim uArch: cycles simulated: 2360808  inst.: 7205307 (ipc= 1.8) sim_rate=11275 (inst/sec) elapsed = 0:0:10:39 / Wed May 13 10:27:46 2015
GPGPU-Sim uArch: cycles simulated: 2364808  inst.: 7206233 (ipc= 1.8) sim_rate=11259 (inst/sec) elapsed = 0:0:10:40 / Wed May 13 10:27:47 2015
GPGPU-Sim uArch: cycles simulated: 2368808  inst.: 7207221 (ipc= 1.8) sim_rate=11243 (inst/sec) elapsed = 0:0:10:41 / Wed May 13 10:27:48 2015
GPGPU-Sim uArch: cycles simulated: 2372808  inst.: 7208216 (ipc= 1.8) sim_rate=11227 (inst/sec) elapsed = 0:0:10:42 / Wed May 13 10:27:49 2015
GPGPU-Sim uArch: cycles simulated: 2376808  inst.: 7209194 (ipc= 1.8) sim_rate=11211 (inst/sec) elapsed = 0:0:10:43 / Wed May 13 10:27:50 2015
GPGPU-Sim uArch: cycles simulated: 2380808  inst.: 7210157 (ipc= 1.8) sim_rate=11195 (inst/sec) elapsed = 0:0:10:44 / Wed May 13 10:27:51 2015
GPGPU-Sim uArch: cycles simulated: 2384808  inst.: 7211018 (ipc= 1.8) sim_rate=11179 (inst/sec) elapsed = 0:0:10:45 / Wed May 13 10:27:52 2015
GPGPU-Sim uArch: cycles simulated: 2388808  inst.: 7211917 (ipc= 1.8) sim_rate=11163 (inst/sec) elapsed = 0:0:10:46 / Wed May 13 10:27:53 2015
GPGPU-Sim uArch: cycles simulated: 2392808  inst.: 7212773 (ipc= 1.7) sim_rate=11148 (inst/sec) elapsed = 0:0:10:47 / Wed May 13 10:27:54 2015
GPGPU-Sim uArch: cycles simulated: 2396808  inst.: 7213891 (ipc= 1.7) sim_rate=11132 (inst/sec) elapsed = 0:0:10:48 / Wed May 13 10:27:55 2015
GPGPU-Sim uArch: cycles simulated: 2400808  inst.: 7214813 (ipc= 1.7) sim_rate=11116 (inst/sec) elapsed = 0:0:10:49 / Wed May 13 10:27:56 2015
GPGPU-Sim uArch: cycles simulated: 2404808  inst.: 7215728 (ipc= 1.7) sim_rate=11101 (inst/sec) elapsed = 0:0:10:50 / Wed May 13 10:27:57 2015
GPGPU-Sim uArch: cycles simulated: 2408808  inst.: 7216686 (ipc= 1.7) sim_rate=11085 (inst/sec) elapsed = 0:0:10:51 / Wed May 13 10:27:58 2015
GPGPU-Sim uArch: cycles simulated: 2412808  inst.: 7217673 (ipc= 1.7) sim_rate=11070 (inst/sec) elapsed = 0:0:10:52 / Wed May 13 10:27:59 2015
GPGPU-Sim uArch: cycles simulated: 2417308  inst.: 7218831 (ipc= 1.7) sim_rate=11054 (inst/sec) elapsed = 0:0:10:53 / Wed May 13 10:28:00 2015
GPGPU-Sim uArch: cycles simulated: 2421308  inst.: 7219825 (ipc= 1.7) sim_rate=11039 (inst/sec) elapsed = 0:0:10:54 / Wed May 13 10:28:01 2015
GPGPU-Sim uArch: cycles simulated: 2425308  inst.: 7220748 (ipc= 1.7) sim_rate=11024 (inst/sec) elapsed = 0:0:10:55 / Wed May 13 10:28:02 2015
GPGPU-Sim uArch: cycles simulated: 2429308  inst.: 7221710 (ipc= 1.7) sim_rate=11008 (inst/sec) elapsed = 0:0:10:56 / Wed May 13 10:28:03 2015
GPGPU-Sim uArch: cycles simulated: 2433308  inst.: 7222664 (ipc= 1.7) sim_rate=10993 (inst/sec) elapsed = 0:0:10:57 / Wed May 13 10:28:04 2015
GPGPU-Sim uArch: cycles simulated: 2437308  inst.: 7223615 (ipc= 1.7) sim_rate=10978 (inst/sec) elapsed = 0:0:10:58 / Wed May 13 10:28:05 2015
GPGPU-Sim uArch: cycles simulated: 2441308  inst.: 7224483 (ipc= 1.7) sim_rate=10962 (inst/sec) elapsed = 0:0:10:59 / Wed May 13 10:28:06 2015
GPGPU-Sim uArch: cycles simulated: 2445308  inst.: 7225495 (ipc= 1.7) sim_rate=10947 (inst/sec) elapsed = 0:0:11:00 / Wed May 13 10:28:07 2015
GPGPU-Sim uArch: cycles simulated: 2449308  inst.: 7226469 (ipc= 1.7) sim_rate=10932 (inst/sec) elapsed = 0:0:11:01 / Wed May 13 10:28:08 2015
GPGPU-Sim uArch: cycles simulated: 2453808  inst.: 7227610 (ipc= 1.7) sim_rate=10917 (inst/sec) elapsed = 0:0:11:02 / Wed May 13 10:28:09 2015
GPGPU-Sim uArch: cycles simulated: 2457808  inst.: 7228526 (ipc= 1.7) sim_rate=10902 (inst/sec) elapsed = 0:0:11:03 / Wed May 13 10:28:10 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1215706,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 4.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1215707
gpu_sim_insn = 2022054
gpu_ipc =       1.6633
gpu_tot_sim_cycle = 2461515
gpu_tot_sim_insn = 7232510
gpu_tot_ipc =       2.9382
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 781
gpu_stall_icnt2sh    = 388
gpu_total_sim_rate=10892

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 396147
	L1I_total_cache_misses = 812
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 37, Miss = 37, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 521
	L1D_total_cache_misses = 521
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14912
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395335
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 812
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
948, 540, 540, 948, 540, 540, 948, 540, 540, 
gpgpu_n_tot_thrd_icount = 22041504
gpgpu_n_tot_w_icount = 688797
gpgpu_n_stall_shd_mem = 87058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 147
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 1095564
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 141197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 87058
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:177269	W0_Scoreboard:1727888	W1:58343	W2:49239	W3:57113	W4:73868	W5:66801	W6:41149	W7:18141	W8:47111	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:17569	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1090	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:97340
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224 {136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 379 
averagemflatency = 167 
max_icnt2mem_latency = 60 
max_icnt2sh_latency = 2461514 
mrq_lat_table:35 	0 	8 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	488 	107 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	13 	0 	0 	0 	0 	0 	0 	127 	128 	0 	0 	0 	0 	0 	0 	0 	256 	1 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1744         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2432      2465         0         0         0      1168         0         0         0      1460         0         0         0      1749         0         0 
dram[3]:       829      3154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      4104         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2166      5025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/15 = 3.800000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      2565    none      none      none         342    none      none      none         344    none      none      none         341    none      none  
dram[3]:          0      1944    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      2110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       379         0         0         0       273         0         0         0       269         0         0         0       269         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       266         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249187 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=3.693e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 3249126i bk1: 0a 3249196i bk2: 0a 3249198i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249193 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=2.462e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 3249178i bk1: 0a 3249198i bk2: 0a 3249198i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249165 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=1.724e-05
n_activity=268 dram_eff=0.209
bk0: 4a 3249178i bk1: 4a 3249126i bk2: 0a 3249199i bk3: 0a 3249199i bk4: 0a 3249199i bk5: 4a 3249176i bk6: 0a 3249197i bk7: 0a 3249197i bk8: 0a 3249198i bk9: 4a 3249175i bk10: 0a 3249196i bk11: 0a 3249197i bk12: 0a 3249199i bk13: 4a 3249176i bk14: 0a 3249197i bk15: 0a 3249197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.37031e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249180 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.849e-06
n_activity=156 dram_eff=0.2051
bk0: 4a 3249178i bk1: 4a 3249128i bk2: 0a 3249197i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=2.49292e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249181 n_act=2 n_pre=0 n_req=11 n_rd=8 n_write=7 bw_util=9.233e-06
n_activity=169 dram_eff=0.1775
bk0: 4a 3249178i bk1: 4a 3249135i bk2: 0a 3249197i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.8476e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249182 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=8.618e-06
n_activity=147 dram_eff=0.1905
bk0: 2a 3249182i bk1: 4a 3249142i bk2: 0a 3249198i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.84858e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 3, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 216
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 205
L2_cache_bank[7]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 25
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 39
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 142
L2_total_cache_accesses = 636
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 1145
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 422
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 614
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1102
icnt_total_pkts_simt_to_mem=1148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.47348
	minimum = 6
	maximum = 43
Network latency average = 9.47159
	minimum = 6
	maximum = 43
Slowest packet = 750
Flit latency average = 9.77819
	minimum = 6
	maximum = 42
Slowest flit = 1450
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 1.60857e-05
	minimum = 0 (at node 16)
	maximum = 5.5112e-05 (at node 20)
Accepted packet rate average = 1.60857e-05
	minimum = 0 (at node 16)
	maximum = 5.5112e-05 (at node 20)
Injected flit rate average = 2.48598e-05
	minimum = 0 (at node 16)
	maximum = 6.49828e-05 (at node 20)
Accepted flit rate average= 2.48598e-05
	minimum = 0 (at node 16)
	maximum = 0.000107756 (at node 20)
Injected packet length average = 1.54545
Accepted packet length average = 1.54545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0311 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50 (2 samples)
Network latency average = 9.6491 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50 (2 samples)
Flit latency average = 9.5331 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 1.91022e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.56502e-05 (2 samples)
Accepted packet rate average = 1.91022e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.56502e-05 (2 samples)
Injected flit rate average = 3.37458e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9.26933e-05 (2 samples)
Accepted flit rate average = 3.37458e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.000107658 (2 samples)
Injected packet size average = 1.7666 (2 samples)
Accepted packet size average = 1.7666 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 4 sec (664 sec)
gpgpu_simulation_rate = 10892 (inst/sec)
gpgpu_simulation_rate = 3707 (cycle/sec)
GPU: 11 queen = 2680  time = 663550.250000 msec
