#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 25 21:10:53 2023
# Process ID: 11860
# Current directory: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29848 C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.xpr
# Log file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/vivado.log
# Journal file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio\vivado.jou
# Running On: LAPTOP-B754JH12, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8334 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/DAC_Calibration_Unit.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/NCO_Phase_Accum.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/SPI_Module.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Saw_Tri_Squ.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/mux6to1.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.617 ; gain = 380.910
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- user.org:user:gpio:1.0 - gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <system> from block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_0
endgroup
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
delete_bd_objs [get_bd_cells wavegen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_0
endgroup
delete_bd_objs [get_bd_cells wavegen_0]
ipx::edit_ip_in_project -upgrade true -name wavegen_v1_0_project -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.tmp/wavegen_v1_0_project c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'wavegen_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name wavegen_v1_0_project -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.tmp/wavegen_v1_0_project c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.855 ; gain = 24.613
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/Amp_Offset_Unit.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/NCO_Phase_Accum.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/SPI_Module.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/DAC_Calibration_Unit.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/Saw_Tri_Squ.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/mux6to1.sv}
update_compile_order -fileset sources_1
create_bd_design -dir {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd} "BRAM"
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe'
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <addra_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <clka_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
set_property location {-84 18} [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addrb> is being overridden by the user with net <addrb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/clkb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clkb> is being overridden by the user with net <clkb_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/doutb> is being overridden by the user with net <blk_mem_gen_0_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property name BRAMaddr_A [get_bd_ports addra_0]
set_property name BRAMaddr_B [get_bd_ports addrb_0]
set_property name BRAMclk_B [get_bd_ports clkb_0]
set_property name BRAMclk_A [get_bd_ports clka_0]
set_property name BRAMdout_B [get_bd_ports doutb_0]
set_property name BRAMdout_A [get_bd_ports douta_0]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ui/bd_6f7c369c.ui> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_0_0
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_0_0
[Sat Nov 25 21:19:56 2023] Launched BRAM_blk_mem_gen_0_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/BRAM_blk_mem_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
add_files -norecurse C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0 -dir c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {2} \
  CONFIG.C_NUM_PROBE_OUT {0} \
  CONFIG.C_PROBE_IN0_WIDTH {12} \
  CONFIG.C_PROBE_IN1_WIDTH {12} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
generate_target all [get_files  c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Sat Nov 25 21:21:08 2023] Launched vio_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from '' to 'XPM_MEMORY'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/wavegen_0/AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins wavegen_0/AXI]
Slave segment '/wavegen_0/AXI/AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
current_project wavegen_v1_0_project
current_project gpio
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/SCK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/SDI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/LDAC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/CS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/sclk]
endgroup
delete_bd_objs [get_bd_ports phase_ofs_A] [get_bd_ports phase_ofs_B]
startgroup
copy_bd_objs /  [get_bd_ports {FREQB}]
copy_bd_objs /  [get_bd_ports {FREQA MODE_B MODE_A}]
set_property location {2648 -737} [get_bd_ports FREQB1]
set_property location {2648 -737} [get_bd_ports FREQA1]
set_property location {2648 -737} [get_bd_ports MODE_A1]
set_property location {2648 -737} [get_bd_ports MODE_B1]
endgroup
startgroup
copy_bd_objs /  [get_bd_ports {AMPL_B}]
copy_bd_objs /  [get_bd_ports {FREQA MODE_B MODE_A AMPL_A RUN_B MODE_B1 RUN_A OFFSET_B OFFSET_A}]
set_property location {2655 -536} [get_bd_ports AMPL_B1]
set_property location {2655 -536} [get_bd_ports AMPL_A1]
set_property location {2655 -536} [get_bd_ports FREQA2]
set_property location {2655 -536} [get_bd_ports MODE_A2]
set_property location {2655 -536} [get_bd_ports MODE_B2]
set_property location {2655 -536} [get_bd_ports MODE_B3]
set_property location {2655 -536} [get_bd_ports OFFSET_A1]
set_property location {2655 -536} [get_bd_ports OFFSET_B1]
set_property location {2655 -536} [get_bd_ports RUN_A1]
set_property location {2655 -536} [get_bd_ports RUN_B1]
endgroup
delete_bd_objs [get_bd_ports FREQA] [get_bd_ports MODE_B] [get_bd_ports RUN_B1] [get_bd_ports MODE_A] [get_bd_ports MODE_B1] [get_bd_ports RUN_B] [get_bd_ports AMPL_A] [get_bd_ports OFFSET_B] [get_bd_ports RUN_A] [get_bd_ports DC_B] [get_bd_ports OFFSET_A] [get_bd_ports DC_A] [get_bd_ports CYCLES_A]
delete_bd_objs [get_bd_ports CYCLES_B]
delete_bd_objs [get_bd_ports BRAM_Tridout_B]
delete_bd_objs [get_bd_ports AMPL_B1] [get_bd_ports OFFSET_A1] [get_bd_ports OFFSET_B1] [get_bd_ports MODE_B3] [get_bd_ports AMPL_A1] [get_bd_ports AMPL_B] [get_bd_ports MODE_B2] [get_bd_ports FREQA2] [get_bd_ports MODE_A2] [get_bd_ports RUN_A1]
delete_bd_objs [get_bd_ports FREQA1] [get_bd_ports MODE_A1] [get_bd_ports FREQB1] [get_bd_ports FREQB]
set_property name SCK [get_bd_ports SCK_0]
set_property name SDI [get_bd_ports SDI_0]
set_property name LDAC [get_bd_ports LDAC_0]
set_property name CS [get_bd_ports CS_0]
set_property name sclk [get_bd_ports sclk_0]
validate_bd_design
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1818.184 ; gain = 13.957
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2232ca1f2fed5a26 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/2/2/2232ca1f2fed5a26/system_xbar_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/2/2/2232ca1f2fed5a26/system_xbar_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/2/2/2232ca1f2fed5a26/system_xbar_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/2/2/2232ca1f2fed5a26/system_xbar_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/2/2/2232ca1f2fed5a26/system_xbar_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 2232ca1f2fed5a26; cache size = 115.347 MB.
catch { [ delete_ip_run [get_ips -all system_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 21:24:55 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 21:27:15 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
save_bd_design
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b4cb11fd2226bd13 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/4/b4cb11fd2226bd13/system_xbar_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/4/b4cb11fd2226bd13/system_xbar_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/4/b4cb11fd2226bd13/system_xbar_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/4/b4cb11fd2226bd13/system_xbar_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/4/b4cb11fd2226bd13/system_xbar_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = b4cb11fd2226bd13; cache size = 115.347 MB.
[Sat Nov 25 21:32:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 21:32:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1865.734 ; gain = 11.383
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.113 ; gain = 4.379
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4036.398 ; gain = 2166.285
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
close_hw_manager
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
close_hw_manager
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4137.430 ; gain = 9.059
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 21:40:16 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 21:40:40 2023] Launched system_wavegen_0_2_synth_1, synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 21:40:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4154.488 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
current_project gpio
close_hw_manager
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 6 to revision 7
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4222.770 ; gain = 7.023
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 21:52:57 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 21:53:20 2023] Launched system_wavegen_0_2_synth_1, synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 21:53:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4222.770 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
set_property CONFIG.C_EN_PROBE_IN_ACTIVITY {0} [get_ips vio_0]
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {4} \
  CONFIG.C_PROBE_IN2_WIDTH {3} \
  CONFIG.C_PROBE_IN3_WIDTH {3} \
] [get_ips vio_0]
generate_target all [get_files  c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/vio_0_synth_1

launch_runs vio_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Sat Nov 25 22:04:06 2023] Launched vio_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 7 to revision 8
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4345.492 ; gain = 6.598
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 22:10:17 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 22:10:45 2023] Launched system_wavegen_0_2_synth_1, synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 22:10:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z007s (JTAG device index = 1) and the probes file(s) C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx.
 The device core at location uuid_59848BA4FA0D5A80B2331B5EC41A37FF, has 2 VIO input port(s), but the core in the probes file(s) have 4 VIO input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 8 to revision 9
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 4435.309 ; gain = 2.402
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 22:23:36 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 25 22:29:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 22:29:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
current_project wavegen_v1_0_project
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project gpio
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offsetB -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offset -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000189A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn3jsn-Analog Discovery 2-210321AF1C31" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/MODE_A -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/MODE_B -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offsetB -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offset -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
close_hw_manager
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 9 to revision 10
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 4485.156 ; gain = 16.461
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 22:51:05 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 22:51:34 2023] Launched system_wavegen_0_2_synth_1, synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 22:51:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
current_project wavegen_v1_0_project
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
reset_run impl_1 -prev_step 
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3420] Updated system_wavegen_0_2 to use current project options
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 4488.203 ; gain = 0.520
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 23:00:30 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 25 23:03:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sat Nov 25 23:03:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4489.430 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000189A
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd}
set_property location {-78 102} [get_bd_ports BRAMdout_B]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe'
set_property location {2 259 -256} [get_bd_cells blk_mem_gen_1]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addra> is being overridden by the user with net <addra_0_2>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clka> is being overridden by the user with net <clka_0_2>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/douta> is being overridden by the user with net <blk_mem_gen_1_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
set_property location {-46 -204} [get_bd_ports douta_0]
set_property name BRAM_Triaddr_A [get_bd_ports addra_0]
set_property name BRAM_Triclk_A [get_bd_ports clka_0]
set_property name BRAM_Tridout_A [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/doutb> is being overridden by the user with net <blk_mem_gen_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property location {-106 -112} [get_bd_ports doutb_0]
startgroup
make_bd_pins_external  [get_bd_cells blk_mem_gen_1]
make_bd_intf_pins_external  [get_bd_cells blk_mem_gen_1]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/clkb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clkb> is being overridden by the user with net <clkb_0_2>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
set_property location {-157 -96} [get_bd_ports BRAMaddr_A]
set_property location {-36 -160} [get_bd_ports clkb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addrb> is being overridden by the user with net <addrb_0_2>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTA_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTA_0]
set_property name BRAM_Triaddr_B [get_bd_ports addrb_0]
set_property name BRAM_Triclk_B [get_bd_ports clkb_0]
set_property name BRAM_Tridout_B [get_bd_ports doutb_0]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ui/bd_6f7c369c.ui> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_1_0
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_1_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_1_0
[Sat Nov 25 23:45:22 2023] Launched BRAM_blk_mem_gen_1_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/BRAM_blk_mem_gen_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_2
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe'
set_property location {2 361 343} [get_bd_cells blk_mem_gen_2]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/addra> is being overridden by the user with net <addra_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/clka> is being overridden by the user with net <clka_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/douta> is being overridden by the user with net <blk_mem_gen_2_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
set_property location {-49 386} [get_bd_ports douta_0]
set_property name BRAM_ArbAddr_A [get_bd_ports addra_0]
set_property name BRAM_Arbclk_A [get_bd_ports clka_0]
set_property name BRAM_Arbdout_A [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/addrb> is being overridden by the user with net <addrb_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property name BRAM_ArbAddr_B [get_bd_ports addrb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clkb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/clkb> is being overridden by the user with net <clkb_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property name BRAM_Arbclk_B [get_bd_ports clkb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/doutb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/doutb> is being overridden by the user with net <blk_mem_gen_2_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property location {-113 477} [get_bd_ports doutb_0]
set_property name BRAM_Arbdout_B [get_bd_ports doutb_0]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ui/bd_6f7c369c.ui> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_2_0
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_2_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_2_0
[Sat Nov 25 23:52:35 2023] Launched BRAM_blk_mem_gen_2_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/BRAM_blk_mem_gen_2_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 10 to revision 13
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 4545.621 ; gain = 3.152
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sat Nov 25 23:55:31 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project wavegen_v1_0_project
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 25 23:58:14 2023] Launched synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/synth_1/runme.log
[Sat Nov 25 23:58:14 2023] Launched impl_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
open_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4549.414 ; gain = 0.000
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 13 to revision 14
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 4578.016 ; gain = 28.602
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 11:02:41 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 11:06:06 2023] Launched system_wavegen_0_2_synth_1, synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sun Nov 26 11:06:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
current_project wavegen_v1_0_project
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 26 11:14:26 2023] Launched impl_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/impl_1/runme.log
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000189A
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 14 to revision 15
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 4578.016 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 11:21:20 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project wavegen_v1_0_project
delete_bd_objs [get_bd_nets blk_mem_gen_2_doutb] [get_bd_nets clka_0_3] [get_bd_nets blk_mem_gen_2_douta] [get_bd_nets clkb_0_3] [get_bd_nets addrb_0_3] [get_bd_nets addra_0_3] [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_ports BRAM_Arbdout_A] [get_bd_ports BRAM_ArbAddr_B] [get_bd_ports BRAM_ArbAddr_A] [get_bd_ports BRAM_Arbclk_B] [get_bd_ports BRAM_Arbclk_A] [get_bd_ports BRAM_Arbdout_B]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ui/bd_6f7c369c.ui> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ip/BRAM_blk_mem_gen_2_0/BRAM_blk_mem_gen_2_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ip/BRAM_blk_mem_gen_2_0/BRAM_blk_mem_gen_2_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 4593.203 ; gain = 6.699
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 11:29:54 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project wavegen_v1_0_project
validate_bd_design -force
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 16 to revision 17
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 4641.125 ; gain = 47.723
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 11:35:26 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project wavegen_v1_0_project
current_project gpio
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/7379/hdl/wavegen_v1_0.v:97]
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/7379/hdl/wavegen_v1_0.v:97]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Nov 26 11:39:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -jobs 8
[Sun Nov 26 11:40:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sun Nov 26 11:40:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 26 11:46:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sun Nov 26 11:46:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000189A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name' at location 'uuid_59848BA4FA0D5A80B2331B5EC41A37FF' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_2
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/Tes.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/wavegen_1_0/src/Tes.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/Tes.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/wavegen_1_0/src/Tes.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/Tes.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/Tes.coe' provided. It will be converted relative to IP Instance files '../../../../src/Tes.coe'
set_property location {2 385 -453} [get_bd_cells blk_mem_gen_2]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/addra> is being overridden by the user with net <addra_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/clka> is being overridden by the user with net <clka_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/douta> is being overridden by the user with net <blk_mem_gen_2_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
set_property location {2 -394} [get_bd_ports douta_0]
set_property location {-82 -389} [get_bd_ports douta_0]
set_property name BRAM_ArbAddr_A [get_bd_ports addra_0]
set_property name BRAM_ArbAclk_A [get_bd_ports clka_0]
set_property name BRAM_Arbclk_A [get_bd_ports BRAM_ArbAclk_A]
set_property name BRAM_Arbdout_A [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addrb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/addrb> is being overridden by the user with net <addrb_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property name BRAM_ArbAddr_B [get_bd_ports addrb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clkb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/clkb> is being overridden by the user with net <clkb_0_3>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property name BRAM_Arbclk_B [get_bd_ports clkb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/doutb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/doutb> is being overridden by the user with net <blk_mem_gen_2_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
set_property location {-154 -306} [get_bd_ports doutb_0]
set_property name BRAM_Arbdout_B [get_bd_ports doutb_0]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ui/bd_6f7c369c.ui> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_2_0
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_2_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_2_0
[Sun Nov 26 12:15:26 2023] Launched BRAM_blk_mem_gen_2_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/BRAM_blk_mem_gen_2_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
current_project wavegen_v1_0_project
current_project gpio
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_wavegen_0_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 17 to revision 18
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 4731.238 ; gain = 18.266
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
[Sun Nov 26 12:18:03 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
report_ip_status -name ip_status 
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4732.137 ; gain = 0.008
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
[Sun Nov 26 12:19:09 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
WARNING: [HDL 9-3756] overwriting previous definition of module 'wavegen_v1_0' [c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ipshared/3ff2/hdl/wavegen_v1_0.v:97]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 26 12:23:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sun Nov 26 12:23:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
current_project wavegen_v1_0_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/coefficient_file.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/wavegen_1_0/src/coefficient_file.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/coefficient_file.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/wavegen_1_0/src/coefficient_file.coe'
startgroup
set_property CONFIG.Coe_File {c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/coefficient_file.coe} [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/coefficient_file.coe' provided. It will be converted relative to IP Instance files '../../../../src/coefficient_file.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/output.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/wavegen_1_0/src/output.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/output.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/wavegen_1_0/src/output.coe'
startgroup
set_property CONFIG.Coe_File {c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/output.coe} [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/output.coe' provided. It will be converted relative to IP Instance files '../../../../src/output.coe'
endgroup
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\ip_repo\wavegen_1_0\bd\BRAM\BRAM.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/ui/bd_6f7c369c.ui> 
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/sim/BRAM.v
Verilog Output written to : C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hw_handoff/BRAM.hwh
Generated Hardware Definition File C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/synth/BRAM.hwdef
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_1_0
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_1_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BRAM_blk_mem_gen_1_0
[Sun Nov 26 12:35:28 2023] Launched BRAM_blk_mem_gen_1_0_synth_1...
Run output will be captured here: c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/BRAM_blk_mem_gen_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 18 to revision 19
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_wavegen_0_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'sclk' is not found on the upgraded version of the cell '/wavegen_0'. Its connection to the net 'wavegen_0_sclk' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_wavegen_0_2' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <wavegen_0_sclk> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-597] NET <wavegen_0_sclk> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:wavegen_0_sclk is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:wavegen_0_sclk is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 4795.453 ; gain = 1.719
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 12:42:46 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets wavegen_0_SDI] [get_bd_nets wavegen_0_LDAC] [get_bd_nets wavegen_0_CS] [get_bd_nets wavegen_0_SCK] [get_bd_cells wavegen_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets wavegen_0_SDI] [get_bd_nets wavegen_0_LDAC] [get_bd_nets wavegen_0_CS] [get_bd_nets wavegen_0_SCK] [get_bd_cells wavegen_0]'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/wavegen_1/AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins wavegen_1/AXI]
Slave segment '/wavegen_1/AXI/AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/SCK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/SDI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/LDAC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/CS]
endgroup
delete_bd_objs [get_bd_nets wavegen_1_SDI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets wavegen_1_LDAC] [get_bd_nets wavegen_1_CS] [get_bd_nets wavegen_1_SCK] [get_bd_cells wavegen_1]
delete_bd_objs [get_bd_nets wavegen_0_sclk] [get_bd_ports CS_0] [get_bd_ports SDI_0] [get_bd_ports LDAC_0] [get_bd_ports SCK_0] [get_bd_ports sclk]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
save_bd_design
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.347 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_xbar_0_synth_1 system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 12:46:28 2023] Launched system_xbar_0_synth_1, system_wavegen_0_2_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_xbar_0_synth_1/runme.log
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -fileset [get_filesets sources_1] -inst_template
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv
remove_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv
WARNING: [Vivado 12-818] No files matched 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv'
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/DAC_Calibration_Unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/DAC_Calibration_Unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/NCO_Phase_Accum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/SPI_Module.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Saw_Tri_Squ.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/mux6to1.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/NCO_Phase_Accum.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/SPI_Module.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Saw_Tri_Squ.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/mux6to1.sv}
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -no_script -reset -force -quiet
remove_files  -fileset vio_0 c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.runs/vio_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci' from fileset 'vio_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}
export_ip_user_files -of_objects  [get_files {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}
export_ip_user_files -of_objects  [get_files {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}
ipx::merge_project_changes files [ipx::current_core]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'BRAM' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 19 to revision 21
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /ps7_0_axi_periph/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /gpio_0/axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: ps7_0_axi_periph_M00_AXI 
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ila_0/probe5'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/gpio_0/axi_araddr'(5) to pin '/ps7_0_axi_periph/M00_AXI_araddr'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 4895.746 ; gain = 42.543
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.885 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 12:57:39 2023] Launched system_wavegen_0_2_synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 26 13:02:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sun Nov 26 13:02:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z007s_1 and the probes file(s) C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx.
The device design has 1 ILA core(s) and 1 VIO core(s). 1 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4909.180 ; gain = 6.637
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 13:17:47 2023...
