# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sources_1/new/notgate_2.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_notgate_2_0_0/sim/mux4x1_block_notgate_2_0_0.v" \
"../../../../Users/yanha/Desktop/Vivado project/project_1_1_basic gates/project_1_1_basic gates.srcs/sources_1/new/andgate.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_0_0/sim/mux4x1_block_andgate_0_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_1_0/sim/mux4x1_block_andgate_1_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_2_0/sim/mux4x1_block_andgate_2_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_3_0/sim/mux4x1_block_andgate_3_0.v" \
"../../../../Users/yanha/Desktop/Vivado project/project_1_orgate/project_1_orgate.srcs/sources_1/new/orgate.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_orgate_0_0/sim/mux4x1_block_orgate_0_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_orgate_1_0/sim/mux4x1_block_orgate_1_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_4_0/sim/mux4x1_block_andgate_4_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_5_0/sim/mux4x1_block_andgate_5_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_6_0/sim/mux4x1_block_andgate_6_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_7_0/sim/mux4x1_block_andgate_7_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_8_0/sim/mux4x1_block_andgate_8_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_9_0/sim/mux4x1_block_andgate_9_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_10_0/sim/mux4x1_block_andgate_10_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_andgate_11_0/sim/mux4x1_block_andgate_11_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/ip/mux4x1_block_orgate_2_0/sim/mux4x1_block_orgate_2_0.v" \
"../../../../project_1_3_mux4x1.block_design.ip_user_files/bd/mux4x1_block/sim/mux4x1_block.v" \
"../../../../project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/hdl/mux4x1_block_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
