
STM32_tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a80c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800a9b0  0800a9b0  0000b9b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afb8  0800afb8  0000c1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800afb8  0800afb8  0000bfb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afc0  0800afc0  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afc0  0800afc0  0000bfc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800afc4  0800afc4  0000bfc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800afc8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  200001e0  0800b1a8  0000c1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  0800b1a8  0000c4d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f259  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002199  00000000  00000000  0001b469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  0001d608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b75  00000000  00000000  0001e470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a2c  00000000  00000000  0001efe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f850  00000000  00000000  00037a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d564  00000000  00000000  00047261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e47c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000523c  00000000  00000000  000e4808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000e9a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a994 	.word	0x0800a994

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a994 	.word	0x0800a994

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001034:	b091      	sub	sp, #68	@ 0x44
 8001036:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001038:	f001 fc80 	bl	800293c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103c:	f000 f8d0 	bl	80011e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001040:	f000 faaa 	bl	8001598 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001044:	f000 fa7e 	bl	8001544 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001048:	f000 fa08 	bl	800145c <MX_TIM2_Init>
  MX_ADC1_Init();
 800104c:	f000 f930 	bl	80012b0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001050:	f000 f980 	bl	8001354 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  /* Start 20 kHz PWM on TIM1 CH1 -> PA8 (D7) */

  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) {
 8001054:	2100      	movs	r1, #0
 8001056:	4855      	ldr	r0, [pc, #340]	@ (80011ac <main+0x17c>)
 8001058:	f003 fa46 	bl	80044e8 <HAL_TIM_PWM_Start>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <main+0x36>
      Error_Handler();
 8001062:	f001 f9e1 	bl	8002428 <Error_Handler>
  }
  __HAL_TIM_MOE_ENABLE(&htim1);
 8001066:	4b51      	ldr	r3, [pc, #324]	@ (80011ac <main+0x17c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800106c:	4b4f      	ldr	r3, [pc, #316]	@ (80011ac <main+0x17c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001074:	645a      	str	r2, [r3, #68]	@ 0x44
  TIM1_CH1_SetDutyPercent(0.0f);
 8001076:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 80011b0 <main+0x180>
 800107a:	f000 fec3 	bl	8001e04 <TIM1_CH1_SetDutyPercent>

  HAL_UART_Receive_IT(&huart2, (uint8_t*)&uart2_rx_byte, 1);
 800107e:	2201      	movs	r2, #1
 8001080:	494c      	ldr	r1, [pc, #304]	@ (80011b4 <main+0x184>)
 8001082:	484d      	ldr	r0, [pc, #308]	@ (80011b8 <main+0x188>)
 8001084:	f004 fa5f 	bl	8005546 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001088:	484c      	ldr	r0, [pc, #304]	@ (80011bc <main+0x18c>)
 800108a:	f003 f923 	bl	80042d4 <HAL_TIM_Base_Start_IT>

  TIM2_SetPeriod_ms(100);
 800108e:	2064      	movs	r0, #100	@ 0x64
 8001090:	f000 ff4c 	bl	8001f2c <TIM2_SetPeriod_ms>

      /* ===== Streaming :S =====
       * Emits: Corriente;Temperatura;DuttyCycle;Potencia\n
       * Potencia = 24V * (duty%/100) * Corriente
       */
      if (stream_on) {
 8001094:	4b4a      	ldr	r3, [pc, #296]	@ (80011c0 <main+0x190>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	d03d      	beq.n	800111a <main+0xea>
          float i_A = Mesure_current_A();
 800109e:	f000 fcf7 	bl	8001a90 <Mesure_current_A>
 80010a2:	ed87 0a03 	vstr	s0, [r7, #12]
          float t_C = Mesure_Temperature_C();
 80010a6:	f000 fd19 	bl	8001adc <Mesure_Temperature_C>
 80010aa:	ed87 0a02 	vstr	s0, [r7, #8]
          float p_W = SUPPLY_VOLTAGE_V * ((float)duty_pct / 100.0f) * i_A;
 80010ae:	4b45      	ldr	r3, [pc, #276]	@ (80011c4 <main+0x194>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	ee07 3a90 	vmov	s15, r3
 80010b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010bc:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80011c8 <main+0x198>
 80010c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c4:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 80010c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	edc7 7a01 	vstr	s15, [r7, #4]

          /* Format EXACTLY: Corriente;Temperatura;DuttyCycle;Potencia\n */
          uart2_printf("%.4f;%.2f;%u;%.2f\r\n",
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f7ff fa3d 	bl	8000558 <__aeabi_f2d>
 80010de:	4680      	mov	r8, r0
 80010e0:	4689      	mov	r9, r1
 80010e2:	68b8      	ldr	r0, [r7, #8]
 80010e4:	f7ff fa38 	bl	8000558 <__aeabi_f2d>
 80010e8:	4604      	mov	r4, r0
 80010ea:	460d      	mov	r5, r1
 80010ec:	4b35      	ldr	r3, [pc, #212]	@ (80011c4 <main+0x194>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	461e      	mov	r6, r3
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff fa2f 	bl	8000558 <__aeabi_f2d>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001102:	9602      	str	r6, [sp, #8]
 8001104:	e9cd 4500 	strd	r4, r5, [sp]
 8001108:	4642      	mov	r2, r8
 800110a:	464b      	mov	r3, r9
 800110c:	482f      	ldr	r0, [pc, #188]	@ (80011cc <main+0x19c>)
 800110e:	f000 fec7 	bl	8001ea0 <uart2_printf>
                       i_A, t_C, (unsigned)duty_pct, p_W);

          HAL_Delay(100);   // ~10 Hz stream
 8001112:	2064      	movs	r0, #100	@ 0x64
 8001114:	f001 fc84 	bl	8002a20 <HAL_Delay>
          continue;
 8001118:	e047      	b.n	80011aa <main+0x17a>
      }

      /* ===== Test mode :K (prints only when streaming is OFF) ===== */
      if (pwm_test_mode) {
 800111a:	4b2d      	ldr	r3, [pc, #180]	@ (80011d0 <main+0x1a0>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2b00      	cmp	r3, #0
 8001122:	d0b7      	beq.n	8001094 <main+0x64>
          static uint8_t header_printed_k = 0;
          if (!header_printed_k) {
 8001124:	4b2b      	ldr	r3, [pc, #172]	@ (80011d4 <main+0x1a4>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d105      	bne.n	8001138 <main+0x108>
              uart2_printf("\r\nVraw_I [V]\tI [A]\tVraw_T [V]\tT [C]\tDuty [%]\r\n");
 800112c:	482a      	ldr	r0, [pc, #168]	@ (80011d8 <main+0x1a8>)
 800112e:	f000 feb7 	bl	8001ea0 <uart2_printf>
              header_printed_k = 1;
 8001132:	4b28      	ldr	r3, [pc, #160]	@ (80011d4 <main+0x1a4>)
 8001134:	2201      	movs	r2, #1
 8001136:	701a      	strb	r2, [r3, #0]
          }

          float vraw_a0 = ADC1_Read_Average_V(ISENSE_ADC_CHANNEL);
 8001138:	2000      	movs	r0, #0
 800113a:	f000 fc73 	bl	8001a24 <ADC1_Read_Average_V>
 800113e:	ed87 0a07 	vstr	s0, [r7, #28]
          float vraw_a1 = ADC1_Read_Average_V(TEMP_ADC_CHANNEL);
 8001142:	2001      	movs	r0, #1
 8001144:	f000 fc6e 	bl	8001a24 <ADC1_Read_Average_V>
 8001148:	ed87 0a06 	vstr	s0, [r7, #24]
          float i_A     = Mesure_current_A();
 800114c:	f000 fca0 	bl	8001a90 <Mesure_current_A>
 8001150:	ed87 0a05 	vstr	s0, [r7, #20]
          float t_C     = Mesure_Temperature_C();
 8001154:	f000 fcc2 	bl	8001adc <Mesure_Temperature_C>
 8001158:	ed87 0a04 	vstr	s0, [r7, #16]

          uart2_printf("%.4f [V]\t%.4f [A]\t%.4f [V]\t%.2f [C]\t%u [%%]\r\n",
 800115c:	69f8      	ldr	r0, [r7, #28]
 800115e:	f7ff f9fb 	bl	8000558 <__aeabi_f2d>
 8001162:	4682      	mov	sl, r0
 8001164:	468b      	mov	fp, r1
 8001166:	6978      	ldr	r0, [r7, #20]
 8001168:	f7ff f9f6 	bl	8000558 <__aeabi_f2d>
 800116c:	4604      	mov	r4, r0
 800116e:	460d      	mov	r5, r1
 8001170:	69b8      	ldr	r0, [r7, #24]
 8001172:	f7ff f9f1 	bl	8000558 <__aeabi_f2d>
 8001176:	4680      	mov	r8, r0
 8001178:	4689      	mov	r9, r1
 800117a:	6938      	ldr	r0, [r7, #16]
 800117c:	f7ff f9ec 	bl	8000558 <__aeabi_f2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	490f      	ldr	r1, [pc, #60]	@ (80011c4 <main+0x194>)
 8001186:	7809      	ldrb	r1, [r1, #0]
 8001188:	b2c9      	uxtb	r1, r1
 800118a:	9106      	str	r1, [sp, #24]
 800118c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001190:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001194:	e9cd 4500 	strd	r4, r5, [sp]
 8001198:	4652      	mov	r2, sl
 800119a:	465b      	mov	r3, fp
 800119c:	480f      	ldr	r0, [pc, #60]	@ (80011dc <main+0x1ac>)
 800119e:	f000 fe7f 	bl	8001ea0 <uart2_printf>
                       vraw_a0, i_A, vraw_a1, t_C, (unsigned)duty_pct);

          HAL_Delay(100);
 80011a2:	2064      	movs	r0, #100	@ 0x64
 80011a4:	f001 fc3c 	bl	8002a20 <HAL_Delay>
          continue;
 80011a8:	bf00      	nop
      if (stream_on) {
 80011aa:	e773      	b.n	8001094 <main+0x64>
 80011ac:	20000244 	.word	0x20000244
 80011b0:	00000000 	.word	0x00000000
 80011b4:	2000031c 	.word	0x2000031c
 80011b8:	200002d4 	.word	0x200002d4
 80011bc:	2000028c 	.word	0x2000028c
 80011c0:	20000361 	.word	0x20000361
 80011c4:	20000362 	.word	0x20000362
 80011c8:	42c80000 	.word	0x42c80000
 80011cc:	0800a9b0 	.word	0x0800a9b0
 80011d0:	20000360 	.word	0x20000360
 80011d4:	20000368 	.word	0x20000368
 80011d8:	0800a9c4 	.word	0x0800a9c4
 80011dc:	0800a9f8 	.word	0x0800a9f8

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b094      	sub	sp, #80	@ 0x50
 80011e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e6:	f107 0320 	add.w	r3, r7, #32
 80011ea:	2230      	movs	r2, #48	@ 0x30
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f006 fd5a 	bl	8007ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	4b27      	ldr	r3, [pc, #156]	@ (80012a8 <SystemClock_Config+0xc8>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120c:	4a26      	ldr	r2, [pc, #152]	@ (80012a8 <SystemClock_Config+0xc8>)
 800120e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001212:	6413      	str	r3, [r2, #64]	@ 0x40
 8001214:	4b24      	ldr	r3, [pc, #144]	@ (80012a8 <SystemClock_Config+0xc8>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001220:	2300      	movs	r3, #0
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	4b21      	ldr	r3, [pc, #132]	@ (80012ac <SystemClock_Config+0xcc>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a20      	ldr	r2, [pc, #128]	@ (80012ac <SystemClock_Config+0xcc>)
 800122a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800122e:	6013      	str	r3, [r2, #0]
 8001230:	4b1e      	ldr	r3, [pc, #120]	@ (80012ac <SystemClock_Config+0xcc>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800123c:	2301      	movs	r3, #1
 800123e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001240:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001246:	2302      	movs	r3, #2
 8001248:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800124a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800124e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001250:	2308      	movs	r3, #8
 8001252:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 8001254:	23c8      	movs	r3, #200	@ 0xc8
 8001256:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001258:	2302      	movs	r3, #2
 800125a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800125c:	2304      	movs	r3, #4
 800125e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001260:	f107 0320 	add.w	r3, r7, #32
 8001264:	4618      	mov	r0, r3
 8001266:	f002 fb4d 	bl	8003904 <HAL_RCC_OscConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001270:	f001 f8da 	bl	8002428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001274:	230f      	movs	r3, #15
 8001276:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001278:	2302      	movs	r3, #2
 800127a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001280:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001284:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	2103      	movs	r1, #3
 8001290:	4618      	mov	r0, r3
 8001292:	f002 fdaf 	bl	8003df4 <HAL_RCC_ClockConfig>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800129c:	f001 f8c4 	bl	8002428 <Error_Handler>
  }
}
 80012a0:	bf00      	nop
 80012a2:	3750      	adds	r7, #80	@ 0x50
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40007000 	.word	0x40007000

080012b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012b6:	463b      	mov	r3, r7
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012c2:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012c4:	4a21      	ldr	r2, [pc, #132]	@ (800134c <MX_ADC1_Init+0x9c>)
 80012c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e2:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012f2:	4a17      	ldr	r2, [pc, #92]	@ (8001350 <MX_ADC1_Init+0xa0>)
 80012f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f6:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012fe:	2201      	movs	r2, #1
 8001300:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_ADC1_Init+0x98>)
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800130a:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MX_ADC1_Init+0x98>)
 800130c:	2201      	movs	r2, #1
 800130e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <MX_ADC1_Init+0x98>)
 8001312:	f001 fba9 	bl	8002a68 <HAL_ADC_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800131c:	f001 f884 	bl	8002428 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001320:	2300      	movs	r3, #0
 8001322:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001324:	2301      	movs	r3, #1
 8001326:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001328:	2300      	movs	r3, #0
 800132a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132c:	463b      	mov	r3, r7
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_ADC1_Init+0x98>)
 8001332:	f001 fd5d 	bl	8002df0 <HAL_ADC_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800133c:	f001 f874 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200001fc 	.word	0x200001fc
 800134c:	40012000 	.word	0x40012000
 8001350:	0f000001 	.word	0x0f000001

08001354 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b092      	sub	sp, #72	@ 0x48
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
 8001374:	615a      	str	r2, [r3, #20]
 8001376:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	2220      	movs	r2, #32
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f006 fc92 	bl	8007ca8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001384:	4b33      	ldr	r3, [pc, #204]	@ (8001454 <MX_TIM1_Init+0x100>)
 8001386:	4a34      	ldr	r2, [pc, #208]	@ (8001458 <MX_TIM1_Init+0x104>)
 8001388:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800138a:	4b32      	ldr	r3, [pc, #200]	@ (8001454 <MX_TIM1_Init+0x100>)
 800138c:	2200      	movs	r2, #0
 800138e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	4b30      	ldr	r3, [pc, #192]	@ (8001454 <MX_TIM1_Init+0x100>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8001396:	4b2f      	ldr	r3, [pc, #188]	@ (8001454 <MX_TIM1_Init+0x100>)
 8001398:	f241 3287 	movw	r2, #4999	@ 0x1387
 800139c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b2d      	ldr	r3, [pc, #180]	@ (8001454 <MX_TIM1_Init+0x100>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001454 <MX_TIM1_Init+0x100>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001454 <MX_TIM1_Init+0x100>)
 80013ac:	2280      	movs	r2, #128	@ 0x80
 80013ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013b0:	4828      	ldr	r0, [pc, #160]	@ (8001454 <MX_TIM1_Init+0x100>)
 80013b2:	f003 f84a 	bl	800444a <HAL_TIM_PWM_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80013bc:	f001 f834 	bl	8002428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c4:	2300      	movs	r3, #0
 80013c6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013c8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013cc:	4619      	mov	r1, r3
 80013ce:	4821      	ldr	r0, [pc, #132]	@ (8001454 <MX_TIM1_Init+0x100>)
 80013d0:	f003 ff0a 	bl	80051e8 <HAL_TIMEx_MasterConfigSynchronization>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80013da:	f001 f825 	bl	8002428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013de:	2360      	movs	r3, #96	@ 0x60
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013ea:	2300      	movs	r3, #0
 80013ec:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ee:	2300      	movs	r3, #0
 80013f0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013f2:	2300      	movs	r3, #0
 80013f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fe:	2200      	movs	r2, #0
 8001400:	4619      	mov	r1, r3
 8001402:	4814      	ldr	r0, [pc, #80]	@ (8001454 <MX_TIM1_Init+0x100>)
 8001404:	f003 fa6c 	bl	80048e0 <HAL_TIM_PWM_ConfigChannel>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800140e:	f001 f80b 	bl	8002428 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001426:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800142a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800142c:	2300      	movs	r3, #0
 800142e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	4619      	mov	r1, r3
 8001434:	4807      	ldr	r0, [pc, #28]	@ (8001454 <MX_TIM1_Init+0x100>)
 8001436:	f003 ff45 	bl	80052c4 <HAL_TIMEx_ConfigBreakDeadTime>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001440:	f000 fff2 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001444:	4803      	ldr	r0, [pc, #12]	@ (8001454 <MX_TIM1_Init+0x100>)
 8001446:	f001 f8a9 	bl	800259c <HAL_TIM_MspPostInit>

}
 800144a:	bf00      	nop
 800144c:	3748      	adds	r7, #72	@ 0x48
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000244 	.word	0x20000244
 8001458:	40010000 	.word	0x40010000

0800145c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08e      	sub	sp, #56	@ 0x38
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001462:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001470:	f107 0320 	add.w	r3, r7, #32
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
 8001488:	615a      	str	r2, [r3, #20]
 800148a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800148c:	4b2c      	ldr	r3, [pc, #176]	@ (8001540 <MX_TIM2_Init+0xe4>)
 800148e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001492:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49999;
 8001494:	4b2a      	ldr	r3, [pc, #168]	@ (8001540 <MX_TIM2_Init+0xe4>)
 8001496:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800149a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149c:	4b28      	ldr	r3, [pc, #160]	@ (8001540 <MX_TIM2_Init+0xe4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80014a2:	4b27      	ldr	r3, [pc, #156]	@ (8001540 <MX_TIM2_Init+0xe4>)
 80014a4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80014a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014aa:	4b25      	ldr	r3, [pc, #148]	@ (8001540 <MX_TIM2_Init+0xe4>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b0:	4b23      	ldr	r3, [pc, #140]	@ (8001540 <MX_TIM2_Init+0xe4>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014b6:	4822      	ldr	r0, [pc, #136]	@ (8001540 <MX_TIM2_Init+0xe4>)
 80014b8:	f002 febc 	bl	8004234 <HAL_TIM_Base_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80014c2:	f000 ffb1 	bl	8002428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014d0:	4619      	mov	r1, r3
 80014d2:	481b      	ldr	r0, [pc, #108]	@ (8001540 <MX_TIM2_Init+0xe4>)
 80014d4:	f003 fac6 	bl	8004a64 <HAL_TIM_ConfigClockSource>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80014de:	f000 ffa3 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80014e2:	4817      	ldr	r0, [pc, #92]	@ (8001540 <MX_TIM2_Init+0xe4>)
 80014e4:	f002 ff58 	bl	8004398 <HAL_TIM_OC_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80014ee:	f000 ff9b 	bl	8002428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	4619      	mov	r1, r3
 8001500:	480f      	ldr	r0, [pc, #60]	@ (8001540 <MX_TIM2_Init+0xe4>)
 8001502:	f003 fe71 	bl	80051e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800150c:	f000 ff8c 	bl	8002428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001510:	2330      	movs	r3, #48	@ 0x30
 8001512:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 8001514:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001518:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	@ (8001540 <MX_TIM2_Init+0xe4>)
 800152a:	f003 f97d 	bl	8004828 <HAL_TIM_OC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001534:	f000 ff78 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3738      	adds	r7, #56	@ 0x38
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	2000028c 	.word	0x2000028c

08001544 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001548:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800154a:	4a12      	ldr	r2, [pc, #72]	@ (8001594 <MX_USART2_UART_Init+0x50>)
 800154c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800154e:	4b10      	ldr	r3, [pc, #64]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001550:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001554:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001562:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001568:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800156a:	220c      	movs	r2, #12
 800156c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156e:	4b08      	ldr	r3, [pc, #32]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800157a:	4805      	ldr	r0, [pc, #20]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800157c:	f003 ff08 	bl	8005390 <HAL_UART_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001586:	f000 ff4f 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200002d4 	.word	0x200002d4
 8001594:	40004400 	.word	0x40004400

08001598 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	@ 0x28
 800159c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159e:	f107 0314 	add.w	r3, r7, #20
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
 80015ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a2c      	ldr	r2, [pc, #176]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b2a      	ldr	r3, [pc, #168]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	4b26      	ldr	r3, [pc, #152]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a25      	ldr	r2, [pc, #148]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b23      	ldr	r3, [pc, #140]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <MX_GPIO_Init+0xd0>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	4b18      	ldr	r3, [pc, #96]	@ (8001668 <MX_GPIO_Init+0xd0>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a17      	ldr	r2, [pc, #92]	@ (8001668 <MX_GPIO_Init+0xd0>)
 800160c:	f043 0302 	orr.w	r3, r3, #2
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <MX_GPIO_Init+0xd0>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800161e:	2200      	movs	r2, #0
 8001620:	2120      	movs	r1, #32
 8001622:	4812      	ldr	r0, [pc, #72]	@ (800166c <MX_GPIO_Init+0xd4>)
 8001624:	f002 f93a 	bl	800389c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001628:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800162e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	480c      	ldr	r0, [pc, #48]	@ (8001670 <MX_GPIO_Init+0xd8>)
 8001640:	f001 ffa8 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001644:	2320      	movs	r3, #32
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001648:	2301      	movs	r3, #1
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001650:	2300      	movs	r3, #0
 8001652:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	4619      	mov	r1, r3
 800165a:	4804      	ldr	r0, [pc, #16]	@ (800166c <MX_GPIO_Init+0xd4>)
 800165c:	f001 ff9a 	bl	8003594 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001660:	bf00      	nop
 8001662:	3728      	adds	r7, #40	@ 0x28
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40023800 	.word	0x40023800
 800166c:	40020000 	.word	0x40020000
 8001670:	40020800 	.word	0x40020800

08001674 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	@ 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001684:	f040 80b5 	bne.w	80017f2 <HAL_TIM_PeriodElapsedCallback+0x17e>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // Blink diagnostico
 8001688:	2120      	movs	r1, #32
 800168a:	485c      	ldr	r0, [pc, #368]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x188>)
 800168c:	f002 f91f 	bl	80038ce <HAL_GPIO_TogglePin>

        /* === Lazo PI de temperatura === */
        if (pi_mode && !pwm_test_mode) {
 8001690:	4b5b      	ldr	r3, [pc, #364]	@ (8001800 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 80ab 	beq.w	80017f2 <HAL_TIM_PeriodElapsedCallback+0x17e>
 800169c:	4b59      	ldr	r3, [pc, #356]	@ (8001804 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f040 80a5 	bne.w	80017f2 <HAL_TIM_PeriodElapsedCallback+0x17e>
            float t_C   = Mesure_Temperature_C();
 80016a8:	f000 fa18 	bl	8001adc <Mesure_Temperature_C>
 80016ac:	ed87 0a08 	vstr	s0, [r7, #32]
            float err   = temp_sp_C - t_C;
 80016b0:	4b55      	ldr	r3, [pc, #340]	@ (8001808 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80016b2:	ed93 7a00 	vldr	s14, [r3]
 80016b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80016ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016be:	edc7 7a07 	vstr	s15, [r7, #28]

            /* Accin proporcional (en % directamente) */
            float u_p   = kp * err;
 80016c2:	4b52      	ldr	r3, [pc, #328]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x198>)
 80016c4:	edd3 7a00 	vldr	s15, [r3]
 80016c8:	ed97 7a07 	vldr	s14, [r7, #28]
 80016cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d0:	edc7 7a06 	vstr	s15, [r7, #24]

            /* Integracin con anti-windup condicional */
            float du_i  = ki * err * CONTROL_DT_S;   // incremento del integrador
 80016d4:	4b4e      	ldr	r3, [pc, #312]	@ (8001810 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80016d6:	ed93 7a00 	vldr	s14, [r3]
 80016da:	edd7 7a07 	vldr	s15, [r7, #28]
 80016de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016e2:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001814 <HAL_TIM_PeriodElapsedCallback+0x1a0>
 80016e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ea:	edc7 7a05 	vstr	s15, [r7, #20]
            float u_raw = u_p + pi_int;              // antes de saturar
 80016ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80016f0:	edd3 7a00 	vldr	s15, [r3]
 80016f4:	ed97 7a06 	vldr	s14, [r7, #24]
 80016f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fc:	edc7 7a04 	vstr	s15, [r7, #16]

            /* Saturacin dura 0..100 % aplicada a la salida */
            float duty  = u_raw;
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	627b      	str	r3, [r7, #36]	@ 0x24
            if (duty > 100.0f) duty = 100.0f;
 8001704:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001708:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800181c <HAL_TIM_PeriodElapsedCallback+0x1a8>
 800170c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001714:	dd01      	ble.n	800171a <HAL_TIM_PeriodElapsedCallback+0xa6>
 8001716:	4b42      	ldr	r3, [pc, #264]	@ (8001820 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
            if (duty < 0.0f)   duty = 0.0f;
 800171a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800171e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001726:	d502      	bpl.n	800172e <HAL_TIM_PeriodElapsedCallback+0xba>
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Anti-windup: solo integramos si no estamos empujando hacia la saturacin */
            int sat_hi = (u_raw >= 100.0f) && (err > 0.0f);
 800172e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001732:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800181c <HAL_TIM_PeriodElapsedCallback+0x1a8>
 8001736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173e:	db08      	blt.n	8001752 <HAL_TIM_PeriodElapsedCallback+0xde>
 8001740:	edd7 7a07 	vldr	s15, [r7, #28]
 8001744:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174c:	dd01      	ble.n	8001752 <HAL_TIM_PeriodElapsedCallback+0xde>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <HAL_TIM_PeriodElapsedCallback+0xe0>
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
            int sat_lo = (u_raw <=   0.0f) && (err < 0.0f);
 8001756:	edd7 7a04 	vldr	s15, [r7, #16]
 800175a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800175e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001762:	d808      	bhi.n	8001776 <HAL_TIM_PeriodElapsedCallback+0x102>
 8001764:	edd7 7a07 	vldr	s15, [r7, #28]
 8001768:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800176c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001770:	d501      	bpl.n	8001776 <HAL_TIM_PeriodElapsedCallback+0x102>
 8001772:	2301      	movs	r3, #1
 8001774:	e000      	b.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x104>
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
            if (!(sat_hi || sat_lo)) {
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d126      	bne.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x15a>
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d123      	bne.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x15a>
                pi_int += du_i;
 8001786:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001788:	ed93 7a00 	vldr	s14, [r3]
 800178c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001794:	4b20      	ldr	r3, [pc, #128]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001796:	edc3 7a00 	vstr	s15, [r3]
                /* Acotar el integrador a rango razonable de % */
                if (pi_int > 100.0f) pi_int = 100.0f;
 800179a:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800181c <HAL_TIM_PeriodElapsedCallback+0x1a8>
 80017a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ac:	dd02      	ble.n	80017b4 <HAL_TIM_PeriodElapsedCallback+0x140>
 80017ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80017b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001820 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80017b2:	601a      	str	r2, [r3, #0]
                if (pi_int < -100.0f) pi_int = -100.0f;
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001824 <HAL_TIM_PeriodElapsedCallback+0x1b0>
 80017be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	d502      	bpl.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x15a>
 80017c8:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80017ca:	4a17      	ldr	r2, [pc, #92]	@ (8001828 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80017cc:	601a      	str	r2, [r3, #0]
            }

            TIM1_CH1_SetDutyPercent(duty);
 80017ce:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80017d2:	f000 fb17 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
            duty_pct = (uint8_t)(duty + 0.5f);
 80017d6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80017da:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80017de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017e6:	edc7 7a00 	vstr	s15, [r7]
 80017ea:	783b      	ldrb	r3, [r7, #0]
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	4b0f      	ldr	r3, [pc, #60]	@ (800182c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80017f0:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80017f2:	bf00      	nop
 80017f4:	3728      	adds	r7, #40	@ 0x28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40020000 	.word	0x40020000
 8001800:	20000363 	.word	0x20000363
 8001804:	20000360 	.word	0x20000360
 8001808:	20000008 	.word	0x20000008
 800180c:	20000000 	.word	0x20000000
 8001810:	20000004 	.word	0x20000004
 8001814:	3dcccccd 	.word	0x3dcccccd
 8001818:	20000364 	.word	0x20000364
 800181c:	42c80000 	.word	0x42c80000
 8001820:	42c80000 	.word	0x42c80000
 8001824:	c2c80000 	.word	0xc2c80000
 8001828:	c2c80000 	.word	0xc2c80000
 800182c:	20000362 	.word	0x20000362

08001830 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a52      	ldr	r2, [pc, #328]	@ (8001988 <HAL_UART_RxCpltCallback+0x158>)
 800183e:	4293      	cmp	r3, r2
 8001840:	f040 809d 	bne.w	800197e <HAL_UART_RxCpltCallback+0x14e>
        uint8_t b = uart2_rx_byte;
 8001844:	4b51      	ldr	r3, [pc, #324]	@ (800198c <HAL_UART_RxCpltCallback+0x15c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	73fb      	strb	r3, [r7, #15]

        if (b == ':') {
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	2b3a      	cmp	r3, #58	@ 0x3a
 800184e:	d103      	bne.n	8001858 <HAL_UART_RxCpltCallback+0x28>
            /* Start of a new command: drop ':' and reset the buffer */
            cmd_idx = 0;
 8001850:	4b4f      	ldr	r3, [pc, #316]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
 8001856:	e08d      	b.n	8001974 <HAL_UART_RxCpltCallback+0x144>

        } else if (b == '\r' || b == '\n') {
 8001858:	7bfb      	ldrb	r3, [r7, #15]
 800185a:	2b0d      	cmp	r3, #13
 800185c:	d002      	beq.n	8001864 <HAL_UART_RxCpltCallback+0x34>
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	2b0a      	cmp	r3, #10
 8001862:	d134      	bne.n	80018ce <HAL_UART_RxCpltCallback+0x9e>
            /* ENTER pressed: close special modes or dispatch buffered command */

            if (pwm_test_mode) {
 8001864:	4b4b      	ldr	r3, [pc, #300]	@ (8001994 <HAL_UART_RxCpltCallback+0x164>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b00      	cmp	r3, #0
 800186c:	d014      	beq.n	8001898 <HAL_UART_RxCpltCallback+0x68>
                /* Exit K-mode on ENTER (return to 0% for safety) */
                pwm_test_mode = 0;
 800186e:	4b49      	ldr	r3, [pc, #292]	@ (8001994 <HAL_UART_RxCpltCallback+0x164>)
 8001870:	2200      	movs	r2, #0
 8001872:	701a      	strb	r2, [r3, #0]
                duty_pct = 0;
 8001874:	4b48      	ldr	r3, [pc, #288]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
                TIM1_CH1_SetDutyPercent(0.0f);
 800187a:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800199c <HAL_UART_RxCpltCallback+0x16c>
 800187e:	f000 fac1 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
                htim1.Instance->EGR = TIM_EGR_UG;  /* force immediate update */
 8001882:	4b47      	ldr	r3, [pc, #284]	@ (80019a0 <HAL_UART_RxCpltCallback+0x170>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2201      	movs	r2, #1
 8001888:	615a      	str	r2, [r3, #20]
                cmd_idx = 0;
 800188a:	4b41      	ldr	r3, [pc, #260]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]
                uart2_printf("PWM test END -> duty=0%%\r\n");
 8001890:	4844      	ldr	r0, [pc, #272]	@ (80019a4 <HAL_UART_RxCpltCallback+0x174>)
 8001892:	f000 fb05 	bl	8001ea0 <uart2_printf>
            if (pwm_test_mode) {
 8001896:	e06c      	b.n	8001972 <HAL_UART_RxCpltCallback+0x142>

            } else {
                /* No special mode: if we have a buffered command, run it */
                if (cmd_idx > 0) {
 8001898:	4b3d      	ldr	r3, [pc, #244]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d067      	beq.n	8001972 <HAL_UART_RxCpltCallback+0x142>
                    if (cmd_idx >= CMD_BUF_LEN) cmd_idx = CMD_BUF_LEN - 1;
 80018a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80018aa:	d902      	bls.n	80018b2 <HAL_UART_RxCpltCallback+0x82>
 80018ac:	4b38      	ldr	r3, [pc, #224]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 80018ae:	223f      	movs	r2, #63	@ 0x3f
 80018b0:	701a      	strb	r2, [r3, #0]
                    cmd_buf[cmd_idx] = '\0';
 80018b2:	4b37      	ldr	r3, [pc, #220]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b3b      	ldr	r3, [pc, #236]	@ (80019a8 <HAL_UART_RxCpltCallback+0x178>)
 80018bc:	2100      	movs	r1, #0
 80018be:	5499      	strb	r1, [r3, r2]
                    Command_Interpreter((const char*)cmd_buf);
 80018c0:	4839      	ldr	r0, [pc, #228]	@ (80019a8 <HAL_UART_RxCpltCallback+0x178>)
 80018c2:	f000 fbf3 	bl	80020ac <Command_Interpreter>
                    cmd_idx = 0;
 80018c6:	4b32      	ldr	r3, [pc, #200]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
            if (pwm_test_mode) {
 80018cc:	e051      	b.n	8001972 <HAL_UART_RxCpltCallback+0x142>
                }
            }

        } else if ((b == '+' || b == '-') && pwm_test_mode) {
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	2b2b      	cmp	r3, #43	@ 0x2b
 80018d2:	d002      	beq.n	80018da <HAL_UART_RxCpltCallback+0xaa>
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	2b2d      	cmp	r3, #45	@ 0x2d
 80018d8:	d134      	bne.n	8001944 <HAL_UART_RxCpltCallback+0x114>
 80018da:	4b2e      	ldr	r3, [pc, #184]	@ (8001994 <HAL_UART_RxCpltCallback+0x164>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d02f      	beq.n	8001944 <HAL_UART_RxCpltCallback+0x114>
            /* Jog duty in K-mode by 10% steps, clamped to 0..100 */
            if (b == '+') {
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	2b2b      	cmp	r3, #43	@ 0x2b
 80018e8:	d10e      	bne.n	8001908 <HAL_UART_RxCpltCallback+0xd8>
                duty_pct = (duty_pct >= 90) ? 100 : (uint8_t)(duty_pct + 10);
 80018ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b59      	cmp	r3, #89	@ 0x59
 80018f2:	d805      	bhi.n	8001900 <HAL_UART_RxCpltCallback+0xd0>
 80018f4:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	330a      	adds	r3, #10
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	e000      	b.n	8001902 <HAL_UART_RxCpltCallback+0xd2>
 8001900:	2364      	movs	r3, #100	@ 0x64
 8001902:	4a25      	ldr	r2, [pc, #148]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 8001904:	7013      	strb	r3, [r2, #0]
 8001906:	e00d      	b.n	8001924 <HAL_UART_RxCpltCallback+0xf4>
            } else {
                duty_pct = (duty_pct <= 10) ?   0 : (uint8_t)(duty_pct - 10);
 8001908:	4b23      	ldr	r3, [pc, #140]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b0a      	cmp	r3, #10
 8001910:	d905      	bls.n	800191e <HAL_UART_RxCpltCallback+0xee>
 8001912:	4b21      	ldr	r3, [pc, #132]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	3b0a      	subs	r3, #10
 800191a:	b2db      	uxtb	r3, r3
 800191c:	e000      	b.n	8001920 <HAL_UART_RxCpltCallback+0xf0>
 800191e:	2300      	movs	r3, #0
 8001920:	4a1d      	ldr	r2, [pc, #116]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 8001922:	7013      	strb	r3, [r2, #0]
            }
            TIM1_CH1_SetDutyPercent((float)duty_pct);
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <HAL_UART_RxCpltCallback+0x168>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	ee07 3a90 	vmov	s15, r3
 800192e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001932:	eeb0 0a67 	vmov.f32	s0, s15
 8001936:	f000 fa65 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
            htim1.Instance->EGR = TIM_EGR_UG;  /* make the new CCR1 effective now */
 800193a:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <HAL_UART_RxCpltCallback+0x170>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	615a      	str	r2, [r3, #20]
 8001942:	e017      	b.n	8001974 <HAL_UART_RxCpltCallback+0x144>
        } else {
            /* Accumulate printable characters for a command payload */
            if (cmd_idx < CMD_BUF_LEN - 1) {
 8001944:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b3e      	cmp	r3, #62	@ 0x3e
 800194c:	d812      	bhi.n	8001974 <HAL_UART_RxCpltCallback+0x144>
                if (b >= 32 && b <= 126) {
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	2b1f      	cmp	r3, #31
 8001952:	d90f      	bls.n	8001974 <HAL_UART_RxCpltCallback+0x144>
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b7e      	cmp	r3, #126	@ 0x7e
 8001958:	d80c      	bhi.n	8001974 <HAL_UART_RxCpltCallback+0x144>
                    cmd_buf[cmd_idx++] = (char)b;
 800195a:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	b2d1      	uxtb	r1, r2
 8001964:	4a0a      	ldr	r2, [pc, #40]	@ (8001990 <HAL_UART_RxCpltCallback+0x160>)
 8001966:	7011      	strb	r1, [r2, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	4a0f      	ldr	r2, [pc, #60]	@ (80019a8 <HAL_UART_RxCpltCallback+0x178>)
 800196c:	7bfb      	ldrb	r3, [r7, #15]
 800196e:	5453      	strb	r3, [r2, r1]
 8001970:	e000      	b.n	8001974 <HAL_UART_RxCpltCallback+0x144>
            if (pwm_test_mode) {
 8001972:	bf00      	nop
                }
            }
        }

        /* Re-arm reception of the next byte */
        HAL_UART_Receive_IT(&huart2, (uint8_t*)&uart2_rx_byte, 1);
 8001974:	2201      	movs	r2, #1
 8001976:	4905      	ldr	r1, [pc, #20]	@ (800198c <HAL_UART_RxCpltCallback+0x15c>)
 8001978:	480c      	ldr	r0, [pc, #48]	@ (80019ac <HAL_UART_RxCpltCallback+0x17c>)
 800197a:	f003 fde4 	bl	8005546 <HAL_UART_Receive_IT>
    }
}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40004400 	.word	0x40004400
 800198c:	2000031c 	.word	0x2000031c
 8001990:	2000031d 	.word	0x2000031d
 8001994:	20000360 	.word	0x20000360
 8001998:	20000362 	.word	0x20000362
 800199c:	00000000 	.word	0x00000000
 80019a0:	20000244 	.word	0x20000244
 80019a4:	0800aa28 	.word	0x0800aa28
 80019a8:	20000320 	.word	0x20000320
 80019ac:	200002d4 	.word	0x200002d4

080019b0 <ADC1_Read12_Channel>:



static uint16_t ADC1_Read12_Channel(uint32_t channel)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]

    sConfig.Channel      = channel;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	60fb      	str	r3, [r7, #12]

/* F4 HAL uses numeric rank (1..16). Newer families define ADC_REGULAR_RANK_1. */
#if defined(ADC_REGULAR_RANK_1)
    sConfig.Rank         = ADC_REGULAR_RANK_1;
#else
    sConfig.Rank         = 1;  // STM32F4
 80019ca:	2301      	movs	r3, #1
 80019cc:	613b      	str	r3, [r7, #16]
#endif

    /* Use a reasonable sampling time to accommodate source impedance */
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80019ce:	2301      	movs	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]

#if defined(ADC_SINGLE_ENDED)
    sConfig.SingleDiff   = ADC_SINGLE_ENDED;   // not present on F4
#endif

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	4619      	mov	r1, r3
 80019d8:	4811      	ldr	r0, [pc, #68]	@ (8001a20 <ADC1_Read12_Channel+0x70>)
 80019da:	f001 fa09 	bl	8002df0 <HAL_ADC_ConfigChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <ADC1_Read12_Channel+0x38>
        Error_Handler();
 80019e4:	f000 fd20 	bl	8002428 <Error_Handler>
    }

    HAL_ADC_Start(&hadc1);
 80019e8:	480d      	ldr	r0, [pc, #52]	@ (8001a20 <ADC1_Read12_Channel+0x70>)
 80019ea:	f001 f881 	bl	8002af0 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) != HAL_OK) {
 80019ee:	210a      	movs	r1, #10
 80019f0:	480b      	ldr	r0, [pc, #44]	@ (8001a20 <ADC1_Read12_Channel+0x70>)
 80019f2:	f001 f964 	bl	8002cbe <HAL_ADC_PollForConversion>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d004      	beq.n	8001a06 <ADC1_Read12_Channel+0x56>
        HAL_ADC_Stop(&hadc1);
 80019fc:	4808      	ldr	r0, [pc, #32]	@ (8001a20 <ADC1_Read12_Channel+0x70>)
 80019fe:	f001 f92b 	bl	8002c58 <HAL_ADC_Stop>
        return 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e008      	b.n	8001a18 <ADC1_Read12_Channel+0x68>
    }

    uint16_t val = (uint16_t)HAL_ADC_GetValue(&hadc1);   // 0..4095
 8001a06:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <ADC1_Read12_Channel+0x70>)
 8001a08:	f001 f9e4 	bl	8002dd4 <HAL_ADC_GetValue>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8001a10:	4803      	ldr	r0, [pc, #12]	@ (8001a20 <ADC1_Read12_Channel+0x70>)
 8001a12:	f001 f921 	bl	8002c58 <HAL_ADC_Stop>
    return val;
 8001a16:	8bfb      	ldrh	r3, [r7, #30]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3720      	adds	r7, #32
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	200001fc 	.word	0x200001fc

08001a24 <ADC1_Read_Average_V>:

/* Read N samples on a channel and return the average in volts. */
static float ADC1_Read_Average_V(uint32_t channel)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
    uint32_t acc = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < ADC_SAMPLES_AVG; ++i) {
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	e00a      	b.n	8001a4c <ADC1_Read_Average_V+0x28>
        acc += ADC1_Read12_Channel(channel);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7ff ffba 	bl	80019b0 <ADC1_Read12_Channel>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	461a      	mov	r2, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	4413      	add	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < ADC_SAMPLES_AVG; ++i) {
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	2b07      	cmp	r3, #7
 8001a50:	ddf1      	ble.n	8001a36 <ADC1_Read_Average_V+0x12>
    }
    /* Avoid integer division loss of precision */
    float counts = (float)acc / (float)ADC_SAMPLES_AVG;
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	ee07 3a90 	vmov	s15, r3
 8001a58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a5c:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8001a60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a64:	edc7 7a03 	vstr	s15, [r7, #12]
    return (counts / ADC_MAX_COUNTS) * ADC_VREF_V;
 8001a68:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a6c:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001a88 <ADC1_Read_Average_V+0x64>
 8001a70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a74:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001a8c <ADC1_Read_Average_V+0x68>
 8001a78:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	457ff000 	.word	0x457ff000
 8001a8c:	40533333 	.word	0x40533333

08001a90 <Mesure_current_A>:
 *   2) Remove AD623 REF offset.
 *   3) Divide by AD623 gain to recover shunt differential voltage.
 *   4) I = Vsense / Rshunt  -> convert to A.
 */
float Mesure_current_A(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
    /* 1) Read averaged ADC voltage at A0 (AD623 output) */
    float v_adc = ADC1_Read_Average_V(ISENSE_ADC_CHANNEL);
 8001a96:	2000      	movs	r0, #0
 8001a98:	f7ff ffc4 	bl	8001a24 <ADC1_Read_Average_V>
 8001a9c:	ed87 0a03 	vstr	s0, [r7, #12]

    /* 2) Remove AD623 REF offset (0 V in your current path) */
    float v_out_rel = v_adc - ISENSE_AD623_VREF_V;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	60bb      	str	r3, [r7, #8]

    /* 3) Recover shunt voltage */
    float v_sense = v_out_rel / ISENSE_AD623_GAIN;
 8001aa4:	ed97 7a02 	vldr	s14, [r7, #8]
 8001aa8:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001ad4 <Mesure_current_A+0x44>
 8001aac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ab0:	edc7 7a01 	vstr	s15, [r7, #4]

    /* 4) Convert to current and return in A */
    float i_a = v_sense / ISENSE_RSHUNT_OHMS;   /* Amps */
 8001ab4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ab8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001ad8 <Mesure_current_A+0x48>
 8001abc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac0:	edc7 7a00 	vstr	s15, [r7]
    return i_a;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	ee07 3a90 	vmov	s15, r3
}
 8001aca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	4147d05f 	.word	0x4147d05f
 8001ad8:	3d4ccccd 	.word	0x3d4ccccd

08001adc <Mesure_Temperature_C>:
 *   T2 = 25C, R2 = R25
 *   T3 = 85C, R3 = R25 * 0.10053
 * This yields SH: 1/T = A + B*ln(R) + C*ln(R)^3   (T in Kelvin).
 */
float Mesure_Temperature_C(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b09a      	sub	sp, #104	@ 0x68
 8001ae0:	af00      	add	r7, sp, #0
    /* 1) Read AD623 output (what the ADC sees) */
    float v_adc  = ADC1_Read_Average_V(TEMP_ADC_CHANNEL);
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	f7ff ff9e 	bl	8001a24 <ADC1_Read_Average_V>
 8001ae8:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c

    /* 2) INA de-embedding: differential at inputs */
    float v_diff = (v_adc - TEMP_AD623_VREF_V) / TEMP_AD623_GAIN;
 8001aec:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001af0:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8001dc0 <Mesure_Temperature_C+0x2e4>
 8001af4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001af8:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 8001dc4 <Mesure_Temperature_C+0x2e8>
 8001afc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b00:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

    /* 3) Rebuild the actual divider node: Vnode = VMID + v_diff
          (AD623 measures node - VMID; if inputs were swapped, the sign flips) */
    float v_node = TEMP_BIAS_VMID - v_diff;
 8001b04:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001dc8 <Mesure_Temperature_C+0x2ec>
 8001b08:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001b0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b10:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

    /* If the result looks out-of-range, try opposite polarity (inverted wiring). */
    if (v_node <= 0.0f || v_node >= ADC_VREF_V) {
 8001b14:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001b18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b20:	d908      	bls.n	8001b34 <Mesure_Temperature_C+0x58>
 8001b22:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001b26:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8001dcc <Mesure_Temperature_C+0x2f0>
 8001b2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b32:	db07      	blt.n	8001b44 <Mesure_Temperature_C+0x68>
        v_node = TEMP_BIAS_VMID - v_diff;
 8001b34:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8001dc8 <Mesure_Temperature_C+0x2ec>
 8001b38:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001b3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b40:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    }

    /* Keep within (0, Vref) to avoid singularities */
    const float EPS = 1e-6f;
 8001b44:	4ba2      	ldr	r3, [pc, #648]	@ (8001dd0 <Mesure_Temperature_C+0x2f4>)
 8001b46:	657b      	str	r3, [r7, #84]	@ 0x54
    if (v_node >= (ADC_VREF_V - EPS)) v_node = ADC_VREF_V - EPS;
 8001b48:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001dcc <Mesure_Temperature_C+0x2f0>
 8001b4c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001b50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b54:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001b58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b60:	db07      	blt.n	8001b72 <Mesure_Temperature_C+0x96>
 8001b62:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8001dcc <Mesure_Temperature_C+0x2f0>
 8001b66:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b6e:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    if (v_node <= EPS)                 v_node = EPS;
 8001b72:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001b76:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001b7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b82:	d801      	bhi.n	8001b88 <Mesure_Temperature_C+0xac>
 8001b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b86:	667b      	str	r3, [r7, #100]	@ 0x64

    /* 4) Thermistor resistance from divider:
          Vnode = Vref * (Rntc / (Rref + Rntc))  =>  Rntc = Rref * Vnode / (Vref - Vnode) */
    float r_ntc = NTC_RREF_OHMS * (v_node / (ADC_VREF_V - v_node));
 8001b88:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8001dcc <Mesure_Temperature_C+0x2f0>
 8001b8c:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001b90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b94:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001b98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b9c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001dd4 <Mesure_Temperature_C+0x2f8>
 8001ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    /* 5) SteinhartHart with EPCOS 47k, R/T #4003 anchors (computed once) */
    const float R25      = 47000.0f;     // 47k @ 25C
 8001ba8:	4b8b      	ldr	r3, [pc, #556]	@ (8001dd8 <Mesure_Temperature_C+0x2fc>)
 8001baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    const float ratio0C  = 3.5243f;      // R(0C)/R25
 8001bac:	4b8b      	ldr	r3, [pc, #556]	@ (8001ddc <Mesure_Temperature_C+0x300>)
 8001bae:	64bb      	str	r3, [r7, #72]	@ 0x48
    const float ratio85C = 0.10053f;     // R(85C)/R25
 8001bb0:	4b8b      	ldr	r3, [pc, #556]	@ (8001de0 <Mesure_Temperature_C+0x304>)
 8001bb2:	647b      	str	r3, [r7, #68]	@ 0x44

    const float R1 = R25 * ratio0C;      // at 0C
 8001bb4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001bb8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    const float R2 = R25;                // at 25C
 8001bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const float R3 = R25 * ratio85C;     // at 85C
 8001bc8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001bcc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    const float T1 = 273.15f;            // 0C  in K
 8001bd8:	4b82      	ldr	r3, [pc, #520]	@ (8001de4 <Mesure_Temperature_C+0x308>)
 8001bda:	637b      	str	r3, [r7, #52]	@ 0x34
    const float T2 = 298.15f;            // 25C in K
 8001bdc:	4b82      	ldr	r3, [pc, #520]	@ (8001de8 <Mesure_Temperature_C+0x30c>)
 8001bde:	633b      	str	r3, [r7, #48]	@ 0x30
    const float T3 = 358.15f;            // 85C in K
 8001be0:	4b82      	ldr	r3, [pc, #520]	@ (8001dec <Mesure_Temperature_C+0x310>)
 8001be2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    static int   sh_init = 0;
    static float sh_A, sh_B, sh_C;

    if (!sh_init) {
 8001be4:	4b82      	ldr	r3, [pc, #520]	@ (8001df0 <Mesure_Temperature_C+0x314>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f040 80a5 	bne.w	8001d38 <Mesure_Temperature_C+0x25c>
        float L1 = logf(R1), L2 = logf(R2), L3 = logf(R3);
 8001bee:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8001bf2:	f008 fdaf 	bl	800a754 <logf>
 8001bf6:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
 8001bfa:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001bfe:	f008 fda9 	bl	800a754 <logf>
 8001c02:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001c06:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001c0a:	f008 fda3 	bl	800a754 <logf>
 8001c0e:	ed87 0a08 	vstr	s0, [r7, #32]
        float Y1 = 1.0f / T1, Y2 = 1.0f / T2, Y3 = 1.0f / T3;
 8001c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c16:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001c1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c1e:	edc7 7a07 	vstr	s15, [r7, #28]
 8001c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c26:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001c2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2e:	edc7 7a06 	vstr	s15, [r7, #24]
 8001c32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c36:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c3e:	edc7 7a05 	vstr	s15, [r7, #20]

        float gamma2 = (Y2 - Y1) / (L2 - L1);
 8001c42:	ed97 7a06 	vldr	s14, [r7, #24]
 8001c46:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c4a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c4e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001c52:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001c56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5e:	edc7 7a04 	vstr	s15, [r7, #16]
        float gamma3 = (Y3 - Y1) / (L3 - L1);
 8001c62:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c66:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c6a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c6e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c72:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001c76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c7e:	edc7 7a03 	vstr	s15, [r7, #12]
        sh_C = (gamma3 - gamma2) / (L3 - L2) / (L1 + L2 + L3);
 8001c82:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c86:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c8e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001c92:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001c9a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c9e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001ca2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001ca6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001caa:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cb6:	4b4f      	ldr	r3, [pc, #316]	@ (8001df4 <Mesure_Temperature_C+0x318>)
 8001cb8:	edc3 7a00 	vstr	s15, [r3]
        sh_B = gamma2 - sh_C * (L2*L2 + L1*L2 + L1*L1);
 8001cbc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001cc0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001cc4:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001cc8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001ccc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cd4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001cd8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ce0:	4b44      	ldr	r3, [pc, #272]	@ (8001df4 <Mesure_Temperature_C+0x318>)
 8001ce2:	edd3 7a00 	vldr	s15, [r3]
 8001ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cea:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cf2:	4b41      	ldr	r3, [pc, #260]	@ (8001df8 <Mesure_Temperature_C+0x31c>)
 8001cf4:	edc3 7a00 	vstr	s15, [r3]
        sh_A = Y1 - sh_B*L1 - sh_C*(L1*L1*L1);
 8001cf8:	4b3f      	ldr	r3, [pc, #252]	@ (8001df8 <Mesure_Temperature_C+0x31c>)
 8001cfa:	ed93 7a00 	vldr	s14, [r3]
 8001cfe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d06:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d0e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d12:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001d16:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d1a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d1e:	4b35      	ldr	r3, [pc, #212]	@ (8001df4 <Mesure_Temperature_C+0x318>)
 8001d20:	edd3 7a00 	vldr	s15, [r3]
 8001d24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2c:	4b33      	ldr	r3, [pc, #204]	@ (8001dfc <Mesure_Temperature_C+0x320>)
 8001d2e:	edc3 7a00 	vstr	s15, [r3]

        sh_init = 1;
 8001d32:	4b2f      	ldr	r3, [pc, #188]	@ (8001df0 <Mesure_Temperature_C+0x314>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	601a      	str	r2, [r3, #0]
    }

    float L  = logf(r_ntc);
 8001d38:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 8001d3c:	f008 fd0a 	bl	800a754 <logf>
 8001d40:	ed87 0a02 	vstr	s0, [r7, #8]
    float Y  = sh_A + sh_B*L + sh_C*(L*L*L);   /* 1/T [1/K] */
 8001d44:	4b2c      	ldr	r3, [pc, #176]	@ (8001df8 <Mesure_Temperature_C+0x31c>)
 8001d46:	ed93 7a00 	vldr	s14, [r3]
 8001d4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d52:	4b2a      	ldr	r3, [pc, #168]	@ (8001dfc <Mesure_Temperature_C+0x320>)
 8001d54:	edd3 7a00 	vldr	s15, [r3]
 8001d58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d60:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001d64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d68:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d6c:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <Mesure_Temperature_C+0x318>)
 8001d6e:	edd3 7a00 	vldr	s15, [r3]
 8001d72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d7a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    if (Y <= 0.0f) Y = EPS;
 8001d7e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001d82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8a:	d801      	bhi.n	8001d90 <Mesure_Temperature_C+0x2b4>
 8001d8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d8e:	663b      	str	r3, [r7, #96]	@ 0x60
    float T_K = 1.0f / Y;
 8001d90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d94:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001d98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d9c:	edc7 7a01 	vstr	s15, [r7, #4]
    float T_C = T_K - 273.15f;
 8001da0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001da4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001e00 <Mesure_Temperature_C+0x324>
 8001da8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dac:	edc7 7a00 	vstr	s15, [r7]

    return T_C;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	ee07 3a90 	vmov	s15, r3
}
 8001db6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dba:	3768      	adds	r7, #104	@ 0x68
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	3f645306 	.word	0x3f645306
 8001dc4:	3fbf3b64 	.word	0x3fbf3b64
 8001dc8:	3fd33333 	.word	0x3fd33333
 8001dcc:	40533333 	.word	0x40533333
 8001dd0:	358637bd 	.word	0x358637bd
 8001dd4:	47379800 	.word	0x47379800
 8001dd8:	47379800 	.word	0x47379800
 8001ddc:	40618e22 	.word	0x40618e22
 8001de0:	3dcde2ac 	.word	0x3dcde2ac
 8001de4:	43889333 	.word	0x43889333
 8001de8:	43951333 	.word	0x43951333
 8001dec:	43b31333 	.word	0x43b31333
 8001df0:	2000036c 	.word	0x2000036c
 8001df4:	20000370 	.word	0x20000370
 8001df8:	20000374 	.word	0x20000374
 8001dfc:	20000378 	.word	0x20000378
 8001e00:	43889333 	.word	0x43889333

08001e04 <TIM1_CH1_SetDutyPercent>:

/* Set TIM1 CH1 duty in percent (0..100)  (HEATING RESISTENCE DUTTY-CYCLE)*/
// Apply duty in % to TIM1 CH1 and force the update immediately
void TIM1_CH1_SetDutyPercent(float duty_pct)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (duty_pct < 0.0f)   duty_pct = 0.0f;
 8001e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1a:	d502      	bpl.n	8001e22 <TIM1_CH1_SetDutyPercent+0x1e>
 8001e1c:	f04f 0300 	mov.w	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
    if (duty_pct > 100.0f) duty_pct = 100.0f;
 8001e22:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e26:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001e90 <TIM1_CH1_SetDutyPercent+0x8c>
 8001e2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e32:	dd01      	ble.n	8001e38 <TIM1_CH1_SetDutyPercent+0x34>
 8001e34:	4b17      	ldr	r3, [pc, #92]	@ (8001e94 <TIM1_CH1_SetDutyPercent+0x90>)
 8001e36:	607b      	str	r3, [r7, #4]

    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);              // e.g. 4999
 8001e38:	4b17      	ldr	r3, [pc, #92]	@ (8001e98 <TIM1_CH1_SetDutyPercent+0x94>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3e:	60bb      	str	r3, [r7, #8]
    uint32_t ccr = (uint32_t)((duty_pct * (float)(arr + 1U)) * 0.01f);
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	3301      	adds	r3, #1
 8001e44:	ee07 3a90 	vmov	s15, r3
 8001e48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e54:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001e9c <TIM1_CH1_SetDutyPercent+0x98>
 8001e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e60:	ee17 3a90 	vmov	r3, s15
 8001e64:	60fb      	str	r3, [r7, #12]
    if (ccr > arr) ccr = arr;                                     // 100% -> arr
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d901      	bls.n	8001e72 <TIM1_CH1_SetDutyPercent+0x6e>
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr);            // write CCR1
 8001e72:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <TIM1_CH1_SetDutyPercent+0x94>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	635a      	str	r2, [r3, #52]	@ 0x34

    // Force an update event so the new CCR is taken immediately (no shadow delay)
    htim1.Instance->EGR = TIM_EGR_UG;                             // generate UG
 8001e7a:	4b07      	ldr	r3, [pc, #28]	@ (8001e98 <TIM1_CH1_SetDutyPercent+0x94>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	615a      	str	r2, [r3, #20]
}
 8001e82:	bf00      	nop
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	42c80000 	.word	0x42c80000
 8001e94:	42c80000 	.word	0x42c80000
 8001e98:	20000244 	.word	0x20000244
 8001e9c:	3c23d70a 	.word	0x3c23d70a

08001ea0 <uart2_printf>:




void uart2_printf(const char *fmt, ...)
{
 8001ea0:	b40f      	push	{r0, r1, r2, r3}
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b09a      	sub	sp, #104	@ 0x68
 8001ea6:	af00      	add	r7, sp, #0
    char buf[96];
    va_list ap;
    va_start(ap, fmt);
 8001ea8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001eac:	603b      	str	r3, [r7, #0]
    int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 8001eae:	1d38      	adds	r0, r7, #4
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001eb4:	2160      	movs	r1, #96	@ 0x60
 8001eb6:	f005 fee9 	bl	8007c8c <vsniprintf>
 8001eba:	6678      	str	r0, [r7, #100]	@ 0x64
    va_end(ap);
    if (n < 0) return;
 8001ebc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	db0c      	blt.n	8001edc <uart2_printf+0x3c>
    if ((size_t)n > sizeof(buf)) n = sizeof(buf);
 8001ec2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ec4:	2b60      	cmp	r3, #96	@ 0x60
 8001ec6:	d901      	bls.n	8001ecc <uart2_printf+0x2c>
 8001ec8:	2360      	movs	r3, #96	@ 0x60
 8001eca:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, 100);
 8001ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	1d39      	adds	r1, r7, #4
 8001ed2:	2364      	movs	r3, #100	@ 0x64
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <uart2_printf+0x4c>)
 8001ed6:	f003 faab 	bl	8005430 <HAL_UART_Transmit>
 8001eda:	e000      	b.n	8001ede <uart2_printf+0x3e>
    if (n < 0) return;
 8001edc:	bf00      	nop
}
 8001ede:	3768      	adds	r7, #104	@ 0x68
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ee6:	b004      	add	sp, #16
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	200002d4 	.word	0x200002d4

08001ef0 <TIM2_GetCounterTickHz>:


uint32_t TIM2_GetCounterTickHz(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ef6:	f002 f975 	bl	80041e4 <HAL_RCC_GetPCLK1Freq>
 8001efa:	6078      	str	r0, [r7, #4]
    /* Si el prescaler de APB1 != 1, los timers corren al doble */
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) {
 8001efc:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <TIM2_GetCounterTickHz+0x34>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <TIM2_GetCounterTickHz+0x1e>
        pclk1 *= 2U;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	607b      	str	r3, [r7, #4]
    }
    return pclk1 / (htim2.Init.Prescaler + 1U);
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <TIM2_GetCounterTickHz+0x38>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	3301      	adds	r3, #1
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40023800 	.word	0x40023800
 8001f28:	2000028c 	.word	0x2000028c

08001f2c <TIM2_SetPeriod_ms>:

void TIM2_SetPeriod_ms(uint32_t ms)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
    if (ms == 0) ms = 1;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <TIM2_SetPeriod_ms+0x12>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	607b      	str	r3, [r7, #4]
    uint32_t tick_hz = TIM2_GetCounterTickHz();     // p.ej. 2 kHz con tu PSC=49999
 8001f3e:	f7ff ffd7 	bl	8001ef0 <TIM2_GetCounterTickHz>
 8001f42:	60b8      	str	r0, [r7, #8]
    uint32_t arr = (tick_hz * ms) / 1000U;
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	fb02 f303 	mul.w	r3, r2, r3
 8001f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001fc4 <TIM2_SetPeriod_ms+0x98>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	099b      	lsrs	r3, r3, #6
 8001f54:	60fb      	str	r3, [r7, #12]
    if (arr == 0) arr = 1;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <TIM2_SetPeriod_ms+0x34>
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_DISABLE(&htim2);
 8001f60:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6a1a      	ldr	r2, [r3, #32]
 8001f66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10f      	bne.n	8001f90 <TIM2_SetPeriod_ms+0x64>
 8001f70:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6a1a      	ldr	r2, [r3, #32]
 8001f76:	f240 4344 	movw	r3, #1092	@ 0x444
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d107      	bne.n	8001f90 <TIM2_SetPeriod_ms+0x64>
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 0201 	bic.w	r2, r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, arr - 1U);     // ARR = N-1
 8001f90:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	3a01      	subs	r2, #1
 8001f98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001fa0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001fa2:	4b09      	ldr	r3, [pc, #36]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_ENABLE(&htim2);
 8001faa:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <TIM2_SetPeriod_ms+0x9c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0201 	orr.w	r2, r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	10624dd3 	.word	0x10624dd3
 8001fc8:	2000028c 	.word	0x2000028c

08001fcc <parse_float_from>:

/* ---------- Helpers for command parsing (keep near the interpreter) ---------- */

/* Parse a floating-point number after optional spaces. Example: "  12.5" -> 12.5 */
static double parse_float_from(const char *p) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
    while (*p == ' ') p++;
 8001fd4:	e002      	b.n	8001fdc <parse_float_from+0x10>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b20      	cmp	r3, #32
 8001fe2:	d0f8      	beq.n	8001fd6 <parse_float_from+0xa>
    return strtod(p, NULL);
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f005 f842 	bl	8007070 <strtod>
 8001fec:	eeb0 7a40 	vmov.f32	s14, s0
 8001ff0:	eef0 7a60 	vmov.f32	s15, s1
}
 8001ff4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ff8:	eef0 0a67 	vmov.f32	s1, s15
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <parse_sp_xdddd>:

/* Parse temperature setpoint in the :Xdddd format
   - Exactly 4 digits: first 3 are integer part, last 1 is tenths (e.g., X1234 -> 123.4C)
   - Returns 0 on success and writes to *out_spC; -1 on malformed input. */
static int parse_sp_xdddd(const char *p, float *out_spC) {
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
 800200a:	6039      	str	r1, [r7, #0]
    while (*p == ' ') p++;
 800200c:	e002      	b.n	8002014 <parse_sp_xdddd+0x12>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3301      	adds	r3, #1
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b20      	cmp	r3, #32
 800201a:	d0f8      	beq.n	800200e <parse_sp_xdddd+0xc>
    const char *q = p;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	613b      	str	r3, [r7, #16]

    /* Require exactly 4 digits */
    for (int i = 0; i < 4; ++i) {
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
 8002024:	e011      	b.n	800204a <parse_sp_xdddd+0x48>
        if (q[i] < '0' || q[i] > '9') return -1;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	4413      	add	r3, r2
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002030:	d905      	bls.n	800203e <parse_sp_xdddd+0x3c>
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	693a      	ldr	r2, [r7, #16]
 8002036:	4413      	add	r3, r2
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b39      	cmp	r3, #57	@ 0x39
 800203c:	d902      	bls.n	8002044 <parse_sp_xdddd+0x42>
 800203e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002042:	e02f      	b.n	80020a4 <parse_sp_xdddd+0xa2>
    for (int i = 0; i < 4; ++i) {
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	3301      	adds	r3, #1
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	2b03      	cmp	r3, #3
 800204e:	ddea      	ble.n	8002026 <parse_sp_xdddd+0x24>
    }
    if (q[4] != '\0' && q[4] != ' ' && q[4] != '\r' && q[4] != '\n') {
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	3304      	adds	r3, #4
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d011      	beq.n	800207e <parse_sp_xdddd+0x7c>
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	3304      	adds	r3, #4
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b20      	cmp	r3, #32
 8002062:	d00c      	beq.n	800207e <parse_sp_xdddd+0x7c>
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	3304      	adds	r3, #4
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b0d      	cmp	r3, #13
 800206c:	d007      	beq.n	800207e <parse_sp_xdddd+0x7c>
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3304      	adds	r3, #4
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b0a      	cmp	r3, #10
 8002076:	d002      	beq.n	800207e <parse_sp_xdddd+0x7c>
        /* Extra junk after 4 digits: reject */
        return -1;
 8002078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800207c:	e012      	b.n	80020a4 <parse_sp_xdddd+0xa2>
    }

    unsigned v = (unsigned)strtoul(p, NULL, 10);  /* e.g., 1234 */
 800207e:	220a      	movs	r2, #10
 8002080:	2100      	movs	r1, #0
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f005 f86e 	bl	8007164 <strtoul>
 8002088:	60f8      	str	r0, [r7, #12]
    *out_spC   = (float)v / 10.0f;                /* 123.4 */
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	ee07 3a90 	vmov	s15, r3
 8002090:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002094:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002098:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	edc3 7a00 	vstr	s15, [r3]
    return 0;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <Command_Interpreter>:
     ":D50"        -> duty = 50%, disables PI
     ":S" / ":S0"  -> start/stop streaming
     ":A"          -> safe stop (everything off)
*/
void Command_Interpreter(const char *buf)
{
 80020ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020b0:	b090      	sub	sp, #64	@ 0x40
 80020b2:	af04      	add	r7, sp, #16
 80020b4:	6078      	str	r0, [r7, #4]
    if (!buf || !buf[0]) return;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f000 81ae 	beq.w	800241a <Command_Interpreter+0x36e>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 81a9 	beq.w	800241a <Command_Interpreter+0x36e>

    /* Normalize main command letter to uppercase */
    char cmd = (char)toupper((unsigned char)buf[0]);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80020d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d4:	3301      	adds	r3, #1
 80020d6:	4ab7      	ldr	r2, [pc, #732]	@ (80023b4 <Command_Interpreter+0x308>)
 80020d8:	4413      	add	r3, r2
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d103      	bne.n	80020ec <Command_Interpreter+0x40>
 80020e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020e8:	3b20      	subs	r3, #32
 80020ea:	e001      	b.n	80020f0 <Command_Interpreter+0x44>
 80020ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

    /* Point to the first character after the main command letter */
    const char *p = buf + 1;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3301      	adds	r3, #1
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (*p == ' ') p++;
 80020fa:	e002      	b.n	8002102 <Command_Interpreter+0x56>
 80020fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020fe:	3301      	adds	r3, #1
 8002100:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b20      	cmp	r3, #32
 8002108:	d0f8      	beq.n	80020fc <Command_Interpreter+0x50>

    /* Keep val for commands that still want an integer after spaces (e.g., :Dnn) */
    uint32_t val = strtoul(p, NULL, 10);
 800210a:	220a      	movs	r2, #10
 800210c:	2100      	movs	r1, #0
 800210e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002110:	f005 f828 	bl	8007164 <strtoul>
 8002114:	62b8      	str	r0, [r7, #40]	@ 0x28

    switch (cmd) {
 8002116:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800211a:	3b41      	subs	r3, #65	@ 0x41
 800211c:	2b17      	cmp	r3, #23
 800211e:	f200 8175 	bhi.w	800240c <Command_Interpreter+0x360>
 8002122:	a201      	add	r2, pc, #4	@ (adr r2, 8002128 <Command_Interpreter+0x7c>)
 8002124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002128:	08002383 	.word	0x08002383
 800212c:	0800240d 	.word	0x0800240d
 8002130:	08002189 	.word	0x08002189
 8002134:	08002327 	.word	0x08002327
 8002138:	0800240d 	.word	0x0800240d
 800213c:	0800240d 	.word	0x0800240d
 8002140:	0800240d 	.word	0x0800240d
 8002144:	0800240d 	.word	0x0800240d
 8002148:	0800240d 	.word	0x0800240d
 800214c:	0800240d 	.word	0x0800240d
 8002150:	08002251 	.word	0x08002251
 8002154:	0800240d 	.word	0x0800240d
 8002158:	0800240d 	.word	0x0800240d
 800215c:	0800240d 	.word	0x0800240d
 8002160:	0800240d 	.word	0x0800240d
 8002164:	0800240d 	.word	0x0800240d
 8002168:	0800240d 	.word	0x0800240d
 800216c:	0800240d 	.word	0x0800240d
 8002170:	0800235f 	.word	0x0800235f
 8002174:	0800240d 	.word	0x0800240d
 8002178:	0800240d 	.word	0x0800240d
 800217c:	0800240d 	.word	0x0800240d
 8002180:	0800240d 	.word	0x0800240d
 8002184:	0800221b 	.word	0x0800221b
       :C or :C1 -> enable PI (resets integrator, sets duty=0 for safety)
       :C0       -> disable PI (sets duty=0)
    */
    case 'C':
    {
        int enable = 1;
 8002188:	2301      	movs	r3, #1
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
        if (*p == '0') enable = 0;
 800218c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b30      	cmp	r3, #48	@ 0x30
 8002192:	d101      	bne.n	8002198 <Command_Interpreter+0xec>
 8002194:	2300      	movs	r3, #0
 8002196:	627b      	str	r3, [r7, #36]	@ 0x24

        if (enable) {
 8002198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219a:	2b00      	cmp	r3, #0
 800219c:	d02f      	beq.n	80021fe <Command_Interpreter+0x152>
            pwm_test_mode = 0;           /* Leave manual jog if active */
 800219e:	4b86      	ldr	r3, [pc, #536]	@ (80023b8 <Command_Interpreter+0x30c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	701a      	strb	r2, [r3, #0]
            pi_mode       = 1;
 80021a4:	4b85      	ldr	r3, [pc, #532]	@ (80023bc <Command_Interpreter+0x310>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]
            pi_int        = 0.0f;        /* Reset integral term */
 80021aa:	4b85      	ldr	r3, [pc, #532]	@ (80023c0 <Command_Interpreter+0x314>)
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
            TIM1_CH1_SetDutyPercent(0.0f);
 80021b2:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80023c4 <Command_Interpreter+0x318>
 80021b6:	f7ff fe25 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
            duty_pct = 0;
 80021ba:	4b83      	ldr	r3, [pc, #524]	@ (80023c8 <Command_Interpreter+0x31c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
            uart2_printf("PI ON (Kp=%.6f, Ki=%.6f, SP=%.1f C)\r\n", kp, ki, temp_sp_C);
 80021c0:	4b82      	ldr	r3, [pc, #520]	@ (80023cc <Command_Interpreter+0x320>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7fe f9c7 	bl	8000558 <__aeabi_f2d>
 80021ca:	4680      	mov	r8, r0
 80021cc:	4689      	mov	r9, r1
 80021ce:	4b80      	ldr	r3, [pc, #512]	@ (80023d0 <Command_Interpreter+0x324>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe f9c0 	bl	8000558 <__aeabi_f2d>
 80021d8:	4604      	mov	r4, r0
 80021da:	460d      	mov	r5, r1
 80021dc:	4b7d      	ldr	r3, [pc, #500]	@ (80023d4 <Command_Interpreter+0x328>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fe f9b9 	bl	8000558 <__aeabi_f2d>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80021ee:	e9cd 4500 	strd	r4, r5, [sp]
 80021f2:	4642      	mov	r2, r8
 80021f4:	464b      	mov	r3, r9
 80021f6:	4878      	ldr	r0, [pc, #480]	@ (80023d8 <Command_Interpreter+0x32c>)
 80021f8:	f7ff fe52 	bl	8001ea0 <uart2_printf>
            TIM1_CH1_SetDutyPercent(0.0f);
            duty_pct = 0;
            uart2_printf("PI OFF\r\n");
        }
    }
    break;
 80021fc:	e10e      	b.n	800241c <Command_Interpreter+0x370>
            pi_mode = 0;
 80021fe:	4b6f      	ldr	r3, [pc, #444]	@ (80023bc <Command_Interpreter+0x310>)
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]
            TIM1_CH1_SetDutyPercent(0.0f);
 8002204:	ed9f 0a6f 	vldr	s0, [pc, #444]	@ 80023c4 <Command_Interpreter+0x318>
 8002208:	f7ff fdfc 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
            duty_pct = 0;
 800220c:	4b6e      	ldr	r3, [pc, #440]	@ (80023c8 <Command_Interpreter+0x31c>)
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]
            uart2_printf("PI OFF\r\n");
 8002212:	4872      	ldr	r0, [pc, #456]	@ (80023dc <Command_Interpreter+0x330>)
 8002214:	f7ff fe44 	bl	8001ea0 <uart2_printf>
    break;
 8002218:	e100      	b.n	800241c <Command_Interpreter+0x370>
       Rejects formats that are not exactly 4 digits.
    */
    case 'X':
    {
        float spC;
        if (parse_sp_xdddd(p, &spC) == 0) {
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	4619      	mov	r1, r3
 8002220:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002222:	f7ff feee 	bl	8002002 <parse_sp_xdddd>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10d      	bne.n	8002248 <Command_Interpreter+0x19c>
            temp_sp_C = spC;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4a69      	ldr	r2, [pc, #420]	@ (80023d4 <Command_Interpreter+0x328>)
 8002230:	6013      	str	r3, [r2, #0]
            uart2_printf("SP=%.1f C\r\n", temp_sp_C);
 8002232:	4b68      	ldr	r3, [pc, #416]	@ (80023d4 <Command_Interpreter+0x328>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe f98e 	bl	8000558 <__aeabi_f2d>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4867      	ldr	r0, [pc, #412]	@ (80023e0 <Command_Interpreter+0x334>)
 8002242:	f7ff fe2d 	bl	8001ea0 <uart2_printf>
        } else {
            uart2_printf("ERR setpoint format (use :Xdddd, e.g., :X1234 -> 123.4 C)\r\n");
        }
    }
    break;
 8002246:	e0e9      	b.n	800241c <Command_Interpreter+0x370>
            uart2_printf("ERR setpoint format (use :Xdddd, e.g., :X1234 -> 123.4 C)\r\n");
 8002248:	4866      	ldr	r0, [pc, #408]	@ (80023e4 <Command_Interpreter+0x338>)
 800224a:	f7ff fe29 	bl	8001ea0 <uart2_printf>
    break;
 800224e:	e0e5      	b.n	800241c <Command_Interpreter+0x370>
       :K         -> enter manual PWM jog mode (disables PI)
    */
    case 'K':
    {
        /* If there's a second letter, it should be P or I for gain edits */
        char c1 = (char)toupper((unsigned char)p[0]);
 8002250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002258:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800225c:	3301      	adds	r3, #1
 800225e:	4a55      	ldr	r2, [pc, #340]	@ (80023b4 <Command_Interpreter+0x308>)
 8002260:	4413      	add	r3, r2
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d103      	bne.n	8002274 <Command_Interpreter+0x1c8>
 800226c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002270:	3b20      	subs	r3, #32
 8002272:	e001      	b.n	8002278 <Command_Interpreter+0x1cc>
 8002274:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002278:	f887 3020 	strb.w	r3, [r7, #32]

        if (c1 == 'P') {
 800227c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002280:	2b50      	cmp	r3, #80	@ 0x50
 8002282:	d118      	bne.n	80022b6 <Command_Interpreter+0x20a>
            double v = parse_float_from(p + 1);
 8002284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002286:	3301      	adds	r3, #1
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fe9f 	bl	8001fcc <parse_float_from>
 800228e:	ed87 0b04 	vstr	d0, [r7, #16]
            kp = (float)v;
 8002292:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002296:	f7fe fcaf 	bl	8000bf8 <__aeabi_d2f>
 800229a:	4603      	mov	r3, r0
 800229c:	4a4b      	ldr	r2, [pc, #300]	@ (80023cc <Command_Interpreter+0x320>)
 800229e:	6013      	str	r3, [r2, #0]
            uart2_printf("Kp=%.6f\r\n", kp);
 80022a0:	4b4a      	ldr	r3, [pc, #296]	@ (80023cc <Command_Interpreter+0x320>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fe f957 	bl	8000558 <__aeabi_f2d>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	484e      	ldr	r0, [pc, #312]	@ (80023e8 <Command_Interpreter+0x33c>)
 80022b0:	f7ff fdf6 	bl	8001ea0 <uart2_printf>
            uart2_printf("PWM test START. Use '+' / '-' (10%%). ENTER to stop.\r\n");
        } else {
            uart2_printf("ERR cmd 'K%.*s'\r\n", 4, p);
        }
    }
    break;
 80022b4:	e0b2      	b.n	800241c <Command_Interpreter+0x370>
        } else if (c1 == 'I') {
 80022b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80022ba:	2b49      	cmp	r3, #73	@ 0x49
 80022bc:	d118      	bne.n	80022f0 <Command_Interpreter+0x244>
            double v = parse_float_from(p + 1);
 80022be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022c0:	3301      	adds	r3, #1
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fe82 	bl	8001fcc <parse_float_from>
 80022c8:	ed87 0b06 	vstr	d0, [r7, #24]
            ki = (float)v;
 80022cc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022d0:	f7fe fc92 	bl	8000bf8 <__aeabi_d2f>
 80022d4:	4603      	mov	r3, r0
 80022d6:	4a3e      	ldr	r2, [pc, #248]	@ (80023d0 <Command_Interpreter+0x324>)
 80022d8:	6013      	str	r3, [r2, #0]
            uart2_printf("Ki=%.6f\r\n", ki);
 80022da:	4b3d      	ldr	r3, [pc, #244]	@ (80023d0 <Command_Interpreter+0x324>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe f93a 	bl	8000558 <__aeabi_f2d>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4840      	ldr	r0, [pc, #256]	@ (80023ec <Command_Interpreter+0x340>)
 80022ea:	f7ff fdd9 	bl	8001ea0 <uart2_printf>
    break;
 80022ee:	e095      	b.n	800241c <Command_Interpreter+0x370>
        } else if (p[0] == '\0') {
 80022f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d110      	bne.n	800231a <Command_Interpreter+0x26e>
            pwm_test_mode = 1;
 80022f8:	4b2f      	ldr	r3, [pc, #188]	@ (80023b8 <Command_Interpreter+0x30c>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	701a      	strb	r2, [r3, #0]
            pi_mode       = 0;            /* PI off while in manual */
 80022fe:	4b2f      	ldr	r3, [pc, #188]	@ (80023bc <Command_Interpreter+0x310>)
 8002300:	2200      	movs	r2, #0
 8002302:	701a      	strb	r2, [r3, #0]
            duty_pct      = 0;
 8002304:	4b30      	ldr	r3, [pc, #192]	@ (80023c8 <Command_Interpreter+0x31c>)
 8002306:	2200      	movs	r2, #0
 8002308:	701a      	strb	r2, [r3, #0]
            TIM1_CH1_SetDutyPercent(0.0f);
 800230a:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 80023c4 <Command_Interpreter+0x318>
 800230e:	f7ff fd79 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
            uart2_printf("PWM test START. Use '+' / '-' (10%%). ENTER to stop.\r\n");
 8002312:	4837      	ldr	r0, [pc, #220]	@ (80023f0 <Command_Interpreter+0x344>)
 8002314:	f7ff fdc4 	bl	8001ea0 <uart2_printf>
    break;
 8002318:	e080      	b.n	800241c <Command_Interpreter+0x370>
            uart2_printf("ERR cmd 'K%.*s'\r\n", 4, p);
 800231a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800231c:	2104      	movs	r1, #4
 800231e:	4835      	ldr	r0, [pc, #212]	@ (80023f4 <Command_Interpreter+0x348>)
 8002320:	f7ff fdbe 	bl	8001ea0 <uart2_printf>
    break;
 8002324:	e07a      	b.n	800241c <Command_Interpreter+0x370>
    /* ======== Direct duty command ========
       :Dnn -> duty in % (0..100). Disables PI.
    */
    case 'D':
    {
        if (val > 100U) val = 100U;
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002328:	2b64      	cmp	r3, #100	@ 0x64
 800232a:	d901      	bls.n	8002330 <Command_Interpreter+0x284>
 800232c:	2364      	movs	r3, #100	@ 0x64
 800232e:	62bb      	str	r3, [r7, #40]	@ 0x28
        pi_mode  = 0;                     /* leave PI if forcing duty */
 8002330:	4b22      	ldr	r3, [pc, #136]	@ (80023bc <Command_Interpreter+0x310>)
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
        duty_pct = (uint8_t)val;
 8002336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4b23      	ldr	r3, [pc, #140]	@ (80023c8 <Command_Interpreter+0x31c>)
 800233c:	701a      	strb	r2, [r3, #0]
        TIM1_CH1_SetDutyPercent((float)duty_pct);
 800233e:	4b22      	ldr	r3, [pc, #136]	@ (80023c8 <Command_Interpreter+0x31c>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	ee07 3a90 	vmov	s15, r3
 8002348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800234c:	eeb0 0a67 	vmov.f32	s0, s15
 8002350:	f7ff fd58 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
        uart2_printf("Duty=%lu %% (PI OFF)\r\n", (unsigned long)val);
 8002354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002356:	4828      	ldr	r0, [pc, #160]	@ (80023f8 <Command_Interpreter+0x34c>)
 8002358:	f7ff fda2 	bl	8001ea0 <uart2_printf>
    }
    break;
 800235c:	e05e      	b.n	800241c <Command_Interpreter+0x370>
       :S  -> start streaming
       :S0 -> stop streaming
    */
    case 'S':
    {
        if (*p == '0') {
 800235e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b30      	cmp	r3, #48	@ 0x30
 8002364:	d106      	bne.n	8002374 <Command_Interpreter+0x2c8>
            stream_on = 0;
 8002366:	4b25      	ldr	r3, [pc, #148]	@ (80023fc <Command_Interpreter+0x350>)
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
            uart2_printf("Stream OFF\r\n");
 800236c:	4824      	ldr	r0, [pc, #144]	@ (8002400 <Command_Interpreter+0x354>)
 800236e:	f7ff fd97 	bl	8001ea0 <uart2_printf>
        } else {
            stream_on = 1;
            uart2_printf("Stream ON\r\n");
        }
    }
    break;
 8002372:	e053      	b.n	800241c <Command_Interpreter+0x370>
            stream_on = 1;
 8002374:	4b21      	ldr	r3, [pc, #132]	@ (80023fc <Command_Interpreter+0x350>)
 8002376:	2201      	movs	r2, #1
 8002378:	701a      	strb	r2, [r3, #0]
            uart2_printf("Stream ON\r\n");
 800237a:	4822      	ldr	r0, [pc, #136]	@ (8002404 <Command_Interpreter+0x358>)
 800237c:	f7ff fd90 	bl	8001ea0 <uart2_printf>
    break;
 8002380:	e04c      	b.n	800241c <Command_Interpreter+0x370>
    /* ======== Safe stop ========
       :A -> immediate safe stop (stream OFF, K-mode OFF, PI OFF, duty=0)
    */
    case 'A':
    {
        stream_on     = 0;
 8002382:	4b1e      	ldr	r3, [pc, #120]	@ (80023fc <Command_Interpreter+0x350>)
 8002384:	2200      	movs	r2, #0
 8002386:	701a      	strb	r2, [r3, #0]
        pwm_test_mode = 0;
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <Command_Interpreter+0x30c>)
 800238a:	2200      	movs	r2, #0
 800238c:	701a      	strb	r2, [r3, #0]
        pi_mode       = 0;
 800238e:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <Command_Interpreter+0x310>)
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
        duty_pct      = 0;
 8002394:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <Command_Interpreter+0x31c>)
 8002396:	2200      	movs	r2, #0
 8002398:	701a      	strb	r2, [r3, #0]
        pi_int        = 0.0f;
 800239a:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <Command_Interpreter+0x314>)
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
        TIM1_CH1_SetDutyPercent(0.0f);
 80023a2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80023c4 <Command_Interpreter+0x318>
 80023a6:	f7ff fd2d 	bl	8001e04 <TIM1_CH1_SetDutyPercent>
        uart2_printf("SAFE STOP\r\n");
 80023aa:	4817      	ldr	r0, [pc, #92]	@ (8002408 <Command_Interpreter+0x35c>)
 80023ac:	f7ff fd78 	bl	8001ea0 <uart2_printf>
    }
    break;
 80023b0:	e034      	b.n	800241c <Command_Interpreter+0x370>
 80023b2:	bf00      	nop
 80023b4:	0800adb8 	.word	0x0800adb8
 80023b8:	20000360 	.word	0x20000360
 80023bc:	20000363 	.word	0x20000363
 80023c0:	20000364 	.word	0x20000364
 80023c4:	00000000 	.word	0x00000000
 80023c8:	20000362 	.word	0x20000362
 80023cc:	20000000 	.word	0x20000000
 80023d0:	20000004 	.word	0x20000004
 80023d4:	20000008 	.word	0x20000008
 80023d8:	0800aa44 	.word	0x0800aa44
 80023dc:	0800aa6c 	.word	0x0800aa6c
 80023e0:	0800aa78 	.word	0x0800aa78
 80023e4:	0800aa84 	.word	0x0800aa84
 80023e8:	0800aac0 	.word	0x0800aac0
 80023ec:	0800aacc 	.word	0x0800aacc
 80023f0:	0800aad8 	.word	0x0800aad8
 80023f4:	0800ab14 	.word	0x0800ab14
 80023f8:	0800ab28 	.word	0x0800ab28
 80023fc:	20000361 	.word	0x20000361
 8002400:	0800ab40 	.word	0x0800ab40
 8002404:	0800ab50 	.word	0x0800ab50
 8002408:	0800ab5c 	.word	0x0800ab5c

    /* ======== Unknown command ======== */
    default:
        uart2_printf("ERR cmd '%c'\r\n", cmd);
 800240c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002410:	4619      	mov	r1, r3
 8002412:	4804      	ldr	r0, [pc, #16]	@ (8002424 <Command_Interpreter+0x378>)
 8002414:	f7ff fd44 	bl	8001ea0 <uart2_printf>
        break;
 8002418:	e000      	b.n	800241c <Command_Interpreter+0x370>
    if (!buf || !buf[0]) return;
 800241a:	bf00      	nop
    }
}
 800241c:	3730      	adds	r7, #48	@ 0x30
 800241e:	46bd      	mov	sp, r7
 8002420:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002424:	0800ab68 	.word	0x0800ab68

08002428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800242c:	b672      	cpsid	i
}
 800242e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <Error_Handler+0x8>

08002434 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	607b      	str	r3, [r7, #4]
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <HAL_MspInit+0x4c>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	4a0f      	ldr	r2, [pc, #60]	@ (8002480 <HAL_MspInit+0x4c>)
 8002444:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002448:	6453      	str	r3, [r2, #68]	@ 0x44
 800244a:	4b0d      	ldr	r3, [pc, #52]	@ (8002480 <HAL_MspInit+0x4c>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	603b      	str	r3, [r7, #0]
 800245a:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <HAL_MspInit+0x4c>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	4a08      	ldr	r2, [pc, #32]	@ (8002480 <HAL_MspInit+0x4c>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002464:	6413      	str	r3, [r2, #64]	@ 0x40
 8002466:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_MspInit+0x4c>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	603b      	str	r3, [r7, #0]
 8002470:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002472:	2007      	movs	r0, #7
 8002474:	f000 ffba 	bl	80033ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002478:	bf00      	nop
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800

08002484 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08a      	sub	sp, #40	@ 0x28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a17      	ldr	r2, [pc, #92]	@ (8002500 <HAL_ADC_MspInit+0x7c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d127      	bne.n	80024f6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	4b16      	ldr	r3, [pc, #88]	@ (8002504 <HAL_ADC_MspInit+0x80>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	4a15      	ldr	r2, [pc, #84]	@ (8002504 <HAL_ADC_MspInit+0x80>)
 80024b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024b6:	4b13      	ldr	r3, [pc, #76]	@ (8002504 <HAL_ADC_MspInit+0x80>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002504 <HAL_ADC_MspInit+0x80>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002504 <HAL_ADC_MspInit+0x80>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <HAL_ADC_MspInit+0x80>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = PIN_Current_Pin|PIN_Temp_Pin;
 80024de:	2303      	movs	r3, #3
 80024e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e2:	2303      	movs	r3, #3
 80024e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ea:	f107 0314 	add.w	r3, r7, #20
 80024ee:	4619      	mov	r1, r3
 80024f0:	4805      	ldr	r0, [pc, #20]	@ (8002508 <HAL_ADC_MspInit+0x84>)
 80024f2:	f001 f84f 	bl	8003594 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80024f6:	bf00      	nop
 80024f8:	3728      	adds	r7, #40	@ 0x28
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40012000 	.word	0x40012000
 8002504:	40023800 	.word	0x40023800
 8002508:	40020000 	.word	0x40020000

0800250c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0b      	ldr	r2, [pc, #44]	@ (8002548 <HAL_TIM_PWM_MspInit+0x3c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d10d      	bne.n	800253a <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	4b0a      	ldr	r3, [pc, #40]	@ (800254c <HAL_TIM_PWM_MspInit+0x40>)
 8002524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002526:	4a09      	ldr	r2, [pc, #36]	@ (800254c <HAL_TIM_PWM_MspInit+0x40>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6453      	str	r3, [r2, #68]	@ 0x44
 800252e:	4b07      	ldr	r3, [pc, #28]	@ (800254c <HAL_TIM_PWM_MspInit+0x40>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	40010000 	.word	0x40010000
 800254c:	40023800 	.word	0x40023800

08002550 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002560:	d115      	bne.n	800258e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <HAL_TIM_Base_MspInit+0x48>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	4a0b      	ldr	r2, [pc, #44]	@ (8002598 <HAL_TIM_Base_MspInit+0x48>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	6413      	str	r3, [r2, #64]	@ 0x40
 8002572:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <HAL_TIM_Base_MspInit+0x48>)
 8002574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2100      	movs	r1, #0
 8002582:	201c      	movs	r0, #28
 8002584:	f000 ff3d 	bl	8003402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002588:	201c      	movs	r0, #28
 800258a:	f000 ff56 	bl	800343a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800258e:	bf00      	nop
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40023800 	.word	0x40023800

0800259c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a4:	f107 030c 	add.w	r3, r7, #12
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a12      	ldr	r2, [pc, #72]	@ (8002604 <HAL_TIM_MspPostInit+0x68>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d11e      	bne.n	80025fc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <HAL_TIM_MspPostInit+0x6c>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a10      	ldr	r2, [pc, #64]	@ (8002608 <HAL_TIM_MspPostInit+0x6c>)
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002608 <HAL_TIM_MspPostInit+0x6c>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	60bb      	str	r3, [r7, #8]
 80025d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e0:	2302      	movs	r3, #2
 80025e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025ec:	2301      	movs	r3, #1
 80025ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f0:	f107 030c 	add.w	r3, r7, #12
 80025f4:	4619      	mov	r1, r3
 80025f6:	4805      	ldr	r0, [pc, #20]	@ (800260c <HAL_TIM_MspPostInit+0x70>)
 80025f8:	f000 ffcc 	bl	8003594 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80025fc:	bf00      	nop
 80025fe:	3720      	adds	r7, #32
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40010000 	.word	0x40010000
 8002608:	40023800 	.word	0x40023800
 800260c:	40020000 	.word	0x40020000

08002610 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08a      	sub	sp, #40	@ 0x28
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
 8002626:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1d      	ldr	r2, [pc, #116]	@ (80026a4 <HAL_UART_MspInit+0x94>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d133      	bne.n	800269a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	4b1c      	ldr	r3, [pc, #112]	@ (80026a8 <HAL_UART_MspInit+0x98>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	4a1b      	ldr	r2, [pc, #108]	@ (80026a8 <HAL_UART_MspInit+0x98>)
 800263c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002640:	6413      	str	r3, [r2, #64]	@ 0x40
 8002642:	4b19      	ldr	r3, [pc, #100]	@ (80026a8 <HAL_UART_MspInit+0x98>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <HAL_UART_MspInit+0x98>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	4a14      	ldr	r2, [pc, #80]	@ (80026a8 <HAL_UART_MspInit+0x98>)
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	6313      	str	r3, [r2, #48]	@ 0x30
 800265e:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <HAL_UART_MspInit+0x98>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800266a:	230c      	movs	r3, #12
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002676:	2303      	movs	r3, #3
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800267a:	2307      	movs	r3, #7
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4809      	ldr	r0, [pc, #36]	@ (80026ac <HAL_UART_MspInit+0x9c>)
 8002686:	f000 ff85 	bl	8003594 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800268a:	2200      	movs	r2, #0
 800268c:	2100      	movs	r1, #0
 800268e:	2026      	movs	r0, #38	@ 0x26
 8002690:	f000 feb7 	bl	8003402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002694:	2026      	movs	r0, #38	@ 0x26
 8002696:	f000 fed0 	bl	800343a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800269a:	bf00      	nop
 800269c:	3728      	adds	r7, #40	@ 0x28
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40004400 	.word	0x40004400
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40020000 	.word	0x40020000

080026b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026b4:	bf00      	nop
 80026b6:	e7fd      	b.n	80026b4 <NMI_Handler+0x4>

080026b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026bc:	bf00      	nop
 80026be:	e7fd      	b.n	80026bc <HardFault_Handler+0x4>

080026c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c4:	bf00      	nop
 80026c6:	e7fd      	b.n	80026c4 <MemManage_Handler+0x4>

080026c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026cc:	bf00      	nop
 80026ce:	e7fd      	b.n	80026cc <BusFault_Handler+0x4>

080026d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d4:	bf00      	nop
 80026d6:	e7fd      	b.n	80026d4 <UsageFault_Handler+0x4>

080026d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e6:	b480      	push	{r7}
 80026e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002706:	f000 f96b 	bl	80029e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002714:	4802      	ldr	r0, [pc, #8]	@ (8002720 <TIM2_IRQHandler+0x10>)
 8002716:	f001 ff97 	bl	8004648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000028c 	.word	0x2000028c

08002724 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002728:	4802      	ldr	r0, [pc, #8]	@ (8002734 <USART2_IRQHandler+0x10>)
 800272a:	f002 ff31 	bl	8005590 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	200002d4 	.word	0x200002d4

08002738 <_getpid>:
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
 800273c:	2301      	movs	r3, #1
 800273e:	4618      	mov	r0, r3
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <_kill>:
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
 8002752:	f005 fb0d 	bl	8007d70 <__errno>
 8002756:	4603      	mov	r3, r0
 8002758:	2216      	movs	r2, #22
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <_exit>:
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ffe7 	bl	8002748 <_kill>
 800277a:	bf00      	nop
 800277c:	e7fd      	b.n	800277a <_exit+0x12>

0800277e <_read>:
 800277e:	b580      	push	{r7, lr}
 8002780:	b086      	sub	sp, #24
 8002782:	af00      	add	r7, sp, #0
 8002784:	60f8      	str	r0, [r7, #12]
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	e00a      	b.n	80027a6 <_read+0x28>
 8002790:	f3af 8000 	nop.w
 8002794:	4601      	mov	r1, r0
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	1c5a      	adds	r2, r3, #1
 800279a:	60ba      	str	r2, [r7, #8]
 800279c:	b2ca      	uxtb	r2, r1
 800279e:	701a      	strb	r2, [r3, #0]
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	3301      	adds	r3, #1
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	dbf0      	blt.n	8002790 <_read+0x12>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <_write>:
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]
 80027c8:	e009      	b.n	80027de <_write+0x26>
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	60ba      	str	r2, [r7, #8]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f3af 8000 	nop.w
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	3301      	adds	r3, #1
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	dbf1      	blt.n	80027ca <_write+0x12>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <_close>:
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027fc:	4618      	mov	r0, r3
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <_fstat>:
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	2300      	movs	r3, #0
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <_isatty>:
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	2301      	movs	r3, #1
 8002832:	4618      	mov	r0, r3
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <_lseek>:
 800283e:	b480      	push	{r7}
 8002840:	b085      	sub	sp, #20
 8002842:	af00      	add	r7, sp, #0
 8002844:	60f8      	str	r0, [r7, #12]
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	2300      	movs	r3, #0
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <_sbrk>:
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	4a14      	ldr	r2, [pc, #80]	@ (80028b4 <_sbrk+0x5c>)
 8002862:	4b15      	ldr	r3, [pc, #84]	@ (80028b8 <_sbrk+0x60>)
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	4b13      	ldr	r3, [pc, #76]	@ (80028bc <_sbrk+0x64>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d102      	bne.n	800287a <_sbrk+0x22>
 8002874:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <_sbrk+0x64>)
 8002876:	4a12      	ldr	r2, [pc, #72]	@ (80028c0 <_sbrk+0x68>)
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	4b10      	ldr	r3, [pc, #64]	@ (80028bc <_sbrk+0x64>)
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4413      	add	r3, r2
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	429a      	cmp	r2, r3
 8002886:	d207      	bcs.n	8002898 <_sbrk+0x40>
 8002888:	f005 fa72 	bl	8007d70 <__errno>
 800288c:	4603      	mov	r3, r0
 800288e:	220c      	movs	r2, #12
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002896:	e009      	b.n	80028ac <_sbrk+0x54>
 8002898:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <_sbrk+0x64>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <_sbrk+0x64>)
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4413      	add	r3, r2
 80028a6:	4a05      	ldr	r2, [pc, #20]	@ (80028bc <_sbrk+0x64>)
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	4618      	mov	r0, r3
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20020000 	.word	0x20020000
 80028b8:	00000400 	.word	0x00000400
 80028bc:	2000037c 	.word	0x2000037c
 80028c0:	200004d0 	.word	0x200004d0

080028c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028c8:	4b06      	ldr	r3, [pc, #24]	@ (80028e4 <SystemInit+0x20>)
 80028ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ce:	4a05      	ldr	r2, [pc, #20]	@ (80028e4 <SystemInit+0x20>)
 80028d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <Reset_Handler>:
 80028e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002920 <LoopFillZerobss+0xe>
 80028ec:	f7ff ffea 	bl	80028c4 <SystemInit>
 80028f0:	480c      	ldr	r0, [pc, #48]	@ (8002924 <LoopFillZerobss+0x12>)
 80028f2:	490d      	ldr	r1, [pc, #52]	@ (8002928 <LoopFillZerobss+0x16>)
 80028f4:	4a0d      	ldr	r2, [pc, #52]	@ (800292c <LoopFillZerobss+0x1a>)
 80028f6:	2300      	movs	r3, #0
 80028f8:	e002      	b.n	8002900 <LoopCopyDataInit>

080028fa <CopyDataInit>:
 80028fa:	58d4      	ldr	r4, [r2, r3]
 80028fc:	50c4      	str	r4, [r0, r3]
 80028fe:	3304      	adds	r3, #4

08002900 <LoopCopyDataInit>:
 8002900:	18c4      	adds	r4, r0, r3
 8002902:	428c      	cmp	r4, r1
 8002904:	d3f9      	bcc.n	80028fa <CopyDataInit>
 8002906:	4a0a      	ldr	r2, [pc, #40]	@ (8002930 <LoopFillZerobss+0x1e>)
 8002908:	4c0a      	ldr	r4, [pc, #40]	@ (8002934 <LoopFillZerobss+0x22>)
 800290a:	2300      	movs	r3, #0
 800290c:	e001      	b.n	8002912 <LoopFillZerobss>

0800290e <FillZerobss>:
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	3204      	adds	r2, #4

08002912 <LoopFillZerobss>:
 8002912:	42a2      	cmp	r2, r4
 8002914:	d3fb      	bcc.n	800290e <FillZerobss>
 8002916:	f005 fa31 	bl	8007d7c <__libc_init_array>
 800291a:	f7fe fb89 	bl	8001030 <main>
 800291e:	4770      	bx	lr
 8002920:	20020000 	.word	0x20020000
 8002924:	20000000 	.word	0x20000000
 8002928:	200001e0 	.word	0x200001e0
 800292c:	0800afc8 	.word	0x0800afc8
 8002930:	200001e0 	.word	0x200001e0
 8002934:	200004d0 	.word	0x200004d0

08002938 <ADC_IRQHandler>:
 8002938:	e7fe      	b.n	8002938 <ADC_IRQHandler>
	...

0800293c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002940:	4b0e      	ldr	r3, [pc, #56]	@ (800297c <HAL_Init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a0d      	ldr	r2, [pc, #52]	@ (800297c <HAL_Init+0x40>)
 8002946:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800294a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800294c:	4b0b      	ldr	r3, [pc, #44]	@ (800297c <HAL_Init+0x40>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0a      	ldr	r2, [pc, #40]	@ (800297c <HAL_Init+0x40>)
 8002952:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002956:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002958:	4b08      	ldr	r3, [pc, #32]	@ (800297c <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a07      	ldr	r2, [pc, #28]	@ (800297c <HAL_Init+0x40>)
 800295e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002962:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002964:	2003      	movs	r0, #3
 8002966:	f000 fd41 	bl	80033ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800296a:	2000      	movs	r0, #0
 800296c:	f000 f808 	bl	8002980 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002970:	f7ff fd60 	bl	8002434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023c00 	.word	0x40023c00

08002980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002988:	4b12      	ldr	r3, [pc, #72]	@ (80029d4 <HAL_InitTick+0x54>)
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	4b12      	ldr	r3, [pc, #72]	@ (80029d8 <HAL_InitTick+0x58>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	4619      	mov	r1, r3
 8002992:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002996:	fbb3 f3f1 	udiv	r3, r3, r1
 800299a:	fbb2 f3f3 	udiv	r3, r2, r3
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 fd59 	bl	8003456 <HAL_SYSTICK_Config>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e00e      	b.n	80029cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b0f      	cmp	r3, #15
 80029b2:	d80a      	bhi.n	80029ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029b4:	2200      	movs	r2, #0
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80029bc:	f000 fd21 	bl	8003402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029c0:	4a06      	ldr	r2, [pc, #24]	@ (80029dc <HAL_InitTick+0x5c>)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
 80029c8:	e000      	b.n	80029cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	2000000c 	.word	0x2000000c
 80029d8:	20000014 	.word	0x20000014
 80029dc:	20000010 	.word	0x20000010

080029e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029e4:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <HAL_IncTick+0x20>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	4b06      	ldr	r3, [pc, #24]	@ (8002a04 <HAL_IncTick+0x24>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4413      	add	r3, r2
 80029f0:	4a04      	ldr	r2, [pc, #16]	@ (8002a04 <HAL_IncTick+0x24>)
 80029f2:	6013      	str	r3, [r2, #0]
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20000014 	.word	0x20000014
 8002a04:	20000380 	.word	0x20000380

08002a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a0c:	4b03      	ldr	r3, [pc, #12]	@ (8002a1c <HAL_GetTick+0x14>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	20000380 	.word	0x20000380

08002a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a28:	f7ff ffee 	bl	8002a08 <HAL_GetTick>
 8002a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a38:	d005      	beq.n	8002a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a64 <HAL_Delay+0x44>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a46:	bf00      	nop
 8002a48:	f7ff ffde 	bl	8002a08 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d8f7      	bhi.n	8002a48 <HAL_Delay+0x28>
  {
  }
}
 8002a58:	bf00      	nop
 8002a5a:	bf00      	nop
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000014 	.word	0x20000014

08002a68 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e033      	b.n	8002ae6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d109      	bne.n	8002a9a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff fcfc 	bl	8002484 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	f003 0310 	and.w	r3, r3, #16
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d118      	bne.n	8002ad8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002aae:	f023 0302 	bic.w	r3, r3, #2
 8002ab2:	f043 0202 	orr.w	r2, r3, #2
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 faca 	bl	8003054 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aca:	f023 0303 	bic.w	r3, r3, #3
 8002ace:	f043 0201 	orr.w	r2, r3, #1
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ad6:	e001      	b.n	8002adc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d101      	bne.n	8002b0a <HAL_ADC_Start+0x1a>
 8002b06:	2302      	movs	r3, #2
 8002b08:	e097      	b.n	8002c3a <HAL_ADC_Start+0x14a>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d018      	beq.n	8002b52 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689a      	ldr	r2, [r3, #8]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f042 0201 	orr.w	r2, r2, #1
 8002b2e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b30:	4b45      	ldr	r3, [pc, #276]	@ (8002c48 <HAL_ADC_Start+0x158>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a45      	ldr	r2, [pc, #276]	@ (8002c4c <HAL_ADC_Start+0x15c>)
 8002b36:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3a:	0c9a      	lsrs	r2, r3, #18
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b44:	e002      	b.n	8002b4c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f9      	bne.n	8002b46 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d15f      	bne.n	8002c20 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b64:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d007      	beq.n	8002b92 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b8a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b9e:	d106      	bne.n	8002bae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba4:	f023 0206 	bic.w	r2, r3, #6
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	645a      	str	r2, [r3, #68]	@ 0x44
 8002bac:	e002      	b.n	8002bb4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bbc:	4b24      	ldr	r3, [pc, #144]	@ (8002c50 <HAL_ADC_Start+0x160>)
 8002bbe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002bc8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10f      	bne.n	8002bf6 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d129      	bne.n	8002c38 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	e020      	b.n	8002c38 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a16      	ldr	r2, [pc, #88]	@ (8002c54 <HAL_ADC_Start+0x164>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d11b      	bne.n	8002c38 <HAL_ADC_Start+0x148>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d114      	bne.n	8002c38 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c1c:	609a      	str	r2, [r3, #8]
 8002c1e:	e00b      	b.n	8002c38 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c24:	f043 0210 	orr.w	r2, r3, #16
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3714      	adds	r7, #20
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	2000000c 	.word	0x2000000c
 8002c4c:	431bde83 	.word	0x431bde83
 8002c50:	40012300 	.word	0x40012300
 8002c54:	40012000 	.word	0x40012000

08002c58 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d101      	bne.n	8002c6e <HAL_ADC_Stop+0x16>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e021      	b.n	8002cb2 <HAL_ADC_Stop+0x5a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0201 	bic.w	r2, r2, #1
 8002c84:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d109      	bne.n	8002ca8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c98:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	f043 0201 	orr.w	r2, r3, #1
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b084      	sub	sp, #16
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cda:	d113      	bne.n	8002d04 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ce6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cea:	d10b      	bne.n	8002d04 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf0:	f043 0220 	orr.w	r2, r3, #32
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e063      	b.n	8002dcc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d04:	f7ff fe80 	bl	8002a08 <HAL_GetTick>
 8002d08:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d0a:	e021      	b.n	8002d50 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d12:	d01d      	beq.n	8002d50 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d007      	beq.n	8002d2a <HAL_ADC_PollForConversion+0x6c>
 8002d1a:	f7ff fe75 	bl	8002a08 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d212      	bcs.n	8002d50 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d00b      	beq.n	8002d50 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	f043 0204 	orr.w	r2, r3, #4
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e03d      	b.n	8002dcc <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d1d6      	bne.n	8002d0c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f06f 0212 	mvn.w	r2, #18
 8002d66:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d123      	bne.n	8002dca <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d11f      	bne.n	8002dca <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d90:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d006      	beq.n	8002da6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d111      	bne.n	8002dca <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d105      	bne.n	8002dca <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	f043 0201 	orr.w	r2, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
	...

08002df0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d101      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x1c>
 8002e08:	2302      	movs	r3, #2
 8002e0a:	e113      	b.n	8003034 <HAL_ADC_ConfigChannel+0x244>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b09      	cmp	r3, #9
 8002e1a:	d925      	bls.n	8002e68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68d9      	ldr	r1, [r3, #12]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4413      	add	r3, r2
 8002e30:	3b1e      	subs	r3, #30
 8002e32:	2207      	movs	r2, #7
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	43da      	mvns	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	400a      	ands	r2, r1
 8002e40:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68d9      	ldr	r1, [r3, #12]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	4618      	mov	r0, r3
 8002e54:	4603      	mov	r3, r0
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	4403      	add	r3, r0
 8002e5a:	3b1e      	subs	r3, #30
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	e022      	b.n	8002eae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6919      	ldr	r1, [r3, #16]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	461a      	mov	r2, r3
 8002e76:	4613      	mov	r3, r2
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	4413      	add	r3, r2
 8002e7c:	2207      	movs	r2, #7
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	43da      	mvns	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	400a      	ands	r2, r1
 8002e8a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6919      	ldr	r1, [r3, #16]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	4403      	add	r3, r0
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b06      	cmp	r3, #6
 8002eb4:	d824      	bhi.n	8002f00 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3b05      	subs	r3, #5
 8002ec8:	221f      	movs	r2, #31
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	43da      	mvns	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	400a      	ands	r2, r1
 8002ed6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	4613      	mov	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	3b05      	subs	r3, #5
 8002ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002efe:	e04c      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	2b0c      	cmp	r3, #12
 8002f06:	d824      	bhi.n	8002f52 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	3b23      	subs	r3, #35	@ 0x23
 8002f1a:	221f      	movs	r2, #31
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43da      	mvns	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	400a      	ands	r2, r1
 8002f28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	4618      	mov	r0, r3
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	3b23      	subs	r3, #35	@ 0x23
 8002f44:	fa00 f203 	lsl.w	r2, r0, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f50:	e023      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	3b41      	subs	r3, #65	@ 0x41
 8002f64:	221f      	movs	r2, #31
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43da      	mvns	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	400a      	ands	r2, r1
 8002f72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	4618      	mov	r0, r3
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	4613      	mov	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3b41      	subs	r3, #65	@ 0x41
 8002f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f9a:	4b29      	ldr	r3, [pc, #164]	@ (8003040 <HAL_ADC_ConfigChannel+0x250>)
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a28      	ldr	r2, [pc, #160]	@ (8003044 <HAL_ADC_ConfigChannel+0x254>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d10f      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x1d8>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b12      	cmp	r3, #18
 8002fae:	d10b      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8003044 <HAL_ADC_ConfigChannel+0x254>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d12b      	bne.n	800302a <HAL_ADC_ConfigChannel+0x23a>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8003048 <HAL_ADC_ConfigChannel+0x258>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d003      	beq.n	8002fe4 <HAL_ADC_ConfigChannel+0x1f4>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2b11      	cmp	r3, #17
 8002fe2:	d122      	bne.n	800302a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a11      	ldr	r2, [pc, #68]	@ (8003048 <HAL_ADC_ConfigChannel+0x258>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d111      	bne.n	800302a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003006:	4b11      	ldr	r3, [pc, #68]	@ (800304c <HAL_ADC_ConfigChannel+0x25c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a11      	ldr	r2, [pc, #68]	@ (8003050 <HAL_ADC_ConfigChannel+0x260>)
 800300c:	fba2 2303 	umull	r2, r3, r2, r3
 8003010:	0c9a      	lsrs	r2, r3, #18
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800301c:	e002      	b.n	8003024 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	3b01      	subs	r3, #1
 8003022:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f9      	bne.n	800301e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	40012300 	.word	0x40012300
 8003044:	40012000 	.word	0x40012000
 8003048:	10000012 	.word	0x10000012
 800304c:	2000000c 	.word	0x2000000c
 8003050:	431bde83 	.word	0x431bde83

08003054 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800305c:	4b79      	ldr	r3, [pc, #484]	@ (8003244 <ADC_Init+0x1f0>)
 800305e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	431a      	orrs	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003088:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6859      	ldr	r1, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	021a      	lsls	r2, r3, #8
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80030ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6859      	ldr	r1, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6899      	ldr	r1, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e6:	4a58      	ldr	r2, [pc, #352]	@ (8003248 <ADC_Init+0x1f4>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d022      	beq.n	8003132 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6899      	ldr	r1, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800311c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6899      	ldr	r1, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	609a      	str	r2, [r3, #8]
 8003130:	e00f      	b.n	8003152 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003140:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003150:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f022 0202 	bic.w	r2, r2, #2
 8003160:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6899      	ldr	r1, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	7e1b      	ldrb	r3, [r3, #24]
 800316c:	005a      	lsls	r2, r3, #1
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3020 	ldrb.w	r3, [r3, #32]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d01b      	beq.n	80031b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800318e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800319e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6859      	ldr	r1, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031aa:	3b01      	subs	r3, #1
 80031ac:	035a      	lsls	r2, r3, #13
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
 80031b6:	e007      	b.n	80031c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80031d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	051a      	lsls	r2, r3, #20
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6899      	ldr	r1, [r3, #8]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800320a:	025a      	lsls	r2, r3, #9
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	430a      	orrs	r2, r1
 8003212:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003222:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6899      	ldr	r1, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	029a      	lsls	r2, r3, #10
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	609a      	str	r2, [r3, #8]
}
 8003238:	bf00      	nop
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	40012300 	.word	0x40012300
 8003248:	0f000001 	.word	0x0f000001

0800324c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800325c:	4b0c      	ldr	r3, [pc, #48]	@ (8003290 <__NVIC_SetPriorityGrouping+0x44>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003268:	4013      	ands	r3, r2
 800326a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003274:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800327c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800327e:	4a04      	ldr	r2, [pc, #16]	@ (8003290 <__NVIC_SetPriorityGrouping+0x44>)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	60d3      	str	r3, [r2, #12]
}
 8003284:	bf00      	nop
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003298:	4b04      	ldr	r3, [pc, #16]	@ (80032ac <__NVIC_GetPriorityGrouping+0x18>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	0a1b      	lsrs	r3, r3, #8
 800329e:	f003 0307 	and.w	r3, r3, #7
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	db0b      	blt.n	80032da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	f003 021f 	and.w	r2, r3, #31
 80032c8:	4907      	ldr	r1, [pc, #28]	@ (80032e8 <__NVIC_EnableIRQ+0x38>)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	2001      	movs	r0, #1
 80032d2:	fa00 f202 	lsl.w	r2, r0, r2
 80032d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	e000e100 	.word	0xe000e100

080032ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	6039      	str	r1, [r7, #0]
 80032f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	db0a      	blt.n	8003316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	b2da      	uxtb	r2, r3
 8003304:	490c      	ldr	r1, [pc, #48]	@ (8003338 <__NVIC_SetPriority+0x4c>)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	0112      	lsls	r2, r2, #4
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	440b      	add	r3, r1
 8003310:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003314:	e00a      	b.n	800332c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4908      	ldr	r1, [pc, #32]	@ (800333c <__NVIC_SetPriority+0x50>)
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	3b04      	subs	r3, #4
 8003324:	0112      	lsls	r2, r2, #4
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	440b      	add	r3, r1
 800332a:	761a      	strb	r2, [r3, #24]
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	e000e100 	.word	0xe000e100
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003340:	b480      	push	{r7}
 8003342:	b089      	sub	sp, #36	@ 0x24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	f1c3 0307 	rsb	r3, r3, #7
 800335a:	2b04      	cmp	r3, #4
 800335c:	bf28      	it	cs
 800335e:	2304      	movcs	r3, #4
 8003360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	3304      	adds	r3, #4
 8003366:	2b06      	cmp	r3, #6
 8003368:	d902      	bls.n	8003370 <NVIC_EncodePriority+0x30>
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	3b03      	subs	r3, #3
 800336e:	e000      	b.n	8003372 <NVIC_EncodePriority+0x32>
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003374:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43da      	mvns	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	401a      	ands	r2, r3
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003388:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	fa01 f303 	lsl.w	r3, r1, r3
 8003392:	43d9      	mvns	r1, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003398:	4313      	orrs	r3, r2
         );
}
 800339a:	4618      	mov	r0, r3
 800339c:	3724      	adds	r7, #36	@ 0x24
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3b01      	subs	r3, #1
 80033b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033b8:	d301      	bcc.n	80033be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ba:	2301      	movs	r3, #1
 80033bc:	e00f      	b.n	80033de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033be:	4a0a      	ldr	r2, [pc, #40]	@ (80033e8 <SysTick_Config+0x40>)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033c6:	210f      	movs	r1, #15
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033cc:	f7ff ff8e 	bl	80032ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d0:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <SysTick_Config+0x40>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033d6:	4b04      	ldr	r3, [pc, #16]	@ (80033e8 <SysTick_Config+0x40>)
 80033d8:	2207      	movs	r2, #7
 80033da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	e000e010 	.word	0xe000e010

080033ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f7ff ff29 	bl	800324c <__NVIC_SetPriorityGrouping>
}
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003402:	b580      	push	{r7, lr}
 8003404:	b086      	sub	sp, #24
 8003406:	af00      	add	r7, sp, #0
 8003408:	4603      	mov	r3, r0
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
 800340e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003410:	2300      	movs	r3, #0
 8003412:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003414:	f7ff ff3e 	bl	8003294 <__NVIC_GetPriorityGrouping>
 8003418:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	68b9      	ldr	r1, [r7, #8]
 800341e:	6978      	ldr	r0, [r7, #20]
 8003420:	f7ff ff8e 	bl	8003340 <NVIC_EncodePriority>
 8003424:	4602      	mov	r2, r0
 8003426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800342a:	4611      	mov	r1, r2
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff ff5d 	bl	80032ec <__NVIC_SetPriority>
}
 8003432:	bf00      	nop
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
 8003440:	4603      	mov	r3, r0
 8003442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff31 	bl	80032b0 <__NVIC_EnableIRQ>
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff ffa2 	bl	80033a8 <SysTick_Config>
 8003464:	4603      	mov	r3, r0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b084      	sub	sp, #16
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800347c:	f7ff fac4 	bl	8002a08 <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d008      	beq.n	80034a0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2280      	movs	r2, #128	@ 0x80
 8003492:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e052      	b.n	8003546 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0216 	bic.w	r2, r2, #22
 80034ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	695a      	ldr	r2, [r3, #20]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034be:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d103      	bne.n	80034d0 <HAL_DMA_Abort+0x62>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d007      	beq.n	80034e0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0208 	bic.w	r2, r2, #8
 80034de:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034f0:	e013      	b.n	800351a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034f2:	f7ff fa89 	bl	8002a08 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b05      	cmp	r3, #5
 80034fe:	d90c      	bls.n	800351a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2203      	movs	r2, #3
 800350a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e015      	b.n	8003546 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1e4      	bne.n	80034f2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352c:	223f      	movs	r2, #63	@ 0x3f
 800352e:	409a      	lsls	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d004      	beq.n	800356c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2280      	movs	r2, #128	@ 0x80
 8003566:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e00c      	b.n	8003586 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2205      	movs	r2, #5
 8003570:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
	...

08003594 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003594:	b480      	push	{r7}
 8003596:	b089      	sub	sp, #36	@ 0x24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800359e:	2300      	movs	r3, #0
 80035a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	e159      	b.n	8003864 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035b0:	2201      	movs	r2, #1
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	4013      	ands	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	f040 8148 	bne.w	800385e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d005      	beq.n	80035e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d130      	bne.n	8003648 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	2203      	movs	r2, #3
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	68da      	ldr	r2, [r3, #12]
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	4313      	orrs	r3, r2
 800360e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800361c:	2201      	movs	r2, #1
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	43db      	mvns	r3, r3
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4013      	ands	r3, r2
 800362a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	091b      	lsrs	r3, r3, #4
 8003632:	f003 0201 	and.w	r2, r3, #1
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4313      	orrs	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	2b03      	cmp	r3, #3
 8003652:	d017      	beq.n	8003684 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	2203      	movs	r2, #3
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4013      	ands	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4313      	orrs	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d123      	bne.n	80036d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	08da      	lsrs	r2, r3, #3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3208      	adds	r2, #8
 8003698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800369c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	220f      	movs	r2, #15
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43db      	mvns	r3, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	08da      	lsrs	r2, r3, #3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3208      	adds	r2, #8
 80036d2:	69b9      	ldr	r1, [r7, #24]
 80036d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	2203      	movs	r2, #3
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	43db      	mvns	r3, r3
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4013      	ands	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 0203 	and.w	r2, r3, #3
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	4313      	orrs	r3, r2
 8003704:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80a2 	beq.w	800385e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800371a:	2300      	movs	r3, #0
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	4b57      	ldr	r3, [pc, #348]	@ (800387c <HAL_GPIO_Init+0x2e8>)
 8003720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003722:	4a56      	ldr	r2, [pc, #344]	@ (800387c <HAL_GPIO_Init+0x2e8>)
 8003724:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003728:	6453      	str	r3, [r2, #68]	@ 0x44
 800372a:	4b54      	ldr	r3, [pc, #336]	@ (800387c <HAL_GPIO_Init+0x2e8>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800372e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003732:	60fb      	str	r3, [r7, #12]
 8003734:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003736:	4a52      	ldr	r2, [pc, #328]	@ (8003880 <HAL_GPIO_Init+0x2ec>)
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	089b      	lsrs	r3, r3, #2
 800373c:	3302      	adds	r3, #2
 800373e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003742:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	f003 0303 	and.w	r3, r3, #3
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	220f      	movs	r2, #15
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	43db      	mvns	r3, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4013      	ands	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a49      	ldr	r2, [pc, #292]	@ (8003884 <HAL_GPIO_Init+0x2f0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d019      	beq.n	8003796 <HAL_GPIO_Init+0x202>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a48      	ldr	r2, [pc, #288]	@ (8003888 <HAL_GPIO_Init+0x2f4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <HAL_GPIO_Init+0x1fe>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a47      	ldr	r2, [pc, #284]	@ (800388c <HAL_GPIO_Init+0x2f8>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00d      	beq.n	800378e <HAL_GPIO_Init+0x1fa>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a46      	ldr	r2, [pc, #280]	@ (8003890 <HAL_GPIO_Init+0x2fc>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d007      	beq.n	800378a <HAL_GPIO_Init+0x1f6>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a45      	ldr	r2, [pc, #276]	@ (8003894 <HAL_GPIO_Init+0x300>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d101      	bne.n	8003786 <HAL_GPIO_Init+0x1f2>
 8003782:	2304      	movs	r3, #4
 8003784:	e008      	b.n	8003798 <HAL_GPIO_Init+0x204>
 8003786:	2307      	movs	r3, #7
 8003788:	e006      	b.n	8003798 <HAL_GPIO_Init+0x204>
 800378a:	2303      	movs	r3, #3
 800378c:	e004      	b.n	8003798 <HAL_GPIO_Init+0x204>
 800378e:	2302      	movs	r3, #2
 8003790:	e002      	b.n	8003798 <HAL_GPIO_Init+0x204>
 8003792:	2301      	movs	r3, #1
 8003794:	e000      	b.n	8003798 <HAL_GPIO_Init+0x204>
 8003796:	2300      	movs	r3, #0
 8003798:	69fa      	ldr	r2, [r7, #28]
 800379a:	f002 0203 	and.w	r2, r2, #3
 800379e:	0092      	lsls	r2, r2, #2
 80037a0:	4093      	lsls	r3, r2
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037a8:	4935      	ldr	r1, [pc, #212]	@ (8003880 <HAL_GPIO_Init+0x2ec>)
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	089b      	lsrs	r3, r3, #2
 80037ae:	3302      	adds	r3, #2
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037b6:	4b38      	ldr	r3, [pc, #224]	@ (8003898 <HAL_GPIO_Init+0x304>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	43db      	mvns	r3, r3
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4013      	ands	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037da:	4a2f      	ldr	r2, [pc, #188]	@ (8003898 <HAL_GPIO_Init+0x304>)
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003898 <HAL_GPIO_Init+0x304>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d003      	beq.n	8003804 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	4313      	orrs	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003804:	4a24      	ldr	r2, [pc, #144]	@ (8003898 <HAL_GPIO_Init+0x304>)
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800380a:	4b23      	ldr	r3, [pc, #140]	@ (8003898 <HAL_GPIO_Init+0x304>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	43db      	mvns	r3, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4013      	ands	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800382e:	4a1a      	ldr	r2, [pc, #104]	@ (8003898 <HAL_GPIO_Init+0x304>)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003834:	4b18      	ldr	r3, [pc, #96]	@ (8003898 <HAL_GPIO_Init+0x304>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	43db      	mvns	r3, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	4013      	ands	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d003      	beq.n	8003858 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	4313      	orrs	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003858:	4a0f      	ldr	r2, [pc, #60]	@ (8003898 <HAL_GPIO_Init+0x304>)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3301      	adds	r3, #1
 8003862:	61fb      	str	r3, [r7, #28]
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	2b0f      	cmp	r3, #15
 8003868:	f67f aea2 	bls.w	80035b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	3724      	adds	r7, #36	@ 0x24
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	40023800 	.word	0x40023800
 8003880:	40013800 	.word	0x40013800
 8003884:	40020000 	.word	0x40020000
 8003888:	40020400 	.word	0x40020400
 800388c:	40020800 	.word	0x40020800
 8003890:	40020c00 	.word	0x40020c00
 8003894:	40021000 	.word	0x40021000
 8003898:	40013c00 	.word	0x40013c00

0800389c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	807b      	strh	r3, [r7, #2]
 80038a8:	4613      	mov	r3, r2
 80038aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038ac:	787b      	ldrb	r3, [r7, #1]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038b2:	887a      	ldrh	r2, [r7, #2]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038b8:	e003      	b.n	80038c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038ba:	887b      	ldrh	r3, [r7, #2]
 80038bc:	041a      	lsls	r2, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	619a      	str	r2, [r3, #24]
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b085      	sub	sp, #20
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
 80038d6:	460b      	mov	r3, r1
 80038d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038e0:	887a      	ldrh	r2, [r7, #2]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	4013      	ands	r3, r2
 80038e6:	041a      	lsls	r2, r3, #16
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	43d9      	mvns	r1, r3
 80038ec:	887b      	ldrh	r3, [r7, #2]
 80038ee:	400b      	ands	r3, r1
 80038f0:	431a      	orrs	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	619a      	str	r2, [r3, #24]
}
 80038f6:	bf00      	nop
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
	...

08003904 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e267      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	d075      	beq.n	8003a0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003922:	4b88      	ldr	r3, [pc, #544]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 030c 	and.w	r3, r3, #12
 800392a:	2b04      	cmp	r3, #4
 800392c:	d00c      	beq.n	8003948 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800392e:	4b85      	ldr	r3, [pc, #532]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003936:	2b08      	cmp	r3, #8
 8003938:	d112      	bne.n	8003960 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800393a:	4b82      	ldr	r3, [pc, #520]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003942:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003946:	d10b      	bne.n	8003960 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003948:	4b7e      	ldr	r3, [pc, #504]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d05b      	beq.n	8003a0c <HAL_RCC_OscConfig+0x108>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d157      	bne.n	8003a0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e242      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003968:	d106      	bne.n	8003978 <HAL_RCC_OscConfig+0x74>
 800396a:	4b76      	ldr	r3, [pc, #472]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a75      	ldr	r2, [pc, #468]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	e01d      	b.n	80039b4 <HAL_RCC_OscConfig+0xb0>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x98>
 8003982:	4b70      	ldr	r3, [pc, #448]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a6f      	ldr	r2, [pc, #444]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003988:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b6d      	ldr	r3, [pc, #436]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a6c      	ldr	r2, [pc, #432]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e00b      	b.n	80039b4 <HAL_RCC_OscConfig+0xb0>
 800399c:	4b69      	ldr	r3, [pc, #420]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a68      	ldr	r2, [pc, #416]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 80039a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	4b66      	ldr	r3, [pc, #408]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a65      	ldr	r2, [pc, #404]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 80039ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d013      	beq.n	80039e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039bc:	f7ff f824 	bl	8002a08 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c4:	f7ff f820 	bl	8002a08 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	@ 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e207      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0f0      	beq.n	80039c4 <HAL_RCC_OscConfig+0xc0>
 80039e2:	e014      	b.n	8003a0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7ff f810 	bl	8002a08 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ec:	f7ff f80c 	bl	8002a08 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b64      	cmp	r3, #100	@ 0x64
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e1f3      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039fe:	4b51      	ldr	r3, [pc, #324]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0xe8>
 8003a0a:	e000      	b.n	8003a0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d063      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 030c 	and.w	r3, r3, #12
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00b      	beq.n	8003a3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a26:	4b47      	ldr	r3, [pc, #284]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a2e:	2b08      	cmp	r3, #8
 8003a30:	d11c      	bne.n	8003a6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a32:	4b44      	ldr	r3, [pc, #272]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d116      	bne.n	8003a6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a3e:	4b41      	ldr	r3, [pc, #260]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d005      	beq.n	8003a56 <HAL_RCC_OscConfig+0x152>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d001      	beq.n	8003a56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e1c7      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a56:	4b3b      	ldr	r3, [pc, #236]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	4937      	ldr	r1, [pc, #220]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a6a:	e03a      	b.n	8003ae2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d020      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a74:	4b34      	ldr	r3, [pc, #208]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7a:	f7fe ffc5 	bl	8002a08 <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a80:	e008      	b.n	8003a94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a82:	f7fe ffc1 	bl	8002a08 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e1a8      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a94:	4b2b      	ldr	r3, [pc, #172]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0f0      	beq.n	8003a82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa0:	4b28      	ldr	r3, [pc, #160]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	00db      	lsls	r3, r3, #3
 8003aae:	4925      	ldr	r1, [pc, #148]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	600b      	str	r3, [r1, #0]
 8003ab4:	e015      	b.n	8003ae2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ab6:	4b24      	ldr	r3, [pc, #144]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abc:	f7fe ffa4 	bl	8002a08 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ac4:	f7fe ffa0 	bl	8002a08 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e187      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f0      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0308 	and.w	r3, r3, #8
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d036      	beq.n	8003b5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d016      	beq.n	8003b24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003af6:	4b15      	ldr	r3, [pc, #84]	@ (8003b4c <HAL_RCC_OscConfig+0x248>)
 8003af8:	2201      	movs	r2, #1
 8003afa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afc:	f7fe ff84 	bl	8002a08 <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b04:	f7fe ff80 	bl	8002a08 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e167      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b16:	4b0b      	ldr	r3, [pc, #44]	@ (8003b44 <HAL_RCC_OscConfig+0x240>)
 8003b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCC_OscConfig+0x200>
 8003b22:	e01b      	b.n	8003b5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b24:	4b09      	ldr	r3, [pc, #36]	@ (8003b4c <HAL_RCC_OscConfig+0x248>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b2a:	f7fe ff6d 	bl	8002a08 <HAL_GetTick>
 8003b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b30:	e00e      	b.n	8003b50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b32:	f7fe ff69 	bl	8002a08 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d907      	bls.n	8003b50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e150      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
 8003b44:	40023800 	.word	0x40023800
 8003b48:	42470000 	.word	0x42470000
 8003b4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b50:	4b88      	ldr	r3, [pc, #544]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003b52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1ea      	bne.n	8003b32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 8097 	beq.w	8003c98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b6e:	4b81      	ldr	r3, [pc, #516]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10f      	bne.n	8003b9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
 8003b7e:	4b7d      	ldr	r3, [pc, #500]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b82:	4a7c      	ldr	r2, [pc, #496]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b8a:	4b7a      	ldr	r3, [pc, #488]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b92:	60bb      	str	r3, [r7, #8]
 8003b94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b96:	2301      	movs	r3, #1
 8003b98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9a:	4b77      	ldr	r3, [pc, #476]	@ (8003d78 <HAL_RCC_OscConfig+0x474>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d118      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba6:	4b74      	ldr	r3, [pc, #464]	@ (8003d78 <HAL_RCC_OscConfig+0x474>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a73      	ldr	r2, [pc, #460]	@ (8003d78 <HAL_RCC_OscConfig+0x474>)
 8003bac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb2:	f7fe ff29 	bl	8002a08 <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb8:	e008      	b.n	8003bcc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bba:	f7fe ff25 	bl	8002a08 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d901      	bls.n	8003bcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e10c      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bcc:	4b6a      	ldr	r3, [pc, #424]	@ (8003d78 <HAL_RCC_OscConfig+0x474>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0f0      	beq.n	8003bba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d106      	bne.n	8003bee <HAL_RCC_OscConfig+0x2ea>
 8003be0:	4b64      	ldr	r3, [pc, #400]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be4:	4a63      	ldr	r2, [pc, #396]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003be6:	f043 0301 	orr.w	r3, r3, #1
 8003bea:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bec:	e01c      	b.n	8003c28 <HAL_RCC_OscConfig+0x324>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b05      	cmp	r3, #5
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCC_OscConfig+0x30c>
 8003bf6:	4b5f      	ldr	r3, [pc, #380]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfa:	4a5e      	ldr	r2, [pc, #376]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	f043 0304 	orr.w	r3, r3, #4
 8003c00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c02:	4b5c      	ldr	r3, [pc, #368]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c06:	4a5b      	ldr	r2, [pc, #364]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c08:	f043 0301 	orr.w	r3, r3, #1
 8003c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCC_OscConfig+0x324>
 8003c10:	4b58      	ldr	r3, [pc, #352]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c14:	4a57      	ldr	r2, [pc, #348]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c16:	f023 0301 	bic.w	r3, r3, #1
 8003c1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c1c:	4b55      	ldr	r3, [pc, #340]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c20:	4a54      	ldr	r2, [pc, #336]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c22:	f023 0304 	bic.w	r3, r3, #4
 8003c26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d015      	beq.n	8003c5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c30:	f7fe feea 	bl	8002a08 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c36:	e00a      	b.n	8003c4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c38:	f7fe fee6 	bl	8002a08 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e0cb      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c4e:	4b49      	ldr	r3, [pc, #292]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0ee      	beq.n	8003c38 <HAL_RCC_OscConfig+0x334>
 8003c5a:	e014      	b.n	8003c86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c5c:	f7fe fed4 	bl	8002a08 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c62:	e00a      	b.n	8003c7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c64:	f7fe fed0 	bl	8002a08 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e0b5      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1ee      	bne.n	8003c64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d105      	bne.n	8003c98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c8c:	4b39      	ldr	r3, [pc, #228]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c90:	4a38      	ldr	r2, [pc, #224]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003c92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 80a1 	beq.w	8003de4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ca2:	4b34      	ldr	r3, [pc, #208]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d05c      	beq.n	8003d68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d141      	bne.n	8003d3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb6:	4b31      	ldr	r3, [pc, #196]	@ (8003d7c <HAL_RCC_OscConfig+0x478>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cbc:	f7fe fea4 	bl	8002a08 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc4:	f7fe fea0 	bl	8002a08 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e087      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cd6:	4b27      	ldr	r3, [pc, #156]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69da      	ldr	r2, [r3, #28]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	019b      	lsls	r3, r3, #6
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	085b      	lsrs	r3, r3, #1
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	041b      	lsls	r3, r3, #16
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d04:	061b      	lsls	r3, r3, #24
 8003d06:	491b      	ldr	r1, [pc, #108]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d7c <HAL_RCC_OscConfig+0x478>)
 8003d0e:	2201      	movs	r2, #1
 8003d10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d12:	f7fe fe79 	bl	8002a08 <HAL_GetTick>
 8003d16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d18:	e008      	b.n	8003d2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d1a:	f7fe fe75 	bl	8002a08 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d901      	bls.n	8003d2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e05c      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d2c:	4b11      	ldr	r3, [pc, #68]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0f0      	beq.n	8003d1a <HAL_RCC_OscConfig+0x416>
 8003d38:	e054      	b.n	8003de4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d3a:	4b10      	ldr	r3, [pc, #64]	@ (8003d7c <HAL_RCC_OscConfig+0x478>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d40:	f7fe fe62 	bl	8002a08 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d48:	f7fe fe5e 	bl	8002a08 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e045      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_RCC_OscConfig+0x470>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1f0      	bne.n	8003d48 <HAL_RCC_OscConfig+0x444>
 8003d66:	e03d      	b.n	8003de4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d107      	bne.n	8003d80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e038      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
 8003d74:	40023800 	.word	0x40023800
 8003d78:	40007000 	.word	0x40007000
 8003d7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d80:	4b1b      	ldr	r3, [pc, #108]	@ (8003df0 <HAL_RCC_OscConfig+0x4ec>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d028      	beq.n	8003de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d121      	bne.n	8003de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d11a      	bne.n	8003de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003db0:	4013      	ands	r3, r2
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003db6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d111      	bne.n	8003de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc6:	085b      	lsrs	r3, r3, #1
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d107      	bne.n	8003de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e000      	b.n	8003de6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3718      	adds	r7, #24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800

08003df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d101      	bne.n	8003e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0cc      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e08:	4b68      	ldr	r3, [pc, #416]	@ (8003fac <HAL_RCC_ClockConfig+0x1b8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d90c      	bls.n	8003e30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e16:	4b65      	ldr	r3, [pc, #404]	@ (8003fac <HAL_RCC_ClockConfig+0x1b8>)
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1e:	4b63      	ldr	r3, [pc, #396]	@ (8003fac <HAL_RCC_ClockConfig+0x1b8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d001      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e0b8      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d020      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e48:	4b59      	ldr	r3, [pc, #356]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	4a58      	ldr	r2, [pc, #352]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0308 	and.w	r3, r3, #8
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e60:	4b53      	ldr	r3, [pc, #332]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	4a52      	ldr	r2, [pc, #328]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e6c:	4b50      	ldr	r3, [pc, #320]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	494d      	ldr	r1, [pc, #308]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d044      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d107      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e92:	4b47      	ldr	r3, [pc, #284]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d119      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e07f      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d003      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eb2:	4b3f      	ldr	r3, [pc, #252]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d109      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e06f      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e067      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ed2:	4b37      	ldr	r3, [pc, #220]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f023 0203 	bic.w	r2, r3, #3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	4934      	ldr	r1, [pc, #208]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee4:	f7fe fd90 	bl	8002a08 <HAL_GetTick>
 8003ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eea:	e00a      	b.n	8003f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eec:	f7fe fd8c 	bl	8002a08 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e04f      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f02:	4b2b      	ldr	r3, [pc, #172]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 020c 	and.w	r2, r3, #12
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d1eb      	bne.n	8003eec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f14:	4b25      	ldr	r3, [pc, #148]	@ (8003fac <HAL_RCC_ClockConfig+0x1b8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d20c      	bcs.n	8003f3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f22:	4b22      	ldr	r3, [pc, #136]	@ (8003fac <HAL_RCC_ClockConfig+0x1b8>)
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f2a:	4b20      	ldr	r3, [pc, #128]	@ (8003fac <HAL_RCC_ClockConfig+0x1b8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d001      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e032      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d008      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f48:	4b19      	ldr	r3, [pc, #100]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	4916      	ldr	r1, [pc, #88]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f66:	4b12      	ldr	r3, [pc, #72]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	490e      	ldr	r1, [pc, #56]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f7a:	f000 f821 	bl	8003fc0 <HAL_RCC_GetSysClockFreq>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	091b      	lsrs	r3, r3, #4
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	490a      	ldr	r1, [pc, #40]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f8c:	5ccb      	ldrb	r3, [r1, r3]
 8003f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f92:	4a09      	ldr	r2, [pc, #36]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f96:	4b09      	ldr	r3, [pc, #36]	@ (8003fbc <HAL_RCC_ClockConfig+0x1c8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fe fcf0 	bl	8002980 <HAL_InitTick>

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40023c00 	.word	0x40023c00
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	0800ab78 	.word	0x0800ab78
 8003fb8:	2000000c 	.word	0x2000000c
 8003fbc:	20000010 	.word	0x20000010

08003fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fc4:	b094      	sub	sp, #80	@ 0x50
 8003fc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fd8:	4b79      	ldr	r3, [pc, #484]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 030c 	and.w	r3, r3, #12
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d00d      	beq.n	8004000 <HAL_RCC_GetSysClockFreq+0x40>
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	f200 80e1 	bhi.w	80041ac <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d003      	beq.n	8003ffa <HAL_RCC_GetSysClockFreq+0x3a>
 8003ff2:	e0db      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ff4:	4b73      	ldr	r3, [pc, #460]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ff8:	e0db      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ffa:	4b73      	ldr	r3, [pc, #460]	@ (80041c8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ffe:	e0d8      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004000:	4b6f      	ldr	r3, [pc, #444]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004008:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800400a:	4b6d      	ldr	r3, [pc, #436]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d063      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004016:	4b6a      	ldr	r3, [pc, #424]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	099b      	lsrs	r3, r3, #6
 800401c:	2200      	movs	r2, #0
 800401e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004020:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004028:	633b      	str	r3, [r7, #48]	@ 0x30
 800402a:	2300      	movs	r3, #0
 800402c:	637b      	str	r3, [r7, #52]	@ 0x34
 800402e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004032:	4622      	mov	r2, r4
 8004034:	462b      	mov	r3, r5
 8004036:	f04f 0000 	mov.w	r0, #0
 800403a:	f04f 0100 	mov.w	r1, #0
 800403e:	0159      	lsls	r1, r3, #5
 8004040:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004044:	0150      	lsls	r0, r2, #5
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4621      	mov	r1, r4
 800404c:	1a51      	subs	r1, r2, r1
 800404e:	6139      	str	r1, [r7, #16]
 8004050:	4629      	mov	r1, r5
 8004052:	eb63 0301 	sbc.w	r3, r3, r1
 8004056:	617b      	str	r3, [r7, #20]
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004064:	4659      	mov	r1, fp
 8004066:	018b      	lsls	r3, r1, #6
 8004068:	4651      	mov	r1, sl
 800406a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800406e:	4651      	mov	r1, sl
 8004070:	018a      	lsls	r2, r1, #6
 8004072:	4651      	mov	r1, sl
 8004074:	ebb2 0801 	subs.w	r8, r2, r1
 8004078:	4659      	mov	r1, fp
 800407a:	eb63 0901 	sbc.w	r9, r3, r1
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	f04f 0300 	mov.w	r3, #0
 8004086:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800408a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800408e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004092:	4690      	mov	r8, r2
 8004094:	4699      	mov	r9, r3
 8004096:	4623      	mov	r3, r4
 8004098:	eb18 0303 	adds.w	r3, r8, r3
 800409c:	60bb      	str	r3, [r7, #8]
 800409e:	462b      	mov	r3, r5
 80040a0:	eb49 0303 	adc.w	r3, r9, r3
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	f04f 0200 	mov.w	r2, #0
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040b2:	4629      	mov	r1, r5
 80040b4:	024b      	lsls	r3, r1, #9
 80040b6:	4621      	mov	r1, r4
 80040b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040bc:	4621      	mov	r1, r4
 80040be:	024a      	lsls	r2, r1, #9
 80040c0:	4610      	mov	r0, r2
 80040c2:	4619      	mov	r1, r3
 80040c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040c6:	2200      	movs	r2, #0
 80040c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040d0:	f7fc fde2 	bl	8000c98 <__aeabi_uldivmod>
 80040d4:	4602      	mov	r2, r0
 80040d6:	460b      	mov	r3, r1
 80040d8:	4613      	mov	r3, r2
 80040da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040dc:	e058      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040de:	4b38      	ldr	r3, [pc, #224]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	099b      	lsrs	r3, r3, #6
 80040e4:	2200      	movs	r2, #0
 80040e6:	4618      	mov	r0, r3
 80040e8:	4611      	mov	r1, r2
 80040ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040ee:	623b      	str	r3, [r7, #32]
 80040f0:	2300      	movs	r3, #0
 80040f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80040f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040f8:	4642      	mov	r2, r8
 80040fa:	464b      	mov	r3, r9
 80040fc:	f04f 0000 	mov.w	r0, #0
 8004100:	f04f 0100 	mov.w	r1, #0
 8004104:	0159      	lsls	r1, r3, #5
 8004106:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800410a:	0150      	lsls	r0, r2, #5
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4641      	mov	r1, r8
 8004112:	ebb2 0a01 	subs.w	sl, r2, r1
 8004116:	4649      	mov	r1, r9
 8004118:	eb63 0b01 	sbc.w	fp, r3, r1
 800411c:	f04f 0200 	mov.w	r2, #0
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004128:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800412c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004130:	ebb2 040a 	subs.w	r4, r2, sl
 8004134:	eb63 050b 	sbc.w	r5, r3, fp
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	f04f 0300 	mov.w	r3, #0
 8004140:	00eb      	lsls	r3, r5, #3
 8004142:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004146:	00e2      	lsls	r2, r4, #3
 8004148:	4614      	mov	r4, r2
 800414a:	461d      	mov	r5, r3
 800414c:	4643      	mov	r3, r8
 800414e:	18e3      	adds	r3, r4, r3
 8004150:	603b      	str	r3, [r7, #0]
 8004152:	464b      	mov	r3, r9
 8004154:	eb45 0303 	adc.w	r3, r5, r3
 8004158:	607b      	str	r3, [r7, #4]
 800415a:	f04f 0200 	mov.w	r2, #0
 800415e:	f04f 0300 	mov.w	r3, #0
 8004162:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004166:	4629      	mov	r1, r5
 8004168:	028b      	lsls	r3, r1, #10
 800416a:	4621      	mov	r1, r4
 800416c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004170:	4621      	mov	r1, r4
 8004172:	028a      	lsls	r2, r1, #10
 8004174:	4610      	mov	r0, r2
 8004176:	4619      	mov	r1, r3
 8004178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800417a:	2200      	movs	r2, #0
 800417c:	61bb      	str	r3, [r7, #24]
 800417e:	61fa      	str	r2, [r7, #28]
 8004180:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004184:	f7fc fd88 	bl	8000c98 <__aeabi_uldivmod>
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	4613      	mov	r3, r2
 800418e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004190:	4b0b      	ldr	r3, [pc, #44]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	0c1b      	lsrs	r3, r3, #16
 8004196:	f003 0303 	and.w	r3, r3, #3
 800419a:	3301      	adds	r3, #1
 800419c:	005b      	lsls	r3, r3, #1
 800419e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80041a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041aa:	e002      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041ac:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3750      	adds	r7, #80	@ 0x50
 80041b8:	46bd      	mov	sp, r7
 80041ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041be:	bf00      	nop
 80041c0:	40023800 	.word	0x40023800
 80041c4:	00f42400 	.word	0x00f42400
 80041c8:	007a1200 	.word	0x007a1200

080041cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041d0:	4b03      	ldr	r3, [pc, #12]	@ (80041e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80041d2:	681b      	ldr	r3, [r3, #0]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	2000000c 	.word	0x2000000c

080041e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041e8:	f7ff fff0 	bl	80041cc <HAL_RCC_GetHCLKFreq>
 80041ec:	4602      	mov	r2, r0
 80041ee:	4b05      	ldr	r3, [pc, #20]	@ (8004204 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	0a9b      	lsrs	r3, r3, #10
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	4903      	ldr	r1, [pc, #12]	@ (8004208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041fa:	5ccb      	ldrb	r3, [r1, r3]
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40023800 	.word	0x40023800
 8004208:	0800ab88 	.word	0x0800ab88

0800420c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004210:	f7ff ffdc 	bl	80041cc <HAL_RCC_GetHCLKFreq>
 8004214:	4602      	mov	r2, r0
 8004216:	4b05      	ldr	r3, [pc, #20]	@ (800422c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	0b5b      	lsrs	r3, r3, #13
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	4903      	ldr	r1, [pc, #12]	@ (8004230 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004222:	5ccb      	ldrb	r3, [r1, r3]
 8004224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004228:	4618      	mov	r0, r3
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40023800 	.word	0x40023800
 8004230:	0800ab88 	.word	0x0800ab88

08004234 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d101      	bne.n	8004246 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e041      	b.n	80042ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d106      	bne.n	8004260 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7fe f978 	bl	8002550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	3304      	adds	r3, #4
 8004270:	4619      	mov	r1, r3
 8004272:	4610      	mov	r0, r2
 8004274:	f000 fce6 	bl	8004c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
	...

080042d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d001      	beq.n	80042ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e044      	b.n	8004376 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0201 	orr.w	r2, r2, #1
 8004302:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a1e      	ldr	r2, [pc, #120]	@ (8004384 <HAL_TIM_Base_Start_IT+0xb0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d018      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0x6c>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004316:	d013      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0x6c>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a1a      	ldr	r2, [pc, #104]	@ (8004388 <HAL_TIM_Base_Start_IT+0xb4>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00e      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0x6c>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a19      	ldr	r2, [pc, #100]	@ (800438c <HAL_TIM_Base_Start_IT+0xb8>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d009      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0x6c>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a17      	ldr	r2, [pc, #92]	@ (8004390 <HAL_TIM_Base_Start_IT+0xbc>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d004      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0x6c>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a16      	ldr	r2, [pc, #88]	@ (8004394 <HAL_TIM_Base_Start_IT+0xc0>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d111      	bne.n	8004364 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b06      	cmp	r3, #6
 8004350:	d010      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f042 0201 	orr.w	r2, r2, #1
 8004360:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004362:	e007      	b.n	8004374 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f042 0201 	orr.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3714      	adds	r7, #20
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40010000 	.word	0x40010000
 8004388:	40000400 	.word	0x40000400
 800438c:	40000800 	.word	0x40000800
 8004390:	40000c00 	.word	0x40000c00
 8004394:	40014000 	.word	0x40014000

08004398 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e041      	b.n	800442e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f839 	bl	8004436 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f000 fc34 	bl	8004c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e041      	b.n	80044e0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	d106      	bne.n	8004476 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f7fe f84b 	bl	800250c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3304      	adds	r3, #4
 8004486:	4619      	mov	r1, r3
 8004488:	4610      	mov	r0, r2
 800448a:	f000 fbdb 	bl	8004c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d109      	bne.n	800450c <HAL_TIM_PWM_Start+0x24>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b01      	cmp	r3, #1
 8004502:	bf14      	ite	ne
 8004504:	2301      	movne	r3, #1
 8004506:	2300      	moveq	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	e022      	b.n	8004552 <HAL_TIM_PWM_Start+0x6a>
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b04      	cmp	r3, #4
 8004510:	d109      	bne.n	8004526 <HAL_TIM_PWM_Start+0x3e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b01      	cmp	r3, #1
 800451c:	bf14      	ite	ne
 800451e:	2301      	movne	r3, #1
 8004520:	2300      	moveq	r3, #0
 8004522:	b2db      	uxtb	r3, r3
 8004524:	e015      	b.n	8004552 <HAL_TIM_PWM_Start+0x6a>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b08      	cmp	r3, #8
 800452a:	d109      	bne.n	8004540 <HAL_TIM_PWM_Start+0x58>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b01      	cmp	r3, #1
 8004536:	bf14      	ite	ne
 8004538:	2301      	movne	r3, #1
 800453a:	2300      	moveq	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	e008      	b.n	8004552 <HAL_TIM_PWM_Start+0x6a>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b01      	cmp	r3, #1
 800454a:	bf14      	ite	ne
 800454c:	2301      	movne	r3, #1
 800454e:	2300      	moveq	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e068      	b.n	800462c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d104      	bne.n	800456a <HAL_TIM_PWM_Start+0x82>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004568:	e013      	b.n	8004592 <HAL_TIM_PWM_Start+0xaa>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b04      	cmp	r3, #4
 800456e:	d104      	bne.n	800457a <HAL_TIM_PWM_Start+0x92>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004578:	e00b      	b.n	8004592 <HAL_TIM_PWM_Start+0xaa>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b08      	cmp	r3, #8
 800457e:	d104      	bne.n	800458a <HAL_TIM_PWM_Start+0xa2>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2202      	movs	r2, #2
 8004584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004588:	e003      	b.n	8004592 <HAL_TIM_PWM_Start+0xaa>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2201      	movs	r2, #1
 8004598:	6839      	ldr	r1, [r7, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fdfe 	bl	800519c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a23      	ldr	r2, [pc, #140]	@ (8004634 <HAL_TIM_PWM_Start+0x14c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d107      	bne.n	80045ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a1d      	ldr	r2, [pc, #116]	@ (8004634 <HAL_TIM_PWM_Start+0x14c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d018      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x10e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045cc:	d013      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x10e>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a19      	ldr	r2, [pc, #100]	@ (8004638 <HAL_TIM_PWM_Start+0x150>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d00e      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x10e>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a17      	ldr	r2, [pc, #92]	@ (800463c <HAL_TIM_PWM_Start+0x154>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d009      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x10e>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a16      	ldr	r2, [pc, #88]	@ (8004640 <HAL_TIM_PWM_Start+0x158>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d004      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x10e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a14      	ldr	r2, [pc, #80]	@ (8004644 <HAL_TIM_PWM_Start+0x15c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d111      	bne.n	800461a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 0307 	and.w	r3, r3, #7
 8004600:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2b06      	cmp	r3, #6
 8004606:	d010      	beq.n	800462a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f042 0201 	orr.w	r2, r2, #1
 8004616:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004618:	e007      	b.n	800462a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0201 	orr.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	40010000 	.word	0x40010000
 8004638:	40000400 	.word	0x40000400
 800463c:	40000800 	.word	0x40000800
 8004640:	40000c00 	.word	0x40000c00
 8004644:	40014000 	.word	0x40014000

08004648 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d020      	beq.n	80046ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d01b      	beq.n	80046ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0202 	mvn.w	r2, #2
 800467c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 fab7 	bl	8004c06 <HAL_TIM_IC_CaptureCallback>
 8004698:	e005      	b.n	80046a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 faa9 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 faba 	bl	8004c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f003 0304 	and.w	r3, r3, #4
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d020      	beq.n	80046f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d01b      	beq.n	80046f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f06f 0204 	mvn.w	r2, #4
 80046c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2202      	movs	r2, #2
 80046ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 fa91 	bl	8004c06 <HAL_TIM_IC_CaptureCallback>
 80046e4:	e005      	b.n	80046f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 fa83 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 fa94 	bl	8004c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f003 0308 	and.w	r3, r3, #8
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d020      	beq.n	8004744 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f003 0308 	and.w	r3, r3, #8
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01b      	beq.n	8004744 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0208 	mvn.w	r2, #8
 8004714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2204      	movs	r2, #4
 800471a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	69db      	ldr	r3, [r3, #28]
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fa6b 	bl	8004c06 <HAL_TIM_IC_CaptureCallback>
 8004730:	e005      	b.n	800473e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fa5d 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 fa6e 	bl	8004c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 0310 	and.w	r3, r3, #16
 800474a:	2b00      	cmp	r3, #0
 800474c:	d020      	beq.n	8004790 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f003 0310 	and.w	r3, r3, #16
 8004754:	2b00      	cmp	r3, #0
 8004756:	d01b      	beq.n	8004790 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f06f 0210 	mvn.w	r2, #16
 8004760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2208      	movs	r2, #8
 8004766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 fa45 	bl	8004c06 <HAL_TIM_IC_CaptureCallback>
 800477c:	e005      	b.n	800478a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fa37 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 fa48 	bl	8004c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00c      	beq.n	80047b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d007      	beq.n	80047b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f06f 0201 	mvn.w	r2, #1
 80047ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fc ff60 	bl	8001674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00c      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d007      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80047d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fdd2 	bl	800537c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00c      	beq.n	80047fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d007      	beq.n	80047fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fa19 	bl	8004c2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 0320 	and.w	r3, r3, #32
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00c      	beq.n	8004820 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f003 0320 	and.w	r3, r3, #32
 800480c:	2b00      	cmp	r3, #0
 800480e:	d007      	beq.n	8004820 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f06f 0220 	mvn.w	r2, #32
 8004818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 fda4 	bl	8005368 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004820:	bf00      	nop
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004834:	2300      	movs	r3, #0
 8004836:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800483e:	2b01      	cmp	r3, #1
 8004840:	d101      	bne.n	8004846 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004842:	2302      	movs	r3, #2
 8004844:	e048      	b.n	80048d8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b0c      	cmp	r3, #12
 8004852:	d839      	bhi.n	80048c8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004854:	a201      	add	r2, pc, #4	@ (adr r2, 800485c <HAL_TIM_OC_ConfigChannel+0x34>)
 8004856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485a:	bf00      	nop
 800485c:	08004891 	.word	0x08004891
 8004860:	080048c9 	.word	0x080048c9
 8004864:	080048c9 	.word	0x080048c9
 8004868:	080048c9 	.word	0x080048c9
 800486c:	0800489f 	.word	0x0800489f
 8004870:	080048c9 	.word	0x080048c9
 8004874:	080048c9 	.word	0x080048c9
 8004878:	080048c9 	.word	0x080048c9
 800487c:	080048ad 	.word	0x080048ad
 8004880:	080048c9 	.word	0x080048c9
 8004884:	080048c9 	.word	0x080048c9
 8004888:	080048c9 	.word	0x080048c9
 800488c:	080048bb 	.word	0x080048bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68b9      	ldr	r1, [r7, #8]
 8004896:	4618      	mov	r0, r3
 8004898:	f000 fa5a 	bl	8004d50 <TIM_OC1_SetConfig>
      break;
 800489c:	e017      	b.n	80048ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68b9      	ldr	r1, [r7, #8]
 80048a4:	4618      	mov	r0, r3
 80048a6:	f000 fab9 	bl	8004e1c <TIM_OC2_SetConfig>
      break;
 80048aa:	e010      	b.n	80048ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 fb1e 	bl	8004ef4 <TIM_OC3_SetConfig>
      break;
 80048b8:	e009      	b.n	80048ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 fb81 	bl	8004fc8 <TIM_OC4_SetConfig>
      break;
 80048c6:	e002      	b.n	80048ce <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	75fb      	strb	r3, [r7, #23]
      break;
 80048cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3718      	adds	r7, #24
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048ec:	2300      	movs	r3, #0
 80048ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d101      	bne.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048fa:	2302      	movs	r3, #2
 80048fc:	e0ae      	b.n	8004a5c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b0c      	cmp	r3, #12
 800490a:	f200 809f 	bhi.w	8004a4c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800490e:	a201      	add	r2, pc, #4	@ (adr r2, 8004914 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004914:	08004949 	.word	0x08004949
 8004918:	08004a4d 	.word	0x08004a4d
 800491c:	08004a4d 	.word	0x08004a4d
 8004920:	08004a4d 	.word	0x08004a4d
 8004924:	08004989 	.word	0x08004989
 8004928:	08004a4d 	.word	0x08004a4d
 800492c:	08004a4d 	.word	0x08004a4d
 8004930:	08004a4d 	.word	0x08004a4d
 8004934:	080049cb 	.word	0x080049cb
 8004938:	08004a4d 	.word	0x08004a4d
 800493c:	08004a4d 	.word	0x08004a4d
 8004940:	08004a4d 	.word	0x08004a4d
 8004944:	08004a0b 	.word	0x08004a0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68b9      	ldr	r1, [r7, #8]
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f9fe 	bl	8004d50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699a      	ldr	r2, [r3, #24]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0208 	orr.w	r2, r2, #8
 8004962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 0204 	bic.w	r2, r2, #4
 8004972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6999      	ldr	r1, [r3, #24]
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	691a      	ldr	r2, [r3, #16]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	619a      	str	r2, [r3, #24]
      break;
 8004986:	e064      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68b9      	ldr	r1, [r7, #8]
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fa44 	bl	8004e1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6999      	ldr	r1, [r3, #24]
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	021a      	lsls	r2, r3, #8
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	619a      	str	r2, [r3, #24]
      break;
 80049c8:	e043      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 fa8f 	bl	8004ef4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69da      	ldr	r2, [r3, #28]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f042 0208 	orr.w	r2, r2, #8
 80049e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69da      	ldr	r2, [r3, #28]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 0204 	bic.w	r2, r2, #4
 80049f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69d9      	ldr	r1, [r3, #28]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	691a      	ldr	r2, [r3, #16]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	61da      	str	r2, [r3, #28]
      break;
 8004a08:	e023      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 fad9 	bl	8004fc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	69da      	ldr	r2, [r3, #28]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	69da      	ldr	r2, [r3, #28]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	69d9      	ldr	r1, [r3, #28]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	021a      	lsls	r2, r3, #8
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	61da      	str	r2, [r3, #28]
      break;
 8004a4a:	e002      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	75fb      	strb	r3, [r7, #23]
      break;
 8004a50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d101      	bne.n	8004a80 <HAL_TIM_ConfigClockSource+0x1c>
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	e0b4      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x186>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004aa6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ab8:	d03e      	beq.n	8004b38 <HAL_TIM_ConfigClockSource+0xd4>
 8004aba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004abe:	f200 8087 	bhi.w	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac6:	f000 8086 	beq.w	8004bd6 <HAL_TIM_ConfigClockSource+0x172>
 8004aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ace:	d87f      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad0:	2b70      	cmp	r3, #112	@ 0x70
 8004ad2:	d01a      	beq.n	8004b0a <HAL_TIM_ConfigClockSource+0xa6>
 8004ad4:	2b70      	cmp	r3, #112	@ 0x70
 8004ad6:	d87b      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad8:	2b60      	cmp	r3, #96	@ 0x60
 8004ada:	d050      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x11a>
 8004adc:	2b60      	cmp	r3, #96	@ 0x60
 8004ade:	d877      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae0:	2b50      	cmp	r3, #80	@ 0x50
 8004ae2:	d03c      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0xfa>
 8004ae4:	2b50      	cmp	r3, #80	@ 0x50
 8004ae6:	d873      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae8:	2b40      	cmp	r3, #64	@ 0x40
 8004aea:	d058      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x13a>
 8004aec:	2b40      	cmp	r3, #64	@ 0x40
 8004aee:	d86f      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af0:	2b30      	cmp	r3, #48	@ 0x30
 8004af2:	d064      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004af4:	2b30      	cmp	r3, #48	@ 0x30
 8004af6:	d86b      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af8:	2b20      	cmp	r3, #32
 8004afa:	d060      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d867      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d05c      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004b04:	2b10      	cmp	r3, #16
 8004b06:	d05a      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004b08:	e062      	b.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b1a:	f000 fb1f 	bl	800515c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	609a      	str	r2, [r3, #8]
      break;
 8004b36:	e04f      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b48:	f000 fb08 	bl	800515c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b5a:	609a      	str	r2, [r3, #8]
      break;
 8004b5c:	e03c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f000 fa7c 	bl	8005068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2150      	movs	r1, #80	@ 0x50
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fad5 	bl	8005126 <TIM_ITRx_SetConfig>
      break;
 8004b7c:	e02c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f000 fa9b 	bl	80050c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2160      	movs	r1, #96	@ 0x60
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fac5 	bl	8005126 <TIM_ITRx_SetConfig>
      break;
 8004b9c:	e01c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004baa:	461a      	mov	r2, r3
 8004bac:	f000 fa5c 	bl	8005068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2140      	movs	r1, #64	@ 0x40
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fab5 	bl	8005126 <TIM_ITRx_SetConfig>
      break;
 8004bbc:	e00c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4610      	mov	r0, r2
 8004bca:	f000 faac 	bl	8005126 <TIM_ITRx_SetConfig>
      break;
 8004bce:	e003      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8004bd4:	e000      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004bd6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bfa:	bf00      	nop
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c06:	b480      	push	{r7}
 8004c08:	b083      	sub	sp, #12
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b083      	sub	sp, #12
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c36:	bf00      	nop
 8004c38:	370c      	adds	r7, #12
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
	...

08004c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a37      	ldr	r2, [pc, #220]	@ (8004d34 <TIM_Base_SetConfig+0xf0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d00f      	beq.n	8004c7c <TIM_Base_SetConfig+0x38>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c62:	d00b      	beq.n	8004c7c <TIM_Base_SetConfig+0x38>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a34      	ldr	r2, [pc, #208]	@ (8004d38 <TIM_Base_SetConfig+0xf4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d007      	beq.n	8004c7c <TIM_Base_SetConfig+0x38>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a33      	ldr	r2, [pc, #204]	@ (8004d3c <TIM_Base_SetConfig+0xf8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d003      	beq.n	8004c7c <TIM_Base_SetConfig+0x38>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a32      	ldr	r2, [pc, #200]	@ (8004d40 <TIM_Base_SetConfig+0xfc>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d108      	bne.n	8004c8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a28      	ldr	r2, [pc, #160]	@ (8004d34 <TIM_Base_SetConfig+0xf0>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d01b      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c9c:	d017      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a25      	ldr	r2, [pc, #148]	@ (8004d38 <TIM_Base_SetConfig+0xf4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d013      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a24      	ldr	r2, [pc, #144]	@ (8004d3c <TIM_Base_SetConfig+0xf8>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00f      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a23      	ldr	r2, [pc, #140]	@ (8004d40 <TIM_Base_SetConfig+0xfc>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d00b      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a22      	ldr	r2, [pc, #136]	@ (8004d44 <TIM_Base_SetConfig+0x100>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d007      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a21      	ldr	r2, [pc, #132]	@ (8004d48 <TIM_Base_SetConfig+0x104>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d003      	beq.n	8004cce <TIM_Base_SetConfig+0x8a>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a20      	ldr	r2, [pc, #128]	@ (8004d4c <TIM_Base_SetConfig+0x108>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d108      	bne.n	8004ce0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a0c      	ldr	r2, [pc, #48]	@ (8004d34 <TIM_Base_SetConfig+0xf0>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d103      	bne.n	8004d0e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f043 0204 	orr.w	r2, r3, #4
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	601a      	str	r2, [r3, #0]
}
 8004d26:	bf00      	nop
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40010000 	.word	0x40010000
 8004d38:	40000400 	.word	0x40000400
 8004d3c:	40000800 	.word	0x40000800
 8004d40:	40000c00 	.word	0x40000c00
 8004d44:	40014000 	.word	0x40014000
 8004d48:	40014400 	.word	0x40014400
 8004d4c:	40014800 	.word	0x40014800

08004d50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	f023 0201 	bic.w	r2, r3, #1
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0303 	bic.w	r3, r3, #3
 8004d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f023 0302 	bic.w	r3, r3, #2
 8004d98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e18 <TIM_OC1_SetConfig+0xc8>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d10c      	bne.n	8004dc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f023 0308 	bic.w	r3, r3, #8
 8004db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f023 0304 	bic.w	r3, r3, #4
 8004dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a13      	ldr	r2, [pc, #76]	@ (8004e18 <TIM_OC1_SetConfig+0xc8>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d111      	bne.n	8004df2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ddc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	621a      	str	r2, [r3, #32]
}
 8004e0c:	bf00      	nop
 8004e0e:	371c      	adds	r7, #28
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr
 8004e18:	40010000 	.word	0x40010000

08004e1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	f023 0210 	bic.w	r2, r3, #16
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	021b      	lsls	r3, r3, #8
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f023 0320 	bic.w	r3, r3, #32
 8004e66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a1e      	ldr	r2, [pc, #120]	@ (8004ef0 <TIM_OC2_SetConfig+0xd4>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d10d      	bne.n	8004e98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	011b      	lsls	r3, r3, #4
 8004e8a:	697a      	ldr	r2, [r7, #20]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a15      	ldr	r2, [pc, #84]	@ (8004ef0 <TIM_OC2_SetConfig+0xd4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d113      	bne.n	8004ec8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ea6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004eae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	621a      	str	r2, [r3, #32]
}
 8004ee2:	bf00      	nop
 8004ee4:	371c      	adds	r7, #28
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	40010000 	.word	0x40010000

08004ef4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b087      	sub	sp, #28
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a1b      	ldr	r3, [r3, #32]
 8004f08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	69db      	ldr	r3, [r3, #28]
 8004f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 0303 	bic.w	r3, r3, #3
 8004f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	021b      	lsls	r3, r3, #8
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc4 <TIM_OC3_SetConfig+0xd0>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d10d      	bne.n	8004f6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	021b      	lsls	r3, r3, #8
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a14      	ldr	r2, [pc, #80]	@ (8004fc4 <TIM_OC3_SetConfig+0xd0>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d113      	bne.n	8004f9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685a      	ldr	r2, [r3, #4]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	621a      	str	r2, [r3, #32]
}
 8004fb8:	bf00      	nop
 8004fba:	371c      	adds	r7, #28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	40010000 	.word	0x40010000

08004fc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b087      	sub	sp, #28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a1b      	ldr	r3, [r3, #32]
 8004fd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	69db      	ldr	r3, [r3, #28]
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	021b      	lsls	r3, r3, #8
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4313      	orrs	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005012:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	031b      	lsls	r3, r3, #12
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a10      	ldr	r2, [pc, #64]	@ (8005064 <TIM_OC4_SetConfig+0x9c>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d109      	bne.n	800503c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800502e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	019b      	lsls	r3, r3, #6
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	4313      	orrs	r3, r2
 800503a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	621a      	str	r2, [r3, #32]
}
 8005056:	bf00      	nop
 8005058:	371c      	adds	r7, #28
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	40010000 	.word	0x40010000

08005068 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005068:	b480      	push	{r7}
 800506a:	b087      	sub	sp, #28
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	f023 0201 	bic.w	r2, r3, #1
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005092:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	011b      	lsls	r3, r3, #4
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	4313      	orrs	r3, r2
 800509c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f023 030a 	bic.w	r3, r3, #10
 80050a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	621a      	str	r2, [r3, #32]
}
 80050ba:	bf00      	nop
 80050bc:	371c      	adds	r7, #28
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr

080050c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b087      	sub	sp, #28
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	60f8      	str	r0, [r7, #12]
 80050ce:	60b9      	str	r1, [r7, #8]
 80050d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	f023 0210 	bic.w	r2, r3, #16
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	031b      	lsls	r3, r3, #12
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005102:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	4313      	orrs	r3, r2
 800510c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	621a      	str	r2, [r3, #32]
}
 800511a:	bf00      	nop
 800511c:	371c      	adds	r7, #28
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005126:	b480      	push	{r7}
 8005128:	b085      	sub	sp, #20
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
 800512e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	f043 0307 	orr.w	r3, r3, #7
 8005148:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	609a      	str	r2, [r3, #8]
}
 8005150:	bf00      	nop
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
 8005168:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005176:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	021a      	lsls	r2, r3, #8
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	431a      	orrs	r2, r3
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	4313      	orrs	r3, r2
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	4313      	orrs	r3, r2
 8005188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	609a      	str	r2, [r3, #8]
}
 8005190:	bf00      	nop
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800519c:	b480      	push	{r7}
 800519e:	b087      	sub	sp, #28
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f003 031f 	and.w	r3, r3, #31
 80051ae:	2201      	movs	r2, #1
 80051b0:	fa02 f303 	lsl.w	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6a1a      	ldr	r2, [r3, #32]
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	43db      	mvns	r3, r3
 80051be:	401a      	ands	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a1a      	ldr	r2, [r3, #32]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 031f 	and.w	r3, r3, #31
 80051ce:	6879      	ldr	r1, [r7, #4]
 80051d0:	fa01 f303 	lsl.w	r3, r1, r3
 80051d4:	431a      	orrs	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
	...

080051e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e050      	b.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a1c      	ldr	r2, [pc, #112]	@ (80052b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d018      	beq.n	8005276 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524c:	d013      	beq.n	8005276 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a18      	ldr	r2, [pc, #96]	@ (80052b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d00e      	beq.n	8005276 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a16      	ldr	r2, [pc, #88]	@ (80052b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d009      	beq.n	8005276 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a15      	ldr	r2, [pc, #84]	@ (80052bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d004      	beq.n	8005276 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a13      	ldr	r2, [pc, #76]	@ (80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d10c      	bne.n	8005290 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800527c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	4313      	orrs	r3, r2
 8005286:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3714      	adds	r7, #20
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	40010000 	.word	0x40010000
 80052b4:	40000400 	.word	0x40000400
 80052b8:	40000800 	.word	0x40000800
 80052bc:	40000c00 	.word	0x40000c00
 80052c0:	40014000 	.word	0x40014000

080052c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052dc:	2302      	movs	r3, #2
 80052de:	e03d      	b.n	800535c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3714      	adds	r7, #20
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005370:	bf00      	nop
 8005372:	370c      	adds	r7, #12
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e042      	b.n	8005428 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d106      	bne.n	80053bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fd f92a 	bl	8002610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2224      	movs	r2, #36	@ 0x24
 80053c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 fdd3 	bl	8005f80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	691a      	ldr	r2, [r3, #16]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695a      	ldr	r2, [r3, #20]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68da      	ldr	r2, [r3, #12]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005408:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2220      	movs	r2, #32
 8005414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3708      	adds	r7, #8
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08a      	sub	sp, #40	@ 0x28
 8005434:	af02      	add	r7, sp, #8
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	4613      	mov	r3, r2
 800543e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005440:	2300      	movs	r3, #0
 8005442:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b20      	cmp	r3, #32
 800544e:	d175      	bne.n	800553c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d002      	beq.n	800545c <HAL_UART_Transmit+0x2c>
 8005456:	88fb      	ldrh	r3, [r7, #6]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e06e      	b.n	800553e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2221      	movs	r2, #33	@ 0x21
 800546a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800546e:	f7fd facb 	bl	8002a08 <HAL_GetTick>
 8005472:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	88fa      	ldrh	r2, [r7, #6]
 8005478:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	88fa      	ldrh	r2, [r7, #6]
 800547e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005488:	d108      	bne.n	800549c <HAL_UART_Transmit+0x6c>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d104      	bne.n	800549c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005492:	2300      	movs	r3, #0
 8005494:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	61bb      	str	r3, [r7, #24]
 800549a:	e003      	b.n	80054a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054a0:	2300      	movs	r3, #0
 80054a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054a4:	e02e      	b.n	8005504 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2200      	movs	r2, #0
 80054ae:	2180      	movs	r1, #128	@ 0x80
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 fb37 	bl	8005b24 <UART_WaitOnFlagUntilTimeout>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d005      	beq.n	80054c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2220      	movs	r2, #32
 80054c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e03a      	b.n	800553e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10b      	bne.n	80054e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	881b      	ldrh	r3, [r3, #0]
 80054d2:	461a      	mov	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	3302      	adds	r3, #2
 80054e2:	61bb      	str	r3, [r7, #24]
 80054e4:	e007      	b.n	80054f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	781a      	ldrb	r2, [r3, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	3301      	adds	r3, #1
 80054f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	3b01      	subs	r3, #1
 80054fe:	b29a      	uxth	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1cb      	bne.n	80054a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2200      	movs	r2, #0
 8005516:	2140      	movs	r1, #64	@ 0x40
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 fb03 	bl	8005b24 <UART_WaitOnFlagUntilTimeout>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2220      	movs	r2, #32
 8005528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e006      	b.n	800553e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005538:	2300      	movs	r3, #0
 800553a:	e000      	b.n	800553e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800553c:	2302      	movs	r3, #2
  }
}
 800553e:	4618      	mov	r0, r3
 8005540:	3720      	adds	r7, #32
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	4613      	mov	r3, r2
 8005552:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b20      	cmp	r3, #32
 800555e:	d112      	bne.n	8005586 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <HAL_UART_Receive_IT+0x26>
 8005566:	88fb      	ldrh	r3, [r7, #6]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e00b      	b.n	8005588 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005576:	88fb      	ldrh	r3, [r7, #6]
 8005578:	461a      	mov	r2, r3
 800557a:	68b9      	ldr	r1, [r7, #8]
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 fb2a 	bl	8005bd6 <UART_Start_Receive_IT>
 8005582:	4603      	mov	r3, r0
 8005584:	e000      	b.n	8005588 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005586:	2302      	movs	r3, #2
  }
}
 8005588:	4618      	mov	r0, r3
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b0ba      	sub	sp, #232	@ 0xe8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80055bc:	2300      	movs	r3, #0
 80055be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c6:	f003 030f 	and.w	r3, r3, #15
 80055ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80055ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10f      	bne.n	80055f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d009      	beq.n	80055f6 <HAL_UART_IRQHandler+0x66>
 80055e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055e6:	f003 0320 	and.w	r3, r3, #32
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fc07 	bl	8005e02 <UART_Receive_IT>
      return;
 80055f4:	e273      	b.n	8005ade <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 80de 	beq.w	80057bc <HAL_UART_IRQHandler+0x22c>
 8005600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	2b00      	cmp	r3, #0
 800560a:	d106      	bne.n	800561a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800560c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005610:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80d1 	beq.w	80057bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800561a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <HAL_UART_IRQHandler+0xae>
 8005626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800562a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800562e:	2b00      	cmp	r3, #0
 8005630:	d005      	beq.n	800563e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005636:	f043 0201 	orr.w	r2, r3, #1
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800563e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005642:	f003 0304 	and.w	r3, r3, #4
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00b      	beq.n	8005662 <HAL_UART_IRQHandler+0xd2>
 800564a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565a:	f043 0202 	orr.w	r2, r3, #2
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005666:	f003 0302 	and.w	r3, r3, #2
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00b      	beq.n	8005686 <HAL_UART_IRQHandler+0xf6>
 800566e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567e:	f043 0204 	orr.w	r2, r3, #4
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800568a:	f003 0308 	and.w	r3, r3, #8
 800568e:	2b00      	cmp	r3, #0
 8005690:	d011      	beq.n	80056b6 <HAL_UART_IRQHandler+0x126>
 8005692:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005696:	f003 0320 	and.w	r3, r3, #32
 800569a:	2b00      	cmp	r3, #0
 800569c:	d105      	bne.n	80056aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800569e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d005      	beq.n	80056b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ae:	f043 0208 	orr.w	r2, r3, #8
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 820a 	beq.w	8005ad4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d008      	beq.n	80056de <HAL_UART_IRQHandler+0x14e>
 80056cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d0:	f003 0320 	and.w	r3, r3, #32
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d002      	beq.n	80056de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 fb92 	bl	8005e02 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e8:	2b40      	cmp	r3, #64	@ 0x40
 80056ea:	bf0c      	ite	eq
 80056ec:	2301      	moveq	r3, #1
 80056ee:	2300      	movne	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056fa:	f003 0308 	and.w	r3, r3, #8
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d103      	bne.n	800570a <HAL_UART_IRQHandler+0x17a>
 8005702:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005706:	2b00      	cmp	r3, #0
 8005708:	d04f      	beq.n	80057aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fa9d 	bl	8005c4a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800571a:	2b40      	cmp	r3, #64	@ 0x40
 800571c:	d141      	bne.n	80057a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	3314      	adds	r3, #20
 8005724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005728:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800572c:	e853 3f00 	ldrex	r3, [r3]
 8005730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005734:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800573c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3314      	adds	r3, #20
 8005746:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800574a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800574e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005752:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005756:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800575a:	e841 2300 	strex	r3, r2, [r1]
 800575e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005762:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1d9      	bne.n	800571e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576e:	2b00      	cmp	r3, #0
 8005770:	d013      	beq.n	800579a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005776:	4a8a      	ldr	r2, [pc, #552]	@ (80059a0 <HAL_UART_IRQHandler+0x410>)
 8005778:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577e:	4618      	mov	r0, r3
 8005780:	f7fd fee5 	bl	800354e <HAL_DMA_Abort_IT>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d016      	beq.n	80057b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005794:	4610      	mov	r0, r2
 8005796:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005798:	e00e      	b.n	80057b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f9ac 	bl	8005af8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a0:	e00a      	b.n	80057b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f9a8 	bl	8005af8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a8:	e006      	b.n	80057b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f9a4 	bl	8005af8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80057b6:	e18d      	b.n	8005ad4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057b8:	bf00      	nop
    return;
 80057ba:	e18b      	b.n	8005ad4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	f040 8167 	bne.w	8005a94 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ca:	f003 0310 	and.w	r3, r3, #16
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 8160 	beq.w	8005a94 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80057d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8159 	beq.w	8005a94 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057e2:	2300      	movs	r3, #0
 80057e4:	60bb      	str	r3, [r7, #8]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	60bb      	str	r3, [r7, #8]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005802:	2b40      	cmp	r3, #64	@ 0x40
 8005804:	f040 80ce 	bne.w	80059a4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005814:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 80a9 	beq.w	8005970 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005822:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005826:	429a      	cmp	r2, r3
 8005828:	f080 80a2 	bcs.w	8005970 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005832:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800583e:	f000 8088 	beq.w	8005952 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	330c      	adds	r3, #12
 8005848:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005850:	e853 3f00 	ldrex	r3, [r3]
 8005854:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005858:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800585c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005860:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	330c      	adds	r3, #12
 800586a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800586e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005872:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005876:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800587a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005886:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1d9      	bne.n	8005842 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3314      	adds	r3, #20
 8005894:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800589e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058a0:	f023 0301 	bic.w	r3, r3, #1
 80058a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	3314      	adds	r3, #20
 80058ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80058b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80058b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80058be:	e841 2300 	strex	r3, r2, [r1]
 80058c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1e1      	bne.n	800588e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	3314      	adds	r3, #20
 80058d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058d4:	e853 3f00 	ldrex	r3, [r3]
 80058d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3314      	adds	r3, #20
 80058ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058f6:	e841 2300 	strex	r3, r2, [r1]
 80058fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80058fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1e3      	bne.n	80058ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2220      	movs	r2, #32
 8005906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	330c      	adds	r3, #12
 8005916:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005918:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800591a:	e853 3f00 	ldrex	r3, [r3]
 800591e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005922:	f023 0310 	bic.w	r3, r3, #16
 8005926:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	330c      	adds	r3, #12
 8005930:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005934:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005936:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005938:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800593a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800593c:	e841 2300 	strex	r3, r2, [r1]
 8005940:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005942:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1e3      	bne.n	8005910 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800594c:	4618      	mov	r0, r3
 800594e:	f7fd fd8e 	bl	800346e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2202      	movs	r2, #2
 8005956:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005960:	b29b      	uxth	r3, r3
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	b29b      	uxth	r3, r3
 8005966:	4619      	mov	r1, r3
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f8cf 	bl	8005b0c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800596e:	e0b3      	b.n	8005ad8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005974:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005978:	429a      	cmp	r2, r3
 800597a:	f040 80ad 	bne.w	8005ad8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005982:	69db      	ldr	r3, [r3, #28]
 8005984:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005988:	f040 80a6 	bne.w	8005ad8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005996:	4619      	mov	r1, r3
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f8b7 	bl	8005b0c <HAL_UARTEx_RxEventCallback>
      return;
 800599e:	e09b      	b.n	8005ad8 <HAL_UART_IRQHandler+0x548>
 80059a0:	08005d11 	.word	0x08005d11
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 808e 	beq.w	8005adc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80059c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 8089 	beq.w	8005adc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	330c      	adds	r3, #12
 80059d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	330c      	adds	r3, #12
 80059ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80059ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80059f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059f6:	e841 2300 	strex	r3, r2, [r1]
 80059fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1e3      	bne.n	80059ca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	3314      	adds	r3, #20
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0c:	e853 3f00 	ldrex	r3, [r3]
 8005a10:	623b      	str	r3, [r7, #32]
   return(result);
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	f023 0301 	bic.w	r3, r3, #1
 8005a18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	3314      	adds	r3, #20
 8005a22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a26:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a2e:	e841 2300 	strex	r3, r2, [r1]
 8005a32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1e3      	bne.n	8005a02 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	330c      	adds	r3, #12
 8005a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	e853 3f00 	ldrex	r3, [r3]
 8005a56:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 0310 	bic.w	r3, r3, #16
 8005a5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a6c:	61fa      	str	r2, [r7, #28]
 8005a6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a70:	69b9      	ldr	r1, [r7, #24]
 8005a72:	69fa      	ldr	r2, [r7, #28]
 8005a74:	e841 2300 	strex	r3, r2, [r1]
 8005a78:	617b      	str	r3, [r7, #20]
   return(result);
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1e3      	bne.n	8005a48 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f83d 	bl	8005b0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a92:	e023      	b.n	8005adc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d009      	beq.n	8005ab4 <HAL_UART_IRQHandler+0x524>
 8005aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f940 	bl	8005d32 <UART_Transmit_IT>
    return;
 8005ab2:	e014      	b.n	8005ade <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00e      	beq.n	8005ade <HAL_UART_IRQHandler+0x54e>
 8005ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d008      	beq.n	8005ade <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f980 	bl	8005dd2 <UART_EndTransmit_IT>
    return;
 8005ad2:	e004      	b.n	8005ade <HAL_UART_IRQHandler+0x54e>
    return;
 8005ad4:	bf00      	nop
 8005ad6:	e002      	b.n	8005ade <HAL_UART_IRQHandler+0x54e>
      return;
 8005ad8:	bf00      	nop
 8005ada:	e000      	b.n	8005ade <HAL_UART_IRQHandler+0x54e>
      return;
 8005adc:	bf00      	nop
  }
}
 8005ade:	37e8      	adds	r7, #232	@ 0xe8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	460b      	mov	r3, r1
 8005b16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	603b      	str	r3, [r7, #0]
 8005b30:	4613      	mov	r3, r2
 8005b32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b34:	e03b      	b.n	8005bae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b3c:	d037      	beq.n	8005bae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b3e:	f7fc ff63 	bl	8002a08 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	6a3a      	ldr	r2, [r7, #32]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d302      	bcc.n	8005b54 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e03a      	b.n	8005bce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	f003 0304 	and.w	r3, r3, #4
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d023      	beq.n	8005bae <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b80      	cmp	r3, #128	@ 0x80
 8005b6a:	d020      	beq.n	8005bae <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b40      	cmp	r3, #64	@ 0x40
 8005b70:	d01d      	beq.n	8005bae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0308 	and.w	r3, r3, #8
 8005b7c:	2b08      	cmp	r3, #8
 8005b7e:	d116      	bne.n	8005bae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b80:	2300      	movs	r3, #0
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	617b      	str	r3, [r7, #20]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 f857 	bl	8005c4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2208      	movs	r2, #8
 8005ba0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e00f      	b.n	8005bce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	bf0c      	ite	eq
 8005bbe:	2301      	moveq	r3, #1
 8005bc0:	2300      	movne	r3, #0
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	79fb      	ldrb	r3, [r7, #7]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d0b4      	beq.n	8005b36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3718      	adds	r7, #24
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b085      	sub	sp, #20
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	4613      	mov	r3, r2
 8005be2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	88fa      	ldrh	r2, [r7, #6]
 8005bee:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	88fa      	ldrh	r2, [r7, #6]
 8005bf4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2222      	movs	r2, #34	@ 0x22
 8005c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d007      	beq.n	8005c1c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68da      	ldr	r2, [r3, #12]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c1a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	695a      	ldr	r2, [r3, #20]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 0201 	orr.w	r2, r2, #1
 8005c2a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68da      	ldr	r2, [r3, #12]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f042 0220 	orr.w	r2, r2, #32
 8005c3a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b095      	sub	sp, #84	@ 0x54
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	330c      	adds	r3, #12
 8005c58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5c:	e853 3f00 	ldrex	r3, [r3]
 8005c60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	330c      	adds	r3, #12
 8005c70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c72:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c7a:	e841 2300 	strex	r3, r2, [r1]
 8005c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1e5      	bne.n	8005c52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	3314      	adds	r3, #20
 8005c8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	e853 3f00 	ldrex	r3, [r3]
 8005c94:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	f023 0301 	bic.w	r3, r3, #1
 8005c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	3314      	adds	r3, #20
 8005ca4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ca6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005caa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cae:	e841 2300 	strex	r3, r2, [r1]
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1e5      	bne.n	8005c86 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d119      	bne.n	8005cf6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	330c      	adds	r3, #12
 8005cc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	e853 3f00 	ldrex	r3, [r3]
 8005cd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	f023 0310 	bic.w	r3, r3, #16
 8005cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	330c      	adds	r3, #12
 8005ce0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ce2:	61ba      	str	r2, [r7, #24]
 8005ce4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce6:	6979      	ldr	r1, [r7, #20]
 8005ce8:	69ba      	ldr	r2, [r7, #24]
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	613b      	str	r3, [r7, #16]
   return(result);
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1e5      	bne.n	8005cc2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d04:	bf00      	nop
 8005d06:	3754      	adds	r7, #84	@ 0x54
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f7ff fee7 	bl	8005af8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d2a:	bf00      	nop
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b085      	sub	sp, #20
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b21      	cmp	r3, #33	@ 0x21
 8005d44:	d13e      	bne.n	8005dc4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d4e:	d114      	bne.n	8005d7a <UART_Transmit_IT+0x48>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d110      	bne.n	8005d7a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	881b      	ldrh	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d6c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	1c9a      	adds	r2, r3, #2
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	621a      	str	r2, [r3, #32]
 8005d78:	e008      	b.n	8005d8c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	1c59      	adds	r1, r3, #1
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	6211      	str	r1, [r2, #32]
 8005d84:	781a      	ldrb	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10f      	bne.n	8005dc0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005dae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68da      	ldr	r2, [r3, #12]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dbe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	e000      	b.n	8005dc6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dc4:	2302      	movs	r3, #2
  }
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3714      	adds	r7, #20
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr

08005dd2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b082      	sub	sp, #8
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68da      	ldr	r2, [r3, #12]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005de8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2220      	movs	r2, #32
 8005dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f7ff fe76 	bl	8005ae4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b08c      	sub	sp, #48	@ 0x30
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b22      	cmp	r3, #34	@ 0x22
 8005e1c:	f040 80aa 	bne.w	8005f74 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e28:	d115      	bne.n	8005e56 <UART_Receive_IT+0x54>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d111      	bne.n	8005e56 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e36:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4e:	1c9a      	adds	r2, r3, #2
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e54:	e024      	b.n	8005ea0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e64:	d007      	beq.n	8005e76 <UART_Receive_IT+0x74>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10a      	bne.n	8005e84 <UART_Receive_IT+0x82>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d106      	bne.n	8005e84 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	b2da      	uxtb	r2, r3
 8005e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e80:	701a      	strb	r2, [r3, #0]
 8005e82:	e008      	b.n	8005e96 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e94:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9a:	1c5a      	adds	r2, r3, #1
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	4619      	mov	r1, r3
 8005eae:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d15d      	bne.n	8005f70 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0220 	bic.w	r2, r2, #32
 8005ec2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68da      	ldr	r2, [r3, #12]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ed2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695a      	ldr	r2, [r3, #20]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 0201 	bic.w	r2, r2, #1
 8005ee2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2220      	movs	r2, #32
 8005ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d135      	bne.n	8005f66 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	330c      	adds	r3, #12
 8005f06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	e853 3f00 	ldrex	r3, [r3]
 8005f0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f023 0310 	bic.w	r3, r3, #16
 8005f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	330c      	adds	r3, #12
 8005f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f20:	623a      	str	r2, [r7, #32]
 8005f22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f24:	69f9      	ldr	r1, [r7, #28]
 8005f26:	6a3a      	ldr	r2, [r7, #32]
 8005f28:	e841 2300 	strex	r3, r2, [r1]
 8005f2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1e5      	bne.n	8005f00 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0310 	and.w	r3, r3, #16
 8005f3e:	2b10      	cmp	r3, #16
 8005f40:	d10a      	bne.n	8005f58 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f42:	2300      	movs	r3, #0
 8005f44:	60fb      	str	r3, [r7, #12]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60fb      	str	r3, [r7, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	60fb      	str	r3, [r7, #12]
 8005f56:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7ff fdd4 	bl	8005b0c <HAL_UARTEx_RxEventCallback>
 8005f64:	e002      	b.n	8005f6c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7fb fc62 	bl	8001830 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	e002      	b.n	8005f76 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f70:	2300      	movs	r3, #0
 8005f72:	e000      	b.n	8005f76 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f74:	2302      	movs	r3, #2
  }
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3730      	adds	r7, #48	@ 0x30
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f84:	b0c0      	sub	sp, #256	@ 0x100
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9c:	68d9      	ldr	r1, [r3, #12]
 8005f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	ea40 0301 	orr.w	r3, r0, r1
 8005fa8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fae:	689a      	ldr	r2, [r3, #8]
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fd8:	f021 010c 	bic.w	r1, r1, #12
 8005fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fe6:	430b      	orrs	r3, r1
 8005fe8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffa:	6999      	ldr	r1, [r3, #24]
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	ea40 0301 	orr.w	r3, r0, r1
 8006006:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	4b8f      	ldr	r3, [pc, #572]	@ (800624c <UART_SetConfig+0x2cc>)
 8006010:	429a      	cmp	r2, r3
 8006012:	d005      	beq.n	8006020 <UART_SetConfig+0xa0>
 8006014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	4b8d      	ldr	r3, [pc, #564]	@ (8006250 <UART_SetConfig+0x2d0>)
 800601c:	429a      	cmp	r2, r3
 800601e:	d104      	bne.n	800602a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006020:	f7fe f8f4 	bl	800420c <HAL_RCC_GetPCLK2Freq>
 8006024:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006028:	e003      	b.n	8006032 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800602a:	f7fe f8db 	bl	80041e4 <HAL_RCC_GetPCLK1Freq>
 800602e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800603c:	f040 810c 	bne.w	8006258 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006040:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006044:	2200      	movs	r2, #0
 8006046:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800604a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800604e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006052:	4622      	mov	r2, r4
 8006054:	462b      	mov	r3, r5
 8006056:	1891      	adds	r1, r2, r2
 8006058:	65b9      	str	r1, [r7, #88]	@ 0x58
 800605a:	415b      	adcs	r3, r3
 800605c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800605e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006062:	4621      	mov	r1, r4
 8006064:	eb12 0801 	adds.w	r8, r2, r1
 8006068:	4629      	mov	r1, r5
 800606a:	eb43 0901 	adc.w	r9, r3, r1
 800606e:	f04f 0200 	mov.w	r2, #0
 8006072:	f04f 0300 	mov.w	r3, #0
 8006076:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800607a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800607e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006082:	4690      	mov	r8, r2
 8006084:	4699      	mov	r9, r3
 8006086:	4623      	mov	r3, r4
 8006088:	eb18 0303 	adds.w	r3, r8, r3
 800608c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006090:	462b      	mov	r3, r5
 8006092:	eb49 0303 	adc.w	r3, r9, r3
 8006096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800609a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80060aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060ae:	460b      	mov	r3, r1
 80060b0:	18db      	adds	r3, r3, r3
 80060b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060b4:	4613      	mov	r3, r2
 80060b6:	eb42 0303 	adc.w	r3, r2, r3
 80060ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80060bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060c4:	f7fa fde8 	bl	8000c98 <__aeabi_uldivmod>
 80060c8:	4602      	mov	r2, r0
 80060ca:	460b      	mov	r3, r1
 80060cc:	4b61      	ldr	r3, [pc, #388]	@ (8006254 <UART_SetConfig+0x2d4>)
 80060ce:	fba3 2302 	umull	r2, r3, r3, r2
 80060d2:	095b      	lsrs	r3, r3, #5
 80060d4:	011c      	lsls	r4, r3, #4
 80060d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060da:	2200      	movs	r2, #0
 80060dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060e8:	4642      	mov	r2, r8
 80060ea:	464b      	mov	r3, r9
 80060ec:	1891      	adds	r1, r2, r2
 80060ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060f0:	415b      	adcs	r3, r3
 80060f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060f8:	4641      	mov	r1, r8
 80060fa:	eb12 0a01 	adds.w	sl, r2, r1
 80060fe:	4649      	mov	r1, r9
 8006100:	eb43 0b01 	adc.w	fp, r3, r1
 8006104:	f04f 0200 	mov.w	r2, #0
 8006108:	f04f 0300 	mov.w	r3, #0
 800610c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006110:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006114:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006118:	4692      	mov	sl, r2
 800611a:	469b      	mov	fp, r3
 800611c:	4643      	mov	r3, r8
 800611e:	eb1a 0303 	adds.w	r3, sl, r3
 8006122:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006126:	464b      	mov	r3, r9
 8006128:	eb4b 0303 	adc.w	r3, fp, r3
 800612c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800613c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006140:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006144:	460b      	mov	r3, r1
 8006146:	18db      	adds	r3, r3, r3
 8006148:	643b      	str	r3, [r7, #64]	@ 0x40
 800614a:	4613      	mov	r3, r2
 800614c:	eb42 0303 	adc.w	r3, r2, r3
 8006150:	647b      	str	r3, [r7, #68]	@ 0x44
 8006152:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006156:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800615a:	f7fa fd9d 	bl	8000c98 <__aeabi_uldivmod>
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	4611      	mov	r1, r2
 8006164:	4b3b      	ldr	r3, [pc, #236]	@ (8006254 <UART_SetConfig+0x2d4>)
 8006166:	fba3 2301 	umull	r2, r3, r3, r1
 800616a:	095b      	lsrs	r3, r3, #5
 800616c:	2264      	movs	r2, #100	@ 0x64
 800616e:	fb02 f303 	mul.w	r3, r2, r3
 8006172:	1acb      	subs	r3, r1, r3
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800617a:	4b36      	ldr	r3, [pc, #216]	@ (8006254 <UART_SetConfig+0x2d4>)
 800617c:	fba3 2302 	umull	r2, r3, r3, r2
 8006180:	095b      	lsrs	r3, r3, #5
 8006182:	005b      	lsls	r3, r3, #1
 8006184:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006188:	441c      	add	r4, r3
 800618a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800618e:	2200      	movs	r2, #0
 8006190:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006194:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006198:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800619c:	4642      	mov	r2, r8
 800619e:	464b      	mov	r3, r9
 80061a0:	1891      	adds	r1, r2, r2
 80061a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80061a4:	415b      	adcs	r3, r3
 80061a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80061ac:	4641      	mov	r1, r8
 80061ae:	1851      	adds	r1, r2, r1
 80061b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80061b2:	4649      	mov	r1, r9
 80061b4:	414b      	adcs	r3, r1
 80061b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80061b8:	f04f 0200 	mov.w	r2, #0
 80061bc:	f04f 0300 	mov.w	r3, #0
 80061c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061c4:	4659      	mov	r1, fp
 80061c6:	00cb      	lsls	r3, r1, #3
 80061c8:	4651      	mov	r1, sl
 80061ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061ce:	4651      	mov	r1, sl
 80061d0:	00ca      	lsls	r2, r1, #3
 80061d2:	4610      	mov	r0, r2
 80061d4:	4619      	mov	r1, r3
 80061d6:	4603      	mov	r3, r0
 80061d8:	4642      	mov	r2, r8
 80061da:	189b      	adds	r3, r3, r2
 80061dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061e0:	464b      	mov	r3, r9
 80061e2:	460a      	mov	r2, r1
 80061e4:	eb42 0303 	adc.w	r3, r2, r3
 80061e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006200:	460b      	mov	r3, r1
 8006202:	18db      	adds	r3, r3, r3
 8006204:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006206:	4613      	mov	r3, r2
 8006208:	eb42 0303 	adc.w	r3, r2, r3
 800620c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800620e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006212:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006216:	f7fa fd3f 	bl	8000c98 <__aeabi_uldivmod>
 800621a:	4602      	mov	r2, r0
 800621c:	460b      	mov	r3, r1
 800621e:	4b0d      	ldr	r3, [pc, #52]	@ (8006254 <UART_SetConfig+0x2d4>)
 8006220:	fba3 1302 	umull	r1, r3, r3, r2
 8006224:	095b      	lsrs	r3, r3, #5
 8006226:	2164      	movs	r1, #100	@ 0x64
 8006228:	fb01 f303 	mul.w	r3, r1, r3
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	3332      	adds	r3, #50	@ 0x32
 8006232:	4a08      	ldr	r2, [pc, #32]	@ (8006254 <UART_SetConfig+0x2d4>)
 8006234:	fba2 2303 	umull	r2, r3, r2, r3
 8006238:	095b      	lsrs	r3, r3, #5
 800623a:	f003 0207 	and.w	r2, r3, #7
 800623e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4422      	add	r2, r4
 8006246:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006248:	e106      	b.n	8006458 <UART_SetConfig+0x4d8>
 800624a:	bf00      	nop
 800624c:	40011000 	.word	0x40011000
 8006250:	40011400 	.word	0x40011400
 8006254:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006258:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800625c:	2200      	movs	r2, #0
 800625e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006262:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006266:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800626a:	4642      	mov	r2, r8
 800626c:	464b      	mov	r3, r9
 800626e:	1891      	adds	r1, r2, r2
 8006270:	6239      	str	r1, [r7, #32]
 8006272:	415b      	adcs	r3, r3
 8006274:	627b      	str	r3, [r7, #36]	@ 0x24
 8006276:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800627a:	4641      	mov	r1, r8
 800627c:	1854      	adds	r4, r2, r1
 800627e:	4649      	mov	r1, r9
 8006280:	eb43 0501 	adc.w	r5, r3, r1
 8006284:	f04f 0200 	mov.w	r2, #0
 8006288:	f04f 0300 	mov.w	r3, #0
 800628c:	00eb      	lsls	r3, r5, #3
 800628e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006292:	00e2      	lsls	r2, r4, #3
 8006294:	4614      	mov	r4, r2
 8006296:	461d      	mov	r5, r3
 8006298:	4643      	mov	r3, r8
 800629a:	18e3      	adds	r3, r4, r3
 800629c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062a0:	464b      	mov	r3, r9
 80062a2:	eb45 0303 	adc.w	r3, r5, r3
 80062a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062ba:	f04f 0200 	mov.w	r2, #0
 80062be:	f04f 0300 	mov.w	r3, #0
 80062c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062c6:	4629      	mov	r1, r5
 80062c8:	008b      	lsls	r3, r1, #2
 80062ca:	4621      	mov	r1, r4
 80062cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062d0:	4621      	mov	r1, r4
 80062d2:	008a      	lsls	r2, r1, #2
 80062d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062d8:	f7fa fcde 	bl	8000c98 <__aeabi_uldivmod>
 80062dc:	4602      	mov	r2, r0
 80062de:	460b      	mov	r3, r1
 80062e0:	4b60      	ldr	r3, [pc, #384]	@ (8006464 <UART_SetConfig+0x4e4>)
 80062e2:	fba3 2302 	umull	r2, r3, r3, r2
 80062e6:	095b      	lsrs	r3, r3, #5
 80062e8:	011c      	lsls	r4, r3, #4
 80062ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ee:	2200      	movs	r2, #0
 80062f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062fc:	4642      	mov	r2, r8
 80062fe:	464b      	mov	r3, r9
 8006300:	1891      	adds	r1, r2, r2
 8006302:	61b9      	str	r1, [r7, #24]
 8006304:	415b      	adcs	r3, r3
 8006306:	61fb      	str	r3, [r7, #28]
 8006308:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800630c:	4641      	mov	r1, r8
 800630e:	1851      	adds	r1, r2, r1
 8006310:	6139      	str	r1, [r7, #16]
 8006312:	4649      	mov	r1, r9
 8006314:	414b      	adcs	r3, r1
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	f04f 0200 	mov.w	r2, #0
 800631c:	f04f 0300 	mov.w	r3, #0
 8006320:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006324:	4659      	mov	r1, fp
 8006326:	00cb      	lsls	r3, r1, #3
 8006328:	4651      	mov	r1, sl
 800632a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800632e:	4651      	mov	r1, sl
 8006330:	00ca      	lsls	r2, r1, #3
 8006332:	4610      	mov	r0, r2
 8006334:	4619      	mov	r1, r3
 8006336:	4603      	mov	r3, r0
 8006338:	4642      	mov	r2, r8
 800633a:	189b      	adds	r3, r3, r2
 800633c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006340:	464b      	mov	r3, r9
 8006342:	460a      	mov	r2, r1
 8006344:	eb42 0303 	adc.w	r3, r2, r3
 8006348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800634c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006356:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	f04f 0300 	mov.w	r3, #0
 8006360:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006364:	4649      	mov	r1, r9
 8006366:	008b      	lsls	r3, r1, #2
 8006368:	4641      	mov	r1, r8
 800636a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800636e:	4641      	mov	r1, r8
 8006370:	008a      	lsls	r2, r1, #2
 8006372:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006376:	f7fa fc8f 	bl	8000c98 <__aeabi_uldivmod>
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	4611      	mov	r1, r2
 8006380:	4b38      	ldr	r3, [pc, #224]	@ (8006464 <UART_SetConfig+0x4e4>)
 8006382:	fba3 2301 	umull	r2, r3, r3, r1
 8006386:	095b      	lsrs	r3, r3, #5
 8006388:	2264      	movs	r2, #100	@ 0x64
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	1acb      	subs	r3, r1, r3
 8006390:	011b      	lsls	r3, r3, #4
 8006392:	3332      	adds	r3, #50	@ 0x32
 8006394:	4a33      	ldr	r2, [pc, #204]	@ (8006464 <UART_SetConfig+0x4e4>)
 8006396:	fba2 2303 	umull	r2, r3, r2, r3
 800639a:	095b      	lsrs	r3, r3, #5
 800639c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063a0:	441c      	add	r4, r3
 80063a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063a6:	2200      	movs	r2, #0
 80063a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80063aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80063ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063b0:	4642      	mov	r2, r8
 80063b2:	464b      	mov	r3, r9
 80063b4:	1891      	adds	r1, r2, r2
 80063b6:	60b9      	str	r1, [r7, #8]
 80063b8:	415b      	adcs	r3, r3
 80063ba:	60fb      	str	r3, [r7, #12]
 80063bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063c0:	4641      	mov	r1, r8
 80063c2:	1851      	adds	r1, r2, r1
 80063c4:	6039      	str	r1, [r7, #0]
 80063c6:	4649      	mov	r1, r9
 80063c8:	414b      	adcs	r3, r1
 80063ca:	607b      	str	r3, [r7, #4]
 80063cc:	f04f 0200 	mov.w	r2, #0
 80063d0:	f04f 0300 	mov.w	r3, #0
 80063d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063d8:	4659      	mov	r1, fp
 80063da:	00cb      	lsls	r3, r1, #3
 80063dc:	4651      	mov	r1, sl
 80063de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063e2:	4651      	mov	r1, sl
 80063e4:	00ca      	lsls	r2, r1, #3
 80063e6:	4610      	mov	r0, r2
 80063e8:	4619      	mov	r1, r3
 80063ea:	4603      	mov	r3, r0
 80063ec:	4642      	mov	r2, r8
 80063ee:	189b      	adds	r3, r3, r2
 80063f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063f2:	464b      	mov	r3, r9
 80063f4:	460a      	mov	r2, r1
 80063f6:	eb42 0303 	adc.w	r3, r2, r3
 80063fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	663b      	str	r3, [r7, #96]	@ 0x60
 8006406:	667a      	str	r2, [r7, #100]	@ 0x64
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	f04f 0300 	mov.w	r3, #0
 8006410:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006414:	4649      	mov	r1, r9
 8006416:	008b      	lsls	r3, r1, #2
 8006418:	4641      	mov	r1, r8
 800641a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800641e:	4641      	mov	r1, r8
 8006420:	008a      	lsls	r2, r1, #2
 8006422:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006426:	f7fa fc37 	bl	8000c98 <__aeabi_uldivmod>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	4b0d      	ldr	r3, [pc, #52]	@ (8006464 <UART_SetConfig+0x4e4>)
 8006430:	fba3 1302 	umull	r1, r3, r3, r2
 8006434:	095b      	lsrs	r3, r3, #5
 8006436:	2164      	movs	r1, #100	@ 0x64
 8006438:	fb01 f303 	mul.w	r3, r1, r3
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	011b      	lsls	r3, r3, #4
 8006440:	3332      	adds	r3, #50	@ 0x32
 8006442:	4a08      	ldr	r2, [pc, #32]	@ (8006464 <UART_SetConfig+0x4e4>)
 8006444:	fba2 2303 	umull	r2, r3, r2, r3
 8006448:	095b      	lsrs	r3, r3, #5
 800644a:	f003 020f 	and.w	r2, r3, #15
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4422      	add	r2, r4
 8006456:	609a      	str	r2, [r3, #8]
}
 8006458:	bf00      	nop
 800645a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800645e:	46bd      	mov	sp, r7
 8006460:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006464:	51eb851f 	.word	0x51eb851f

08006468 <sulp>:
 8006468:	b570      	push	{r4, r5, r6, lr}
 800646a:	4604      	mov	r4, r0
 800646c:	460d      	mov	r5, r1
 800646e:	ec45 4b10 	vmov	d0, r4, r5
 8006472:	4616      	mov	r6, r2
 8006474:	f003 fad8 	bl	8009a28 <__ulp>
 8006478:	ec51 0b10 	vmov	r0, r1, d0
 800647c:	b17e      	cbz	r6, 800649e <sulp+0x36>
 800647e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006482:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006486:	2b00      	cmp	r3, #0
 8006488:	dd09      	ble.n	800649e <sulp+0x36>
 800648a:	051b      	lsls	r3, r3, #20
 800648c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006490:	2400      	movs	r4, #0
 8006492:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006496:	4622      	mov	r2, r4
 8006498:	462b      	mov	r3, r5
 800649a:	f7fa f8b5 	bl	8000608 <__aeabi_dmul>
 800649e:	ec41 0b10 	vmov	d0, r0, r1
 80064a2:	bd70      	pop	{r4, r5, r6, pc}
 80064a4:	0000      	movs	r0, r0
	...

080064a8 <_strtod_l>:
 80064a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ac:	b09f      	sub	sp, #124	@ 0x7c
 80064ae:	460c      	mov	r4, r1
 80064b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80064b2:	2200      	movs	r2, #0
 80064b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80064b6:	9005      	str	r0, [sp, #20]
 80064b8:	f04f 0a00 	mov.w	sl, #0
 80064bc:	f04f 0b00 	mov.w	fp, #0
 80064c0:	460a      	mov	r2, r1
 80064c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80064c4:	7811      	ldrb	r1, [r2, #0]
 80064c6:	292b      	cmp	r1, #43	@ 0x2b
 80064c8:	d04a      	beq.n	8006560 <_strtod_l+0xb8>
 80064ca:	d838      	bhi.n	800653e <_strtod_l+0x96>
 80064cc:	290d      	cmp	r1, #13
 80064ce:	d832      	bhi.n	8006536 <_strtod_l+0x8e>
 80064d0:	2908      	cmp	r1, #8
 80064d2:	d832      	bhi.n	800653a <_strtod_l+0x92>
 80064d4:	2900      	cmp	r1, #0
 80064d6:	d03b      	beq.n	8006550 <_strtod_l+0xa8>
 80064d8:	2200      	movs	r2, #0
 80064da:	920e      	str	r2, [sp, #56]	@ 0x38
 80064dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80064de:	782a      	ldrb	r2, [r5, #0]
 80064e0:	2a30      	cmp	r2, #48	@ 0x30
 80064e2:	f040 80b2 	bne.w	800664a <_strtod_l+0x1a2>
 80064e6:	786a      	ldrb	r2, [r5, #1]
 80064e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80064ec:	2a58      	cmp	r2, #88	@ 0x58
 80064ee:	d16e      	bne.n	80065ce <_strtod_l+0x126>
 80064f0:	9302      	str	r3, [sp, #8]
 80064f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	4a8f      	ldr	r2, [pc, #572]	@ (8006738 <_strtod_l+0x290>)
 80064fc:	9805      	ldr	r0, [sp, #20]
 80064fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006500:	a919      	add	r1, sp, #100	@ 0x64
 8006502:	f002 fb8b 	bl	8008c1c <__gethex>
 8006506:	f010 060f 	ands.w	r6, r0, #15
 800650a:	4604      	mov	r4, r0
 800650c:	d005      	beq.n	800651a <_strtod_l+0x72>
 800650e:	2e06      	cmp	r6, #6
 8006510:	d128      	bne.n	8006564 <_strtod_l+0xbc>
 8006512:	3501      	adds	r5, #1
 8006514:	2300      	movs	r3, #0
 8006516:	9519      	str	r5, [sp, #100]	@ 0x64
 8006518:	930e      	str	r3, [sp, #56]	@ 0x38
 800651a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800651c:	2b00      	cmp	r3, #0
 800651e:	f040 858e 	bne.w	800703e <_strtod_l+0xb96>
 8006522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006524:	b1cb      	cbz	r3, 800655a <_strtod_l+0xb2>
 8006526:	4652      	mov	r2, sl
 8006528:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800652c:	ec43 2b10 	vmov	d0, r2, r3
 8006530:	b01f      	add	sp, #124	@ 0x7c
 8006532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006536:	2920      	cmp	r1, #32
 8006538:	d1ce      	bne.n	80064d8 <_strtod_l+0x30>
 800653a:	3201      	adds	r2, #1
 800653c:	e7c1      	b.n	80064c2 <_strtod_l+0x1a>
 800653e:	292d      	cmp	r1, #45	@ 0x2d
 8006540:	d1ca      	bne.n	80064d8 <_strtod_l+0x30>
 8006542:	2101      	movs	r1, #1
 8006544:	910e      	str	r1, [sp, #56]	@ 0x38
 8006546:	1c51      	adds	r1, r2, #1
 8006548:	9119      	str	r1, [sp, #100]	@ 0x64
 800654a:	7852      	ldrb	r2, [r2, #1]
 800654c:	2a00      	cmp	r2, #0
 800654e:	d1c5      	bne.n	80064dc <_strtod_l+0x34>
 8006550:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006552:	9419      	str	r4, [sp, #100]	@ 0x64
 8006554:	2b00      	cmp	r3, #0
 8006556:	f040 8570 	bne.w	800703a <_strtod_l+0xb92>
 800655a:	4652      	mov	r2, sl
 800655c:	465b      	mov	r3, fp
 800655e:	e7e5      	b.n	800652c <_strtod_l+0x84>
 8006560:	2100      	movs	r1, #0
 8006562:	e7ef      	b.n	8006544 <_strtod_l+0x9c>
 8006564:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006566:	b13a      	cbz	r2, 8006578 <_strtod_l+0xd0>
 8006568:	2135      	movs	r1, #53	@ 0x35
 800656a:	a81c      	add	r0, sp, #112	@ 0x70
 800656c:	f003 fb56 	bl	8009c1c <__copybits>
 8006570:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006572:	9805      	ldr	r0, [sp, #20]
 8006574:	f002 ff2c 	bl	80093d0 <_Bfree>
 8006578:	3e01      	subs	r6, #1
 800657a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800657c:	2e04      	cmp	r6, #4
 800657e:	d806      	bhi.n	800658e <_strtod_l+0xe6>
 8006580:	e8df f006 	tbb	[pc, r6]
 8006584:	201d0314 	.word	0x201d0314
 8006588:	14          	.byte	0x14
 8006589:	00          	.byte	0x00
 800658a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800658e:	05e1      	lsls	r1, r4, #23
 8006590:	bf48      	it	mi
 8006592:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006596:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800659a:	0d1b      	lsrs	r3, r3, #20
 800659c:	051b      	lsls	r3, r3, #20
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1bb      	bne.n	800651a <_strtod_l+0x72>
 80065a2:	f001 fbe5 	bl	8007d70 <__errno>
 80065a6:	2322      	movs	r3, #34	@ 0x22
 80065a8:	6003      	str	r3, [r0, #0]
 80065aa:	e7b6      	b.n	800651a <_strtod_l+0x72>
 80065ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80065b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80065b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80065b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80065bc:	e7e7      	b.n	800658e <_strtod_l+0xe6>
 80065be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006740 <_strtod_l+0x298>
 80065c2:	e7e4      	b.n	800658e <_strtod_l+0xe6>
 80065c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80065c8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80065cc:	e7df      	b.n	800658e <_strtod_l+0xe6>
 80065ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80065d4:	785b      	ldrb	r3, [r3, #1]
 80065d6:	2b30      	cmp	r3, #48	@ 0x30
 80065d8:	d0f9      	beq.n	80065ce <_strtod_l+0x126>
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d09d      	beq.n	800651a <_strtod_l+0x72>
 80065de:	2301      	movs	r3, #1
 80065e0:	2700      	movs	r7, #0
 80065e2:	9308      	str	r3, [sp, #32]
 80065e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80065e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80065ea:	46b9      	mov	r9, r7
 80065ec:	220a      	movs	r2, #10
 80065ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80065f0:	7805      	ldrb	r5, [r0, #0]
 80065f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80065f6:	b2d9      	uxtb	r1, r3
 80065f8:	2909      	cmp	r1, #9
 80065fa:	d928      	bls.n	800664e <_strtod_l+0x1a6>
 80065fc:	494f      	ldr	r1, [pc, #316]	@ (800673c <_strtod_l+0x294>)
 80065fe:	2201      	movs	r2, #1
 8006600:	f001 fb5a 	bl	8007cb8 <strncmp>
 8006604:	2800      	cmp	r0, #0
 8006606:	d032      	beq.n	800666e <_strtod_l+0x1c6>
 8006608:	2000      	movs	r0, #0
 800660a:	462a      	mov	r2, r5
 800660c:	900a      	str	r0, [sp, #40]	@ 0x28
 800660e:	464d      	mov	r5, r9
 8006610:	4603      	mov	r3, r0
 8006612:	2a65      	cmp	r2, #101	@ 0x65
 8006614:	d001      	beq.n	800661a <_strtod_l+0x172>
 8006616:	2a45      	cmp	r2, #69	@ 0x45
 8006618:	d114      	bne.n	8006644 <_strtod_l+0x19c>
 800661a:	b91d      	cbnz	r5, 8006624 <_strtod_l+0x17c>
 800661c:	9a08      	ldr	r2, [sp, #32]
 800661e:	4302      	orrs	r2, r0
 8006620:	d096      	beq.n	8006550 <_strtod_l+0xa8>
 8006622:	2500      	movs	r5, #0
 8006624:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006626:	1c62      	adds	r2, r4, #1
 8006628:	9219      	str	r2, [sp, #100]	@ 0x64
 800662a:	7862      	ldrb	r2, [r4, #1]
 800662c:	2a2b      	cmp	r2, #43	@ 0x2b
 800662e:	d07a      	beq.n	8006726 <_strtod_l+0x27e>
 8006630:	2a2d      	cmp	r2, #45	@ 0x2d
 8006632:	d07e      	beq.n	8006732 <_strtod_l+0x28a>
 8006634:	f04f 0c00 	mov.w	ip, #0
 8006638:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800663c:	2909      	cmp	r1, #9
 800663e:	f240 8085 	bls.w	800674c <_strtod_l+0x2a4>
 8006642:	9419      	str	r4, [sp, #100]	@ 0x64
 8006644:	f04f 0800 	mov.w	r8, #0
 8006648:	e0a5      	b.n	8006796 <_strtod_l+0x2ee>
 800664a:	2300      	movs	r3, #0
 800664c:	e7c8      	b.n	80065e0 <_strtod_l+0x138>
 800664e:	f1b9 0f08 	cmp.w	r9, #8
 8006652:	bfd8      	it	le
 8006654:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006656:	f100 0001 	add.w	r0, r0, #1
 800665a:	bfda      	itte	le
 800665c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006660:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006662:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006666:	f109 0901 	add.w	r9, r9, #1
 800666a:	9019      	str	r0, [sp, #100]	@ 0x64
 800666c:	e7bf      	b.n	80065ee <_strtod_l+0x146>
 800666e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	9219      	str	r2, [sp, #100]	@ 0x64
 8006674:	785a      	ldrb	r2, [r3, #1]
 8006676:	f1b9 0f00 	cmp.w	r9, #0
 800667a:	d03b      	beq.n	80066f4 <_strtod_l+0x24c>
 800667c:	900a      	str	r0, [sp, #40]	@ 0x28
 800667e:	464d      	mov	r5, r9
 8006680:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006684:	2b09      	cmp	r3, #9
 8006686:	d912      	bls.n	80066ae <_strtod_l+0x206>
 8006688:	2301      	movs	r3, #1
 800668a:	e7c2      	b.n	8006612 <_strtod_l+0x16a>
 800668c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	9219      	str	r2, [sp, #100]	@ 0x64
 8006692:	785a      	ldrb	r2, [r3, #1]
 8006694:	3001      	adds	r0, #1
 8006696:	2a30      	cmp	r2, #48	@ 0x30
 8006698:	d0f8      	beq.n	800668c <_strtod_l+0x1e4>
 800669a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800669e:	2b08      	cmp	r3, #8
 80066a0:	f200 84d2 	bhi.w	8007048 <_strtod_l+0xba0>
 80066a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80066a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80066a8:	2000      	movs	r0, #0
 80066aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80066ac:	4605      	mov	r5, r0
 80066ae:	3a30      	subs	r2, #48	@ 0x30
 80066b0:	f100 0301 	add.w	r3, r0, #1
 80066b4:	d018      	beq.n	80066e8 <_strtod_l+0x240>
 80066b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066b8:	4419      	add	r1, r3
 80066ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80066bc:	462e      	mov	r6, r5
 80066be:	f04f 0e0a 	mov.w	lr, #10
 80066c2:	1c71      	adds	r1, r6, #1
 80066c4:	eba1 0c05 	sub.w	ip, r1, r5
 80066c8:	4563      	cmp	r3, ip
 80066ca:	dc15      	bgt.n	80066f8 <_strtod_l+0x250>
 80066cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80066d0:	182b      	adds	r3, r5, r0
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	f105 0501 	add.w	r5, r5, #1
 80066d8:	4405      	add	r5, r0
 80066da:	dc1a      	bgt.n	8006712 <_strtod_l+0x26a>
 80066dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80066de:	230a      	movs	r3, #10
 80066e0:	fb03 2301 	mla	r3, r3, r1, r2
 80066e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066e6:	2300      	movs	r3, #0
 80066e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80066ea:	1c51      	adds	r1, r2, #1
 80066ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80066ee:	7852      	ldrb	r2, [r2, #1]
 80066f0:	4618      	mov	r0, r3
 80066f2:	e7c5      	b.n	8006680 <_strtod_l+0x1d8>
 80066f4:	4648      	mov	r0, r9
 80066f6:	e7ce      	b.n	8006696 <_strtod_l+0x1ee>
 80066f8:	2e08      	cmp	r6, #8
 80066fa:	dc05      	bgt.n	8006708 <_strtod_l+0x260>
 80066fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80066fe:	fb0e f606 	mul.w	r6, lr, r6
 8006702:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006704:	460e      	mov	r6, r1
 8006706:	e7dc      	b.n	80066c2 <_strtod_l+0x21a>
 8006708:	2910      	cmp	r1, #16
 800670a:	bfd8      	it	le
 800670c:	fb0e f707 	mulle.w	r7, lr, r7
 8006710:	e7f8      	b.n	8006704 <_strtod_l+0x25c>
 8006712:	2b0f      	cmp	r3, #15
 8006714:	bfdc      	itt	le
 8006716:	230a      	movle	r3, #10
 8006718:	fb03 2707 	mlale	r7, r3, r7, r2
 800671c:	e7e3      	b.n	80066e6 <_strtod_l+0x23e>
 800671e:	2300      	movs	r3, #0
 8006720:	930a      	str	r3, [sp, #40]	@ 0x28
 8006722:	2301      	movs	r3, #1
 8006724:	e77a      	b.n	800661c <_strtod_l+0x174>
 8006726:	f04f 0c00 	mov.w	ip, #0
 800672a:	1ca2      	adds	r2, r4, #2
 800672c:	9219      	str	r2, [sp, #100]	@ 0x64
 800672e:	78a2      	ldrb	r2, [r4, #2]
 8006730:	e782      	b.n	8006638 <_strtod_l+0x190>
 8006732:	f04f 0c01 	mov.w	ip, #1
 8006736:	e7f8      	b.n	800672a <_strtod_l+0x282>
 8006738:	0800ad78 	.word	0x0800ad78
 800673c:	0800ab90 	.word	0x0800ab90
 8006740:	7ff00000 	.word	0x7ff00000
 8006744:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006746:	1c51      	adds	r1, r2, #1
 8006748:	9119      	str	r1, [sp, #100]	@ 0x64
 800674a:	7852      	ldrb	r2, [r2, #1]
 800674c:	2a30      	cmp	r2, #48	@ 0x30
 800674e:	d0f9      	beq.n	8006744 <_strtod_l+0x29c>
 8006750:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006754:	2908      	cmp	r1, #8
 8006756:	f63f af75 	bhi.w	8006644 <_strtod_l+0x19c>
 800675a:	3a30      	subs	r2, #48	@ 0x30
 800675c:	9209      	str	r2, [sp, #36]	@ 0x24
 800675e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006760:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006762:	f04f 080a 	mov.w	r8, #10
 8006766:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006768:	1c56      	adds	r6, r2, #1
 800676a:	9619      	str	r6, [sp, #100]	@ 0x64
 800676c:	7852      	ldrb	r2, [r2, #1]
 800676e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006772:	f1be 0f09 	cmp.w	lr, #9
 8006776:	d939      	bls.n	80067ec <_strtod_l+0x344>
 8006778:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800677a:	1a76      	subs	r6, r6, r1
 800677c:	2e08      	cmp	r6, #8
 800677e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006782:	dc03      	bgt.n	800678c <_strtod_l+0x2e4>
 8006784:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006786:	4588      	cmp	r8, r1
 8006788:	bfa8      	it	ge
 800678a:	4688      	movge	r8, r1
 800678c:	f1bc 0f00 	cmp.w	ip, #0
 8006790:	d001      	beq.n	8006796 <_strtod_l+0x2ee>
 8006792:	f1c8 0800 	rsb	r8, r8, #0
 8006796:	2d00      	cmp	r5, #0
 8006798:	d14e      	bne.n	8006838 <_strtod_l+0x390>
 800679a:	9908      	ldr	r1, [sp, #32]
 800679c:	4308      	orrs	r0, r1
 800679e:	f47f aebc 	bne.w	800651a <_strtod_l+0x72>
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f47f aed4 	bne.w	8006550 <_strtod_l+0xa8>
 80067a8:	2a69      	cmp	r2, #105	@ 0x69
 80067aa:	d028      	beq.n	80067fe <_strtod_l+0x356>
 80067ac:	dc25      	bgt.n	80067fa <_strtod_l+0x352>
 80067ae:	2a49      	cmp	r2, #73	@ 0x49
 80067b0:	d025      	beq.n	80067fe <_strtod_l+0x356>
 80067b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80067b4:	f47f aecc 	bne.w	8006550 <_strtod_l+0xa8>
 80067b8:	499a      	ldr	r1, [pc, #616]	@ (8006a24 <_strtod_l+0x57c>)
 80067ba:	a819      	add	r0, sp, #100	@ 0x64
 80067bc:	f002 fc50 	bl	8009060 <__match>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	f43f aec5 	beq.w	8006550 <_strtod_l+0xa8>
 80067c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	2b28      	cmp	r3, #40	@ 0x28
 80067cc:	d12e      	bne.n	800682c <_strtod_l+0x384>
 80067ce:	4996      	ldr	r1, [pc, #600]	@ (8006a28 <_strtod_l+0x580>)
 80067d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80067d2:	a819      	add	r0, sp, #100	@ 0x64
 80067d4:	f002 fc58 	bl	8009088 <__hexnan>
 80067d8:	2805      	cmp	r0, #5
 80067da:	d127      	bne.n	800682c <_strtod_l+0x384>
 80067dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80067de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80067e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80067e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80067ea:	e696      	b.n	800651a <_strtod_l+0x72>
 80067ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80067ee:	fb08 2101 	mla	r1, r8, r1, r2
 80067f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80067f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80067f8:	e7b5      	b.n	8006766 <_strtod_l+0x2be>
 80067fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80067fc:	e7da      	b.n	80067b4 <_strtod_l+0x30c>
 80067fe:	498b      	ldr	r1, [pc, #556]	@ (8006a2c <_strtod_l+0x584>)
 8006800:	a819      	add	r0, sp, #100	@ 0x64
 8006802:	f002 fc2d 	bl	8009060 <__match>
 8006806:	2800      	cmp	r0, #0
 8006808:	f43f aea2 	beq.w	8006550 <_strtod_l+0xa8>
 800680c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800680e:	4988      	ldr	r1, [pc, #544]	@ (8006a30 <_strtod_l+0x588>)
 8006810:	3b01      	subs	r3, #1
 8006812:	a819      	add	r0, sp, #100	@ 0x64
 8006814:	9319      	str	r3, [sp, #100]	@ 0x64
 8006816:	f002 fc23 	bl	8009060 <__match>
 800681a:	b910      	cbnz	r0, 8006822 <_strtod_l+0x37a>
 800681c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800681e:	3301      	adds	r3, #1
 8006820:	9319      	str	r3, [sp, #100]	@ 0x64
 8006822:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006a40 <_strtod_l+0x598>
 8006826:	f04f 0a00 	mov.w	sl, #0
 800682a:	e676      	b.n	800651a <_strtod_l+0x72>
 800682c:	4881      	ldr	r0, [pc, #516]	@ (8006a34 <_strtod_l+0x58c>)
 800682e:	f001 fadb 	bl	8007de8 <nan>
 8006832:	ec5b ab10 	vmov	sl, fp, d0
 8006836:	e670      	b.n	800651a <_strtod_l+0x72>
 8006838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800683a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800683c:	eba8 0303 	sub.w	r3, r8, r3
 8006840:	f1b9 0f00 	cmp.w	r9, #0
 8006844:	bf08      	it	eq
 8006846:	46a9      	moveq	r9, r5
 8006848:	2d10      	cmp	r5, #16
 800684a:	9309      	str	r3, [sp, #36]	@ 0x24
 800684c:	462c      	mov	r4, r5
 800684e:	bfa8      	it	ge
 8006850:	2410      	movge	r4, #16
 8006852:	f7f9 fe5f 	bl	8000514 <__aeabi_ui2d>
 8006856:	2d09      	cmp	r5, #9
 8006858:	4682      	mov	sl, r0
 800685a:	468b      	mov	fp, r1
 800685c:	dc13      	bgt.n	8006886 <_strtod_l+0x3de>
 800685e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006860:	2b00      	cmp	r3, #0
 8006862:	f43f ae5a 	beq.w	800651a <_strtod_l+0x72>
 8006866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006868:	dd78      	ble.n	800695c <_strtod_l+0x4b4>
 800686a:	2b16      	cmp	r3, #22
 800686c:	dc5f      	bgt.n	800692e <_strtod_l+0x486>
 800686e:	4972      	ldr	r1, [pc, #456]	@ (8006a38 <_strtod_l+0x590>)
 8006870:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006874:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006878:	4652      	mov	r2, sl
 800687a:	465b      	mov	r3, fp
 800687c:	f7f9 fec4 	bl	8000608 <__aeabi_dmul>
 8006880:	4682      	mov	sl, r0
 8006882:	468b      	mov	fp, r1
 8006884:	e649      	b.n	800651a <_strtod_l+0x72>
 8006886:	4b6c      	ldr	r3, [pc, #432]	@ (8006a38 <_strtod_l+0x590>)
 8006888:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800688c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006890:	f7f9 feba 	bl	8000608 <__aeabi_dmul>
 8006894:	4682      	mov	sl, r0
 8006896:	4638      	mov	r0, r7
 8006898:	468b      	mov	fp, r1
 800689a:	f7f9 fe3b 	bl	8000514 <__aeabi_ui2d>
 800689e:	4602      	mov	r2, r0
 80068a0:	460b      	mov	r3, r1
 80068a2:	4650      	mov	r0, sl
 80068a4:	4659      	mov	r1, fp
 80068a6:	f7f9 fcf9 	bl	800029c <__adddf3>
 80068aa:	2d0f      	cmp	r5, #15
 80068ac:	4682      	mov	sl, r0
 80068ae:	468b      	mov	fp, r1
 80068b0:	ddd5      	ble.n	800685e <_strtod_l+0x3b6>
 80068b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068b4:	1b2c      	subs	r4, r5, r4
 80068b6:	441c      	add	r4, r3
 80068b8:	2c00      	cmp	r4, #0
 80068ba:	f340 8093 	ble.w	80069e4 <_strtod_l+0x53c>
 80068be:	f014 030f 	ands.w	r3, r4, #15
 80068c2:	d00a      	beq.n	80068da <_strtod_l+0x432>
 80068c4:	495c      	ldr	r1, [pc, #368]	@ (8006a38 <_strtod_l+0x590>)
 80068c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80068ca:	4652      	mov	r2, sl
 80068cc:	465b      	mov	r3, fp
 80068ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068d2:	f7f9 fe99 	bl	8000608 <__aeabi_dmul>
 80068d6:	4682      	mov	sl, r0
 80068d8:	468b      	mov	fp, r1
 80068da:	f034 040f 	bics.w	r4, r4, #15
 80068de:	d073      	beq.n	80069c8 <_strtod_l+0x520>
 80068e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80068e4:	dd49      	ble.n	800697a <_strtod_l+0x4d2>
 80068e6:	2400      	movs	r4, #0
 80068e8:	46a0      	mov	r8, r4
 80068ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80068ec:	46a1      	mov	r9, r4
 80068ee:	9a05      	ldr	r2, [sp, #20]
 80068f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006a40 <_strtod_l+0x598>
 80068f4:	2322      	movs	r3, #34	@ 0x22
 80068f6:	6013      	str	r3, [r2, #0]
 80068f8:	f04f 0a00 	mov.w	sl, #0
 80068fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f43f ae0b 	beq.w	800651a <_strtod_l+0x72>
 8006904:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006906:	9805      	ldr	r0, [sp, #20]
 8006908:	f002 fd62 	bl	80093d0 <_Bfree>
 800690c:	9805      	ldr	r0, [sp, #20]
 800690e:	4649      	mov	r1, r9
 8006910:	f002 fd5e 	bl	80093d0 <_Bfree>
 8006914:	9805      	ldr	r0, [sp, #20]
 8006916:	4641      	mov	r1, r8
 8006918:	f002 fd5a 	bl	80093d0 <_Bfree>
 800691c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800691e:	9805      	ldr	r0, [sp, #20]
 8006920:	f002 fd56 	bl	80093d0 <_Bfree>
 8006924:	9805      	ldr	r0, [sp, #20]
 8006926:	4621      	mov	r1, r4
 8006928:	f002 fd52 	bl	80093d0 <_Bfree>
 800692c:	e5f5      	b.n	800651a <_strtod_l+0x72>
 800692e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006930:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006934:	4293      	cmp	r3, r2
 8006936:	dbbc      	blt.n	80068b2 <_strtod_l+0x40a>
 8006938:	4c3f      	ldr	r4, [pc, #252]	@ (8006a38 <_strtod_l+0x590>)
 800693a:	f1c5 050f 	rsb	r5, r5, #15
 800693e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006942:	4652      	mov	r2, sl
 8006944:	465b      	mov	r3, fp
 8006946:	e9d1 0100 	ldrd	r0, r1, [r1]
 800694a:	f7f9 fe5d 	bl	8000608 <__aeabi_dmul>
 800694e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006950:	1b5d      	subs	r5, r3, r5
 8006952:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006956:	e9d4 2300 	ldrd	r2, r3, [r4]
 800695a:	e78f      	b.n	800687c <_strtod_l+0x3d4>
 800695c:	3316      	adds	r3, #22
 800695e:	dba8      	blt.n	80068b2 <_strtod_l+0x40a>
 8006960:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006962:	eba3 0808 	sub.w	r8, r3, r8
 8006966:	4b34      	ldr	r3, [pc, #208]	@ (8006a38 <_strtod_l+0x590>)
 8006968:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800696c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006970:	4650      	mov	r0, sl
 8006972:	4659      	mov	r1, fp
 8006974:	f7f9 ff72 	bl	800085c <__aeabi_ddiv>
 8006978:	e782      	b.n	8006880 <_strtod_l+0x3d8>
 800697a:	2300      	movs	r3, #0
 800697c:	4f2f      	ldr	r7, [pc, #188]	@ (8006a3c <_strtod_l+0x594>)
 800697e:	1124      	asrs	r4, r4, #4
 8006980:	4650      	mov	r0, sl
 8006982:	4659      	mov	r1, fp
 8006984:	461e      	mov	r6, r3
 8006986:	2c01      	cmp	r4, #1
 8006988:	dc21      	bgt.n	80069ce <_strtod_l+0x526>
 800698a:	b10b      	cbz	r3, 8006990 <_strtod_l+0x4e8>
 800698c:	4682      	mov	sl, r0
 800698e:	468b      	mov	fp, r1
 8006990:	492a      	ldr	r1, [pc, #168]	@ (8006a3c <_strtod_l+0x594>)
 8006992:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006996:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800699a:	4652      	mov	r2, sl
 800699c:	465b      	mov	r3, fp
 800699e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069a2:	f7f9 fe31 	bl	8000608 <__aeabi_dmul>
 80069a6:	4b26      	ldr	r3, [pc, #152]	@ (8006a40 <_strtod_l+0x598>)
 80069a8:	460a      	mov	r2, r1
 80069aa:	400b      	ands	r3, r1
 80069ac:	4925      	ldr	r1, [pc, #148]	@ (8006a44 <_strtod_l+0x59c>)
 80069ae:	428b      	cmp	r3, r1
 80069b0:	4682      	mov	sl, r0
 80069b2:	d898      	bhi.n	80068e6 <_strtod_l+0x43e>
 80069b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80069b8:	428b      	cmp	r3, r1
 80069ba:	bf86      	itte	hi
 80069bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006a48 <_strtod_l+0x5a0>
 80069c0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80069c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80069c8:	2300      	movs	r3, #0
 80069ca:	9308      	str	r3, [sp, #32]
 80069cc:	e076      	b.n	8006abc <_strtod_l+0x614>
 80069ce:	07e2      	lsls	r2, r4, #31
 80069d0:	d504      	bpl.n	80069dc <_strtod_l+0x534>
 80069d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069d6:	f7f9 fe17 	bl	8000608 <__aeabi_dmul>
 80069da:	2301      	movs	r3, #1
 80069dc:	3601      	adds	r6, #1
 80069de:	1064      	asrs	r4, r4, #1
 80069e0:	3708      	adds	r7, #8
 80069e2:	e7d0      	b.n	8006986 <_strtod_l+0x4de>
 80069e4:	d0f0      	beq.n	80069c8 <_strtod_l+0x520>
 80069e6:	4264      	negs	r4, r4
 80069e8:	f014 020f 	ands.w	r2, r4, #15
 80069ec:	d00a      	beq.n	8006a04 <_strtod_l+0x55c>
 80069ee:	4b12      	ldr	r3, [pc, #72]	@ (8006a38 <_strtod_l+0x590>)
 80069f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069f4:	4650      	mov	r0, sl
 80069f6:	4659      	mov	r1, fp
 80069f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fc:	f7f9 ff2e 	bl	800085c <__aeabi_ddiv>
 8006a00:	4682      	mov	sl, r0
 8006a02:	468b      	mov	fp, r1
 8006a04:	1124      	asrs	r4, r4, #4
 8006a06:	d0df      	beq.n	80069c8 <_strtod_l+0x520>
 8006a08:	2c1f      	cmp	r4, #31
 8006a0a:	dd1f      	ble.n	8006a4c <_strtod_l+0x5a4>
 8006a0c:	2400      	movs	r4, #0
 8006a0e:	46a0      	mov	r8, r4
 8006a10:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006a12:	46a1      	mov	r9, r4
 8006a14:	9a05      	ldr	r2, [sp, #20]
 8006a16:	2322      	movs	r3, #34	@ 0x22
 8006a18:	f04f 0a00 	mov.w	sl, #0
 8006a1c:	f04f 0b00 	mov.w	fp, #0
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	e76b      	b.n	80068fc <_strtod_l+0x454>
 8006a24:	0800ab9f 	.word	0x0800ab9f
 8006a28:	0800ad64 	.word	0x0800ad64
 8006a2c:	0800ab97 	.word	0x0800ab97
 8006a30:	0800abd1 	.word	0x0800abd1
 8006a34:	0800ad60 	.word	0x0800ad60
 8006a38:	0800aef0 	.word	0x0800aef0
 8006a3c:	0800aec8 	.word	0x0800aec8
 8006a40:	7ff00000 	.word	0x7ff00000
 8006a44:	7ca00000 	.word	0x7ca00000
 8006a48:	7fefffff 	.word	0x7fefffff
 8006a4c:	f014 0310 	ands.w	r3, r4, #16
 8006a50:	bf18      	it	ne
 8006a52:	236a      	movne	r3, #106	@ 0x6a
 8006a54:	4ea9      	ldr	r6, [pc, #676]	@ (8006cfc <_strtod_l+0x854>)
 8006a56:	9308      	str	r3, [sp, #32]
 8006a58:	4650      	mov	r0, sl
 8006a5a:	4659      	mov	r1, fp
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	07e7      	lsls	r7, r4, #31
 8006a60:	d504      	bpl.n	8006a6c <_strtod_l+0x5c4>
 8006a62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006a66:	f7f9 fdcf 	bl	8000608 <__aeabi_dmul>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	1064      	asrs	r4, r4, #1
 8006a6e:	f106 0608 	add.w	r6, r6, #8
 8006a72:	d1f4      	bne.n	8006a5e <_strtod_l+0x5b6>
 8006a74:	b10b      	cbz	r3, 8006a7a <_strtod_l+0x5d2>
 8006a76:	4682      	mov	sl, r0
 8006a78:	468b      	mov	fp, r1
 8006a7a:	9b08      	ldr	r3, [sp, #32]
 8006a7c:	b1b3      	cbz	r3, 8006aac <_strtod_l+0x604>
 8006a7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006a82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	4659      	mov	r1, fp
 8006a8a:	dd0f      	ble.n	8006aac <_strtod_l+0x604>
 8006a8c:	2b1f      	cmp	r3, #31
 8006a8e:	dd56      	ble.n	8006b3e <_strtod_l+0x696>
 8006a90:	2b34      	cmp	r3, #52	@ 0x34
 8006a92:	bfde      	ittt	le
 8006a94:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006a98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006a9c:	4093      	lslle	r3, r2
 8006a9e:	f04f 0a00 	mov.w	sl, #0
 8006aa2:	bfcc      	ite	gt
 8006aa4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006aa8:	ea03 0b01 	andle.w	fp, r3, r1
 8006aac:	2200      	movs	r2, #0
 8006aae:	2300      	movs	r3, #0
 8006ab0:	4650      	mov	r0, sl
 8006ab2:	4659      	mov	r1, fp
 8006ab4:	f7fa f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d1a7      	bne.n	8006a0c <_strtod_l+0x564>
 8006abc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006abe:	9300      	str	r3, [sp, #0]
 8006ac0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006ac2:	9805      	ldr	r0, [sp, #20]
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	464a      	mov	r2, r9
 8006ac8:	f002 fcea 	bl	80094a0 <__s2b>
 8006acc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f43f af09 	beq.w	80068e6 <_strtod_l+0x43e>
 8006ad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ad6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ad8:	2a00      	cmp	r2, #0
 8006ada:	eba3 0308 	sub.w	r3, r3, r8
 8006ade:	bfa8      	it	ge
 8006ae0:	2300      	movge	r3, #0
 8006ae2:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ae4:	2400      	movs	r4, #0
 8006ae6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006aea:	9316      	str	r3, [sp, #88]	@ 0x58
 8006aec:	46a0      	mov	r8, r4
 8006aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006af0:	9805      	ldr	r0, [sp, #20]
 8006af2:	6859      	ldr	r1, [r3, #4]
 8006af4:	f002 fc2c 	bl	8009350 <_Balloc>
 8006af8:	4681      	mov	r9, r0
 8006afa:	2800      	cmp	r0, #0
 8006afc:	f43f aef7 	beq.w	80068ee <_strtod_l+0x446>
 8006b00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b02:	691a      	ldr	r2, [r3, #16]
 8006b04:	3202      	adds	r2, #2
 8006b06:	f103 010c 	add.w	r1, r3, #12
 8006b0a:	0092      	lsls	r2, r2, #2
 8006b0c:	300c      	adds	r0, #12
 8006b0e:	f001 f95c 	bl	8007dca <memcpy>
 8006b12:	ec4b ab10 	vmov	d0, sl, fp
 8006b16:	9805      	ldr	r0, [sp, #20]
 8006b18:	aa1c      	add	r2, sp, #112	@ 0x70
 8006b1a:	a91b      	add	r1, sp, #108	@ 0x6c
 8006b1c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006b20:	f002 fff2 	bl	8009b08 <__d2b>
 8006b24:	901a      	str	r0, [sp, #104]	@ 0x68
 8006b26:	2800      	cmp	r0, #0
 8006b28:	f43f aee1 	beq.w	80068ee <_strtod_l+0x446>
 8006b2c:	9805      	ldr	r0, [sp, #20]
 8006b2e:	2101      	movs	r1, #1
 8006b30:	f002 fd4c 	bl	80095cc <__i2b>
 8006b34:	4680      	mov	r8, r0
 8006b36:	b948      	cbnz	r0, 8006b4c <_strtod_l+0x6a4>
 8006b38:	f04f 0800 	mov.w	r8, #0
 8006b3c:	e6d7      	b.n	80068ee <_strtod_l+0x446>
 8006b3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006b42:	fa02 f303 	lsl.w	r3, r2, r3
 8006b46:	ea03 0a0a 	and.w	sl, r3, sl
 8006b4a:	e7af      	b.n	8006aac <_strtod_l+0x604>
 8006b4c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006b4e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006b50:	2d00      	cmp	r5, #0
 8006b52:	bfab      	itete	ge
 8006b54:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006b56:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006b58:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006b5a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006b5c:	bfac      	ite	ge
 8006b5e:	18ef      	addge	r7, r5, r3
 8006b60:	1b5e      	sublt	r6, r3, r5
 8006b62:	9b08      	ldr	r3, [sp, #32]
 8006b64:	1aed      	subs	r5, r5, r3
 8006b66:	4415      	add	r5, r2
 8006b68:	4b65      	ldr	r3, [pc, #404]	@ (8006d00 <_strtod_l+0x858>)
 8006b6a:	3d01      	subs	r5, #1
 8006b6c:	429d      	cmp	r5, r3
 8006b6e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006b72:	da50      	bge.n	8006c16 <_strtod_l+0x76e>
 8006b74:	1b5b      	subs	r3, r3, r5
 8006b76:	2b1f      	cmp	r3, #31
 8006b78:	eba2 0203 	sub.w	r2, r2, r3
 8006b7c:	f04f 0101 	mov.w	r1, #1
 8006b80:	dc3d      	bgt.n	8006bfe <_strtod_l+0x756>
 8006b82:	fa01 f303 	lsl.w	r3, r1, r3
 8006b86:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b88:	2300      	movs	r3, #0
 8006b8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b8c:	18bd      	adds	r5, r7, r2
 8006b8e:	9b08      	ldr	r3, [sp, #32]
 8006b90:	42af      	cmp	r7, r5
 8006b92:	4416      	add	r6, r2
 8006b94:	441e      	add	r6, r3
 8006b96:	463b      	mov	r3, r7
 8006b98:	bfa8      	it	ge
 8006b9a:	462b      	movge	r3, r5
 8006b9c:	42b3      	cmp	r3, r6
 8006b9e:	bfa8      	it	ge
 8006ba0:	4633      	movge	r3, r6
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	bfc2      	ittt	gt
 8006ba6:	1aed      	subgt	r5, r5, r3
 8006ba8:	1af6      	subgt	r6, r6, r3
 8006baa:	1aff      	subgt	r7, r7, r3
 8006bac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	dd16      	ble.n	8006be0 <_strtod_l+0x738>
 8006bb2:	4641      	mov	r1, r8
 8006bb4:	9805      	ldr	r0, [sp, #20]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f002 fdc0 	bl	800973c <__pow5mult>
 8006bbc:	4680      	mov	r8, r0
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	d0ba      	beq.n	8006b38 <_strtod_l+0x690>
 8006bc2:	4601      	mov	r1, r0
 8006bc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006bc6:	9805      	ldr	r0, [sp, #20]
 8006bc8:	f002 fd16 	bl	80095f8 <__multiply>
 8006bcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	f43f ae8d 	beq.w	80068ee <_strtod_l+0x446>
 8006bd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006bd6:	9805      	ldr	r0, [sp, #20]
 8006bd8:	f002 fbfa 	bl	80093d0 <_Bfree>
 8006bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bde:	931a      	str	r3, [sp, #104]	@ 0x68
 8006be0:	2d00      	cmp	r5, #0
 8006be2:	dc1d      	bgt.n	8006c20 <_strtod_l+0x778>
 8006be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	dd23      	ble.n	8006c32 <_strtod_l+0x78a>
 8006bea:	4649      	mov	r1, r9
 8006bec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006bee:	9805      	ldr	r0, [sp, #20]
 8006bf0:	f002 fda4 	bl	800973c <__pow5mult>
 8006bf4:	4681      	mov	r9, r0
 8006bf6:	b9e0      	cbnz	r0, 8006c32 <_strtod_l+0x78a>
 8006bf8:	f04f 0900 	mov.w	r9, #0
 8006bfc:	e677      	b.n	80068ee <_strtod_l+0x446>
 8006bfe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006c02:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006c06:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006c0a:	35e2      	adds	r5, #226	@ 0xe2
 8006c0c:	fa01 f305 	lsl.w	r3, r1, r5
 8006c10:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c12:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006c14:	e7ba      	b.n	8006b8c <_strtod_l+0x6e4>
 8006c16:	2300      	movs	r3, #0
 8006c18:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c1e:	e7b5      	b.n	8006b8c <_strtod_l+0x6e4>
 8006c20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c22:	9805      	ldr	r0, [sp, #20]
 8006c24:	462a      	mov	r2, r5
 8006c26:	f002 fde3 	bl	80097f0 <__lshift>
 8006c2a:	901a      	str	r0, [sp, #104]	@ 0x68
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	d1d9      	bne.n	8006be4 <_strtod_l+0x73c>
 8006c30:	e65d      	b.n	80068ee <_strtod_l+0x446>
 8006c32:	2e00      	cmp	r6, #0
 8006c34:	dd07      	ble.n	8006c46 <_strtod_l+0x79e>
 8006c36:	4649      	mov	r1, r9
 8006c38:	9805      	ldr	r0, [sp, #20]
 8006c3a:	4632      	mov	r2, r6
 8006c3c:	f002 fdd8 	bl	80097f0 <__lshift>
 8006c40:	4681      	mov	r9, r0
 8006c42:	2800      	cmp	r0, #0
 8006c44:	d0d8      	beq.n	8006bf8 <_strtod_l+0x750>
 8006c46:	2f00      	cmp	r7, #0
 8006c48:	dd08      	ble.n	8006c5c <_strtod_l+0x7b4>
 8006c4a:	4641      	mov	r1, r8
 8006c4c:	9805      	ldr	r0, [sp, #20]
 8006c4e:	463a      	mov	r2, r7
 8006c50:	f002 fdce 	bl	80097f0 <__lshift>
 8006c54:	4680      	mov	r8, r0
 8006c56:	2800      	cmp	r0, #0
 8006c58:	f43f ae49 	beq.w	80068ee <_strtod_l+0x446>
 8006c5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c5e:	9805      	ldr	r0, [sp, #20]
 8006c60:	464a      	mov	r2, r9
 8006c62:	f002 fe4d 	bl	8009900 <__mdiff>
 8006c66:	4604      	mov	r4, r0
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f43f ae40 	beq.w	80068ee <_strtod_l+0x446>
 8006c6e:	68c3      	ldr	r3, [r0, #12]
 8006c70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006c72:	2300      	movs	r3, #0
 8006c74:	60c3      	str	r3, [r0, #12]
 8006c76:	4641      	mov	r1, r8
 8006c78:	f002 fe26 	bl	80098c8 <__mcmp>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	da45      	bge.n	8006d0c <_strtod_l+0x864>
 8006c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c82:	ea53 030a 	orrs.w	r3, r3, sl
 8006c86:	d16b      	bne.n	8006d60 <_strtod_l+0x8b8>
 8006c88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d167      	bne.n	8006d60 <_strtod_l+0x8b8>
 8006c90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c94:	0d1b      	lsrs	r3, r3, #20
 8006c96:	051b      	lsls	r3, r3, #20
 8006c98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006c9c:	d960      	bls.n	8006d60 <_strtod_l+0x8b8>
 8006c9e:	6963      	ldr	r3, [r4, #20]
 8006ca0:	b913      	cbnz	r3, 8006ca8 <_strtod_l+0x800>
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	dd5b      	ble.n	8006d60 <_strtod_l+0x8b8>
 8006ca8:	4621      	mov	r1, r4
 8006caa:	2201      	movs	r2, #1
 8006cac:	9805      	ldr	r0, [sp, #20]
 8006cae:	f002 fd9f 	bl	80097f0 <__lshift>
 8006cb2:	4641      	mov	r1, r8
 8006cb4:	4604      	mov	r4, r0
 8006cb6:	f002 fe07 	bl	80098c8 <__mcmp>
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	dd50      	ble.n	8006d60 <_strtod_l+0x8b8>
 8006cbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006cc2:	9a08      	ldr	r2, [sp, #32]
 8006cc4:	0d1b      	lsrs	r3, r3, #20
 8006cc6:	051b      	lsls	r3, r3, #20
 8006cc8:	2a00      	cmp	r2, #0
 8006cca:	d06a      	beq.n	8006da2 <_strtod_l+0x8fa>
 8006ccc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006cd0:	d867      	bhi.n	8006da2 <_strtod_l+0x8fa>
 8006cd2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006cd6:	f67f ae9d 	bls.w	8006a14 <_strtod_l+0x56c>
 8006cda:	4b0a      	ldr	r3, [pc, #40]	@ (8006d04 <_strtod_l+0x85c>)
 8006cdc:	4650      	mov	r0, sl
 8006cde:	4659      	mov	r1, fp
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f7f9 fc91 	bl	8000608 <__aeabi_dmul>
 8006ce6:	4b08      	ldr	r3, [pc, #32]	@ (8006d08 <_strtod_l+0x860>)
 8006ce8:	400b      	ands	r3, r1
 8006cea:	4682      	mov	sl, r0
 8006cec:	468b      	mov	fp, r1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f47f ae08 	bne.w	8006904 <_strtod_l+0x45c>
 8006cf4:	9a05      	ldr	r2, [sp, #20]
 8006cf6:	2322      	movs	r3, #34	@ 0x22
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	e603      	b.n	8006904 <_strtod_l+0x45c>
 8006cfc:	0800ad90 	.word	0x0800ad90
 8006d00:	fffffc02 	.word	0xfffffc02
 8006d04:	39500000 	.word	0x39500000
 8006d08:	7ff00000 	.word	0x7ff00000
 8006d0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006d10:	d165      	bne.n	8006dde <_strtod_l+0x936>
 8006d12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006d14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d18:	b35a      	cbz	r2, 8006d72 <_strtod_l+0x8ca>
 8006d1a:	4a9f      	ldr	r2, [pc, #636]	@ (8006f98 <_strtod_l+0xaf0>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d12b      	bne.n	8006d78 <_strtod_l+0x8d0>
 8006d20:	9b08      	ldr	r3, [sp, #32]
 8006d22:	4651      	mov	r1, sl
 8006d24:	b303      	cbz	r3, 8006d68 <_strtod_l+0x8c0>
 8006d26:	4b9d      	ldr	r3, [pc, #628]	@ (8006f9c <_strtod_l+0xaf4>)
 8006d28:	465a      	mov	r2, fp
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006d30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d34:	d81b      	bhi.n	8006d6e <_strtod_l+0x8c6>
 8006d36:	0d1b      	lsrs	r3, r3, #20
 8006d38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d40:	4299      	cmp	r1, r3
 8006d42:	d119      	bne.n	8006d78 <_strtod_l+0x8d0>
 8006d44:	4b96      	ldr	r3, [pc, #600]	@ (8006fa0 <_strtod_l+0xaf8>)
 8006d46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d102      	bne.n	8006d52 <_strtod_l+0x8aa>
 8006d4c:	3101      	adds	r1, #1
 8006d4e:	f43f adce 	beq.w	80068ee <_strtod_l+0x446>
 8006d52:	4b92      	ldr	r3, [pc, #584]	@ (8006f9c <_strtod_l+0xaf4>)
 8006d54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d56:	401a      	ands	r2, r3
 8006d58:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006d5c:	f04f 0a00 	mov.w	sl, #0
 8006d60:	9b08      	ldr	r3, [sp, #32]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1b9      	bne.n	8006cda <_strtod_l+0x832>
 8006d66:	e5cd      	b.n	8006904 <_strtod_l+0x45c>
 8006d68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d6c:	e7e8      	b.n	8006d40 <_strtod_l+0x898>
 8006d6e:	4613      	mov	r3, r2
 8006d70:	e7e6      	b.n	8006d40 <_strtod_l+0x898>
 8006d72:	ea53 030a 	orrs.w	r3, r3, sl
 8006d76:	d0a2      	beq.n	8006cbe <_strtod_l+0x816>
 8006d78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d7a:	b1db      	cbz	r3, 8006db4 <_strtod_l+0x90c>
 8006d7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d7e:	4213      	tst	r3, r2
 8006d80:	d0ee      	beq.n	8006d60 <_strtod_l+0x8b8>
 8006d82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d84:	9a08      	ldr	r2, [sp, #32]
 8006d86:	4650      	mov	r0, sl
 8006d88:	4659      	mov	r1, fp
 8006d8a:	b1bb      	cbz	r3, 8006dbc <_strtod_l+0x914>
 8006d8c:	f7ff fb6c 	bl	8006468 <sulp>
 8006d90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d94:	ec53 2b10 	vmov	r2, r3, d0
 8006d98:	f7f9 fa80 	bl	800029c <__adddf3>
 8006d9c:	4682      	mov	sl, r0
 8006d9e:	468b      	mov	fp, r1
 8006da0:	e7de      	b.n	8006d60 <_strtod_l+0x8b8>
 8006da2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006da6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006daa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006dae:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006db2:	e7d5      	b.n	8006d60 <_strtod_l+0x8b8>
 8006db4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006db6:	ea13 0f0a 	tst.w	r3, sl
 8006dba:	e7e1      	b.n	8006d80 <_strtod_l+0x8d8>
 8006dbc:	f7ff fb54 	bl	8006468 <sulp>
 8006dc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dc4:	ec53 2b10 	vmov	r2, r3, d0
 8006dc8:	f7f9 fa66 	bl	8000298 <__aeabi_dsub>
 8006dcc:	2200      	movs	r2, #0
 8006dce:	2300      	movs	r3, #0
 8006dd0:	4682      	mov	sl, r0
 8006dd2:	468b      	mov	fp, r1
 8006dd4:	f7f9 fe80 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d0c1      	beq.n	8006d60 <_strtod_l+0x8b8>
 8006ddc:	e61a      	b.n	8006a14 <_strtod_l+0x56c>
 8006dde:	4641      	mov	r1, r8
 8006de0:	4620      	mov	r0, r4
 8006de2:	f002 fee9 	bl	8009bb8 <__ratio>
 8006de6:	ec57 6b10 	vmov	r6, r7, d0
 8006dea:	2200      	movs	r2, #0
 8006dec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006df0:	4630      	mov	r0, r6
 8006df2:	4639      	mov	r1, r7
 8006df4:	f7f9 fe84 	bl	8000b00 <__aeabi_dcmple>
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	d06f      	beq.n	8006edc <_strtod_l+0xa34>
 8006dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d17a      	bne.n	8006ef8 <_strtod_l+0xa50>
 8006e02:	f1ba 0f00 	cmp.w	sl, #0
 8006e06:	d158      	bne.n	8006eba <_strtod_l+0xa12>
 8006e08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d15a      	bne.n	8006ec8 <_strtod_l+0xa20>
 8006e12:	4b64      	ldr	r3, [pc, #400]	@ (8006fa4 <_strtod_l+0xafc>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	4630      	mov	r0, r6
 8006e18:	4639      	mov	r1, r7
 8006e1a:	f7f9 fe67 	bl	8000aec <__aeabi_dcmplt>
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	d159      	bne.n	8006ed6 <_strtod_l+0xa2e>
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	4b60      	ldr	r3, [pc, #384]	@ (8006fa8 <_strtod_l+0xb00>)
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f7f9 fbed 	bl	8000608 <__aeabi_dmul>
 8006e2e:	4606      	mov	r6, r0
 8006e30:	460f      	mov	r7, r1
 8006e32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006e36:	9606      	str	r6, [sp, #24]
 8006e38:	9307      	str	r3, [sp, #28]
 8006e3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e3e:	4d57      	ldr	r5, [pc, #348]	@ (8006f9c <_strtod_l+0xaf4>)
 8006e40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006e44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e46:	401d      	ands	r5, r3
 8006e48:	4b58      	ldr	r3, [pc, #352]	@ (8006fac <_strtod_l+0xb04>)
 8006e4a:	429d      	cmp	r5, r3
 8006e4c:	f040 80b2 	bne.w	8006fb4 <_strtod_l+0xb0c>
 8006e50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006e56:	ec4b ab10 	vmov	d0, sl, fp
 8006e5a:	f002 fde5 	bl	8009a28 <__ulp>
 8006e5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e62:	ec51 0b10 	vmov	r0, r1, d0
 8006e66:	f7f9 fbcf 	bl	8000608 <__aeabi_dmul>
 8006e6a:	4652      	mov	r2, sl
 8006e6c:	465b      	mov	r3, fp
 8006e6e:	f7f9 fa15 	bl	800029c <__adddf3>
 8006e72:	460b      	mov	r3, r1
 8006e74:	4949      	ldr	r1, [pc, #292]	@ (8006f9c <_strtod_l+0xaf4>)
 8006e76:	4a4e      	ldr	r2, [pc, #312]	@ (8006fb0 <_strtod_l+0xb08>)
 8006e78:	4019      	ands	r1, r3
 8006e7a:	4291      	cmp	r1, r2
 8006e7c:	4682      	mov	sl, r0
 8006e7e:	d942      	bls.n	8006f06 <_strtod_l+0xa5e>
 8006e80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e82:	4b47      	ldr	r3, [pc, #284]	@ (8006fa0 <_strtod_l+0xaf8>)
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d103      	bne.n	8006e90 <_strtod_l+0x9e8>
 8006e88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	f43f ad2f 	beq.w	80068ee <_strtod_l+0x446>
 8006e90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006fa0 <_strtod_l+0xaf8>
 8006e94:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006e98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e9a:	9805      	ldr	r0, [sp, #20]
 8006e9c:	f002 fa98 	bl	80093d0 <_Bfree>
 8006ea0:	9805      	ldr	r0, [sp, #20]
 8006ea2:	4649      	mov	r1, r9
 8006ea4:	f002 fa94 	bl	80093d0 <_Bfree>
 8006ea8:	9805      	ldr	r0, [sp, #20]
 8006eaa:	4641      	mov	r1, r8
 8006eac:	f002 fa90 	bl	80093d0 <_Bfree>
 8006eb0:	9805      	ldr	r0, [sp, #20]
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	f002 fa8c 	bl	80093d0 <_Bfree>
 8006eb8:	e619      	b.n	8006aee <_strtod_l+0x646>
 8006eba:	f1ba 0f01 	cmp.w	sl, #1
 8006ebe:	d103      	bne.n	8006ec8 <_strtod_l+0xa20>
 8006ec0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f43f ada6 	beq.w	8006a14 <_strtod_l+0x56c>
 8006ec8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006f78 <_strtod_l+0xad0>
 8006ecc:	4f35      	ldr	r7, [pc, #212]	@ (8006fa4 <_strtod_l+0xafc>)
 8006ece:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006ed2:	2600      	movs	r6, #0
 8006ed4:	e7b1      	b.n	8006e3a <_strtod_l+0x992>
 8006ed6:	4f34      	ldr	r7, [pc, #208]	@ (8006fa8 <_strtod_l+0xb00>)
 8006ed8:	2600      	movs	r6, #0
 8006eda:	e7aa      	b.n	8006e32 <_strtod_l+0x98a>
 8006edc:	4b32      	ldr	r3, [pc, #200]	@ (8006fa8 <_strtod_l+0xb00>)
 8006ede:	4630      	mov	r0, r6
 8006ee0:	4639      	mov	r1, r7
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f7f9 fb90 	bl	8000608 <__aeabi_dmul>
 8006ee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006eea:	4606      	mov	r6, r0
 8006eec:	460f      	mov	r7, r1
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d09f      	beq.n	8006e32 <_strtod_l+0x98a>
 8006ef2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006ef6:	e7a0      	b.n	8006e3a <_strtod_l+0x992>
 8006ef8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006f80 <_strtod_l+0xad8>
 8006efc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f00:	ec57 6b17 	vmov	r6, r7, d7
 8006f04:	e799      	b.n	8006e3a <_strtod_l+0x992>
 8006f06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006f0a:	9b08      	ldr	r3, [sp, #32]
 8006f0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1c1      	bne.n	8006e98 <_strtod_l+0x9f0>
 8006f14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006f18:	0d1b      	lsrs	r3, r3, #20
 8006f1a:	051b      	lsls	r3, r3, #20
 8006f1c:	429d      	cmp	r5, r3
 8006f1e:	d1bb      	bne.n	8006e98 <_strtod_l+0x9f0>
 8006f20:	4630      	mov	r0, r6
 8006f22:	4639      	mov	r1, r7
 8006f24:	f7f9 fed0 	bl	8000cc8 <__aeabi_d2lz>
 8006f28:	f7f9 fb40 	bl	80005ac <__aeabi_l2d>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 f9b0 	bl	8000298 <__aeabi_dsub>
 8006f38:	460b      	mov	r3, r1
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006f40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f46:	ea46 060a 	orr.w	r6, r6, sl
 8006f4a:	431e      	orrs	r6, r3
 8006f4c:	d06f      	beq.n	800702e <_strtod_l+0xb86>
 8006f4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006f88 <_strtod_l+0xae0>)
 8006f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f54:	f7f9 fdca 	bl	8000aec <__aeabi_dcmplt>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	f47f acd3 	bne.w	8006904 <_strtod_l+0x45c>
 8006f5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006f90 <_strtod_l+0xae8>)
 8006f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f68:	f7f9 fdde 	bl	8000b28 <__aeabi_dcmpgt>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d093      	beq.n	8006e98 <_strtod_l+0x9f0>
 8006f70:	e4c8      	b.n	8006904 <_strtod_l+0x45c>
 8006f72:	bf00      	nop
 8006f74:	f3af 8000 	nop.w
 8006f78:	00000000 	.word	0x00000000
 8006f7c:	bff00000 	.word	0xbff00000
 8006f80:	00000000 	.word	0x00000000
 8006f84:	3ff00000 	.word	0x3ff00000
 8006f88:	94a03595 	.word	0x94a03595
 8006f8c:	3fdfffff 	.word	0x3fdfffff
 8006f90:	35afe535 	.word	0x35afe535
 8006f94:	3fe00000 	.word	0x3fe00000
 8006f98:	000fffff 	.word	0x000fffff
 8006f9c:	7ff00000 	.word	0x7ff00000
 8006fa0:	7fefffff 	.word	0x7fefffff
 8006fa4:	3ff00000 	.word	0x3ff00000
 8006fa8:	3fe00000 	.word	0x3fe00000
 8006fac:	7fe00000 	.word	0x7fe00000
 8006fb0:	7c9fffff 	.word	0x7c9fffff
 8006fb4:	9b08      	ldr	r3, [sp, #32]
 8006fb6:	b323      	cbz	r3, 8007002 <_strtod_l+0xb5a>
 8006fb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006fbc:	d821      	bhi.n	8007002 <_strtod_l+0xb5a>
 8006fbe:	a328      	add	r3, pc, #160	@ (adr r3, 8007060 <_strtod_l+0xbb8>)
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	4639      	mov	r1, r7
 8006fc8:	f7f9 fd9a 	bl	8000b00 <__aeabi_dcmple>
 8006fcc:	b1a0      	cbz	r0, 8006ff8 <_strtod_l+0xb50>
 8006fce:	4639      	mov	r1, r7
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	f7f9 fdf1 	bl	8000bb8 <__aeabi_d2uiz>
 8006fd6:	2801      	cmp	r0, #1
 8006fd8:	bf38      	it	cc
 8006fda:	2001      	movcc	r0, #1
 8006fdc:	f7f9 fa9a 	bl	8000514 <__aeabi_ui2d>
 8006fe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	460f      	mov	r7, r1
 8006fe6:	b9fb      	cbnz	r3, 8007028 <_strtod_l+0xb80>
 8006fe8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006fec:	9014      	str	r0, [sp, #80]	@ 0x50
 8006fee:	9315      	str	r3, [sp, #84]	@ 0x54
 8006ff0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006ff4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006ff8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ffa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006ffe:	1b5b      	subs	r3, r3, r5
 8007000:	9311      	str	r3, [sp, #68]	@ 0x44
 8007002:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007006:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800700a:	f002 fd0d 	bl	8009a28 <__ulp>
 800700e:	4650      	mov	r0, sl
 8007010:	ec53 2b10 	vmov	r2, r3, d0
 8007014:	4659      	mov	r1, fp
 8007016:	f7f9 faf7 	bl	8000608 <__aeabi_dmul>
 800701a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800701e:	f7f9 f93d 	bl	800029c <__adddf3>
 8007022:	4682      	mov	sl, r0
 8007024:	468b      	mov	fp, r1
 8007026:	e770      	b.n	8006f0a <_strtod_l+0xa62>
 8007028:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800702c:	e7e0      	b.n	8006ff0 <_strtod_l+0xb48>
 800702e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007068 <_strtod_l+0xbc0>)
 8007030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007034:	f7f9 fd5a 	bl	8000aec <__aeabi_dcmplt>
 8007038:	e798      	b.n	8006f6c <_strtod_l+0xac4>
 800703a:	2300      	movs	r3, #0
 800703c:	930e      	str	r3, [sp, #56]	@ 0x38
 800703e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007040:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007042:	6013      	str	r3, [r2, #0]
 8007044:	f7ff ba6d 	b.w	8006522 <_strtod_l+0x7a>
 8007048:	2a65      	cmp	r2, #101	@ 0x65
 800704a:	f43f ab68 	beq.w	800671e <_strtod_l+0x276>
 800704e:	2a45      	cmp	r2, #69	@ 0x45
 8007050:	f43f ab65 	beq.w	800671e <_strtod_l+0x276>
 8007054:	2301      	movs	r3, #1
 8007056:	f7ff bba0 	b.w	800679a <_strtod_l+0x2f2>
 800705a:	bf00      	nop
 800705c:	f3af 8000 	nop.w
 8007060:	ffc00000 	.word	0xffc00000
 8007064:	41dfffff 	.word	0x41dfffff
 8007068:	94a03595 	.word	0x94a03595
 800706c:	3fcfffff 	.word	0x3fcfffff

08007070 <strtod>:
 8007070:	460a      	mov	r2, r1
 8007072:	4601      	mov	r1, r0
 8007074:	4802      	ldr	r0, [pc, #8]	@ (8007080 <strtod+0x10>)
 8007076:	4b03      	ldr	r3, [pc, #12]	@ (8007084 <strtod+0x14>)
 8007078:	6800      	ldr	r0, [r0, #0]
 800707a:	f7ff ba15 	b.w	80064a8 <_strtod_l>
 800707e:	bf00      	nop
 8007080:	20000190 	.word	0x20000190
 8007084:	20000024 	.word	0x20000024

08007088 <_strtoul_l.isra.0>:
 8007088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800708c:	4e34      	ldr	r6, [pc, #208]	@ (8007160 <_strtoul_l.isra.0+0xd8>)
 800708e:	4686      	mov	lr, r0
 8007090:	460d      	mov	r5, r1
 8007092:	4628      	mov	r0, r5
 8007094:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007098:	5d37      	ldrb	r7, [r6, r4]
 800709a:	f017 0708 	ands.w	r7, r7, #8
 800709e:	d1f8      	bne.n	8007092 <_strtoul_l.isra.0+0xa>
 80070a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80070a2:	d110      	bne.n	80070c6 <_strtoul_l.isra.0+0x3e>
 80070a4:	782c      	ldrb	r4, [r5, #0]
 80070a6:	2701      	movs	r7, #1
 80070a8:	1c85      	adds	r5, r0, #2
 80070aa:	f033 0010 	bics.w	r0, r3, #16
 80070ae:	d115      	bne.n	80070dc <_strtoul_l.isra.0+0x54>
 80070b0:	2c30      	cmp	r4, #48	@ 0x30
 80070b2:	d10d      	bne.n	80070d0 <_strtoul_l.isra.0+0x48>
 80070b4:	7828      	ldrb	r0, [r5, #0]
 80070b6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80070ba:	2858      	cmp	r0, #88	@ 0x58
 80070bc:	d108      	bne.n	80070d0 <_strtoul_l.isra.0+0x48>
 80070be:	786c      	ldrb	r4, [r5, #1]
 80070c0:	3502      	adds	r5, #2
 80070c2:	2310      	movs	r3, #16
 80070c4:	e00a      	b.n	80070dc <_strtoul_l.isra.0+0x54>
 80070c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80070c8:	bf04      	itt	eq
 80070ca:	782c      	ldrbeq	r4, [r5, #0]
 80070cc:	1c85      	addeq	r5, r0, #2
 80070ce:	e7ec      	b.n	80070aa <_strtoul_l.isra.0+0x22>
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1f6      	bne.n	80070c2 <_strtoul_l.isra.0+0x3a>
 80070d4:	2c30      	cmp	r4, #48	@ 0x30
 80070d6:	bf14      	ite	ne
 80070d8:	230a      	movne	r3, #10
 80070da:	2308      	moveq	r3, #8
 80070dc:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80070e0:	2600      	movs	r6, #0
 80070e2:	fbb8 f8f3 	udiv	r8, r8, r3
 80070e6:	fb03 f908 	mul.w	r9, r3, r8
 80070ea:	ea6f 0909 	mvn.w	r9, r9
 80070ee:	4630      	mov	r0, r6
 80070f0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80070f4:	f1bc 0f09 	cmp.w	ip, #9
 80070f8:	d810      	bhi.n	800711c <_strtoul_l.isra.0+0x94>
 80070fa:	4664      	mov	r4, ip
 80070fc:	42a3      	cmp	r3, r4
 80070fe:	dd1e      	ble.n	800713e <_strtoul_l.isra.0+0xb6>
 8007100:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8007104:	d007      	beq.n	8007116 <_strtoul_l.isra.0+0x8e>
 8007106:	4580      	cmp	r8, r0
 8007108:	d316      	bcc.n	8007138 <_strtoul_l.isra.0+0xb0>
 800710a:	d101      	bne.n	8007110 <_strtoul_l.isra.0+0x88>
 800710c:	45a1      	cmp	r9, r4
 800710e:	db13      	blt.n	8007138 <_strtoul_l.isra.0+0xb0>
 8007110:	fb00 4003 	mla	r0, r0, r3, r4
 8007114:	2601      	movs	r6, #1
 8007116:	f815 4b01 	ldrb.w	r4, [r5], #1
 800711a:	e7e9      	b.n	80070f0 <_strtoul_l.isra.0+0x68>
 800711c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007120:	f1bc 0f19 	cmp.w	ip, #25
 8007124:	d801      	bhi.n	800712a <_strtoul_l.isra.0+0xa2>
 8007126:	3c37      	subs	r4, #55	@ 0x37
 8007128:	e7e8      	b.n	80070fc <_strtoul_l.isra.0+0x74>
 800712a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800712e:	f1bc 0f19 	cmp.w	ip, #25
 8007132:	d804      	bhi.n	800713e <_strtoul_l.isra.0+0xb6>
 8007134:	3c57      	subs	r4, #87	@ 0x57
 8007136:	e7e1      	b.n	80070fc <_strtoul_l.isra.0+0x74>
 8007138:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800713c:	e7eb      	b.n	8007116 <_strtoul_l.isra.0+0x8e>
 800713e:	1c73      	adds	r3, r6, #1
 8007140:	d106      	bne.n	8007150 <_strtoul_l.isra.0+0xc8>
 8007142:	2322      	movs	r3, #34	@ 0x22
 8007144:	f8ce 3000 	str.w	r3, [lr]
 8007148:	4630      	mov	r0, r6
 800714a:	b932      	cbnz	r2, 800715a <_strtoul_l.isra.0+0xd2>
 800714c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007150:	b107      	cbz	r7, 8007154 <_strtoul_l.isra.0+0xcc>
 8007152:	4240      	negs	r0, r0
 8007154:	2a00      	cmp	r2, #0
 8007156:	d0f9      	beq.n	800714c <_strtoul_l.isra.0+0xc4>
 8007158:	b106      	cbz	r6, 800715c <_strtoul_l.isra.0+0xd4>
 800715a:	1e69      	subs	r1, r5, #1
 800715c:	6011      	str	r1, [r2, #0]
 800715e:	e7f5      	b.n	800714c <_strtoul_l.isra.0+0xc4>
 8007160:	0800adb9 	.word	0x0800adb9

08007164 <strtoul>:
 8007164:	4613      	mov	r3, r2
 8007166:	460a      	mov	r2, r1
 8007168:	4601      	mov	r1, r0
 800716a:	4802      	ldr	r0, [pc, #8]	@ (8007174 <strtoul+0x10>)
 800716c:	6800      	ldr	r0, [r0, #0]
 800716e:	f7ff bf8b 	b.w	8007088 <_strtoul_l.isra.0>
 8007172:	bf00      	nop
 8007174:	20000190 	.word	0x20000190

08007178 <__cvt>:
 8007178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800717c:	ec57 6b10 	vmov	r6, r7, d0
 8007180:	2f00      	cmp	r7, #0
 8007182:	460c      	mov	r4, r1
 8007184:	4619      	mov	r1, r3
 8007186:	463b      	mov	r3, r7
 8007188:	bfbb      	ittet	lt
 800718a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800718e:	461f      	movlt	r7, r3
 8007190:	2300      	movge	r3, #0
 8007192:	232d      	movlt	r3, #45	@ 0x2d
 8007194:	700b      	strb	r3, [r1, #0]
 8007196:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007198:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800719c:	4691      	mov	r9, r2
 800719e:	f023 0820 	bic.w	r8, r3, #32
 80071a2:	bfbc      	itt	lt
 80071a4:	4632      	movlt	r2, r6
 80071a6:	4616      	movlt	r6, r2
 80071a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071ac:	d005      	beq.n	80071ba <__cvt+0x42>
 80071ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80071b2:	d100      	bne.n	80071b6 <__cvt+0x3e>
 80071b4:	3401      	adds	r4, #1
 80071b6:	2102      	movs	r1, #2
 80071b8:	e000      	b.n	80071bc <__cvt+0x44>
 80071ba:	2103      	movs	r1, #3
 80071bc:	ab03      	add	r3, sp, #12
 80071be:	9301      	str	r3, [sp, #4]
 80071c0:	ab02      	add	r3, sp, #8
 80071c2:	9300      	str	r3, [sp, #0]
 80071c4:	ec47 6b10 	vmov	d0, r6, r7
 80071c8:	4653      	mov	r3, sl
 80071ca:	4622      	mov	r2, r4
 80071cc:	f000 fea4 	bl	8007f18 <_dtoa_r>
 80071d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80071d4:	4605      	mov	r5, r0
 80071d6:	d119      	bne.n	800720c <__cvt+0x94>
 80071d8:	f019 0f01 	tst.w	r9, #1
 80071dc:	d00e      	beq.n	80071fc <__cvt+0x84>
 80071de:	eb00 0904 	add.w	r9, r0, r4
 80071e2:	2200      	movs	r2, #0
 80071e4:	2300      	movs	r3, #0
 80071e6:	4630      	mov	r0, r6
 80071e8:	4639      	mov	r1, r7
 80071ea:	f7f9 fc75 	bl	8000ad8 <__aeabi_dcmpeq>
 80071ee:	b108      	cbz	r0, 80071f4 <__cvt+0x7c>
 80071f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80071f4:	2230      	movs	r2, #48	@ 0x30
 80071f6:	9b03      	ldr	r3, [sp, #12]
 80071f8:	454b      	cmp	r3, r9
 80071fa:	d31e      	bcc.n	800723a <__cvt+0xc2>
 80071fc:	9b03      	ldr	r3, [sp, #12]
 80071fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007200:	1b5b      	subs	r3, r3, r5
 8007202:	4628      	mov	r0, r5
 8007204:	6013      	str	r3, [r2, #0]
 8007206:	b004      	add	sp, #16
 8007208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007210:	eb00 0904 	add.w	r9, r0, r4
 8007214:	d1e5      	bne.n	80071e2 <__cvt+0x6a>
 8007216:	7803      	ldrb	r3, [r0, #0]
 8007218:	2b30      	cmp	r3, #48	@ 0x30
 800721a:	d10a      	bne.n	8007232 <__cvt+0xba>
 800721c:	2200      	movs	r2, #0
 800721e:	2300      	movs	r3, #0
 8007220:	4630      	mov	r0, r6
 8007222:	4639      	mov	r1, r7
 8007224:	f7f9 fc58 	bl	8000ad8 <__aeabi_dcmpeq>
 8007228:	b918      	cbnz	r0, 8007232 <__cvt+0xba>
 800722a:	f1c4 0401 	rsb	r4, r4, #1
 800722e:	f8ca 4000 	str.w	r4, [sl]
 8007232:	f8da 3000 	ldr.w	r3, [sl]
 8007236:	4499      	add	r9, r3
 8007238:	e7d3      	b.n	80071e2 <__cvt+0x6a>
 800723a:	1c59      	adds	r1, r3, #1
 800723c:	9103      	str	r1, [sp, #12]
 800723e:	701a      	strb	r2, [r3, #0]
 8007240:	e7d9      	b.n	80071f6 <__cvt+0x7e>

08007242 <__exponent>:
 8007242:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007244:	2900      	cmp	r1, #0
 8007246:	bfba      	itte	lt
 8007248:	4249      	neglt	r1, r1
 800724a:	232d      	movlt	r3, #45	@ 0x2d
 800724c:	232b      	movge	r3, #43	@ 0x2b
 800724e:	2909      	cmp	r1, #9
 8007250:	7002      	strb	r2, [r0, #0]
 8007252:	7043      	strb	r3, [r0, #1]
 8007254:	dd29      	ble.n	80072aa <__exponent+0x68>
 8007256:	f10d 0307 	add.w	r3, sp, #7
 800725a:	461d      	mov	r5, r3
 800725c:	270a      	movs	r7, #10
 800725e:	461a      	mov	r2, r3
 8007260:	fbb1 f6f7 	udiv	r6, r1, r7
 8007264:	fb07 1416 	mls	r4, r7, r6, r1
 8007268:	3430      	adds	r4, #48	@ 0x30
 800726a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800726e:	460c      	mov	r4, r1
 8007270:	2c63      	cmp	r4, #99	@ 0x63
 8007272:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007276:	4631      	mov	r1, r6
 8007278:	dcf1      	bgt.n	800725e <__exponent+0x1c>
 800727a:	3130      	adds	r1, #48	@ 0x30
 800727c:	1e94      	subs	r4, r2, #2
 800727e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007282:	1c41      	adds	r1, r0, #1
 8007284:	4623      	mov	r3, r4
 8007286:	42ab      	cmp	r3, r5
 8007288:	d30a      	bcc.n	80072a0 <__exponent+0x5e>
 800728a:	f10d 0309 	add.w	r3, sp, #9
 800728e:	1a9b      	subs	r3, r3, r2
 8007290:	42ac      	cmp	r4, r5
 8007292:	bf88      	it	hi
 8007294:	2300      	movhi	r3, #0
 8007296:	3302      	adds	r3, #2
 8007298:	4403      	add	r3, r0
 800729a:	1a18      	subs	r0, r3, r0
 800729c:	b003      	add	sp, #12
 800729e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80072a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80072a8:	e7ed      	b.n	8007286 <__exponent+0x44>
 80072aa:	2330      	movs	r3, #48	@ 0x30
 80072ac:	3130      	adds	r1, #48	@ 0x30
 80072ae:	7083      	strb	r3, [r0, #2]
 80072b0:	70c1      	strb	r1, [r0, #3]
 80072b2:	1d03      	adds	r3, r0, #4
 80072b4:	e7f1      	b.n	800729a <__exponent+0x58>
	...

080072b8 <_printf_float>:
 80072b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072bc:	b08d      	sub	sp, #52	@ 0x34
 80072be:	460c      	mov	r4, r1
 80072c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80072c4:	4616      	mov	r6, r2
 80072c6:	461f      	mov	r7, r3
 80072c8:	4605      	mov	r5, r0
 80072ca:	f000 fd07 	bl	8007cdc <_localeconv_r>
 80072ce:	6803      	ldr	r3, [r0, #0]
 80072d0:	9304      	str	r3, [sp, #16]
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7f8 ffd4 	bl	8000280 <strlen>
 80072d8:	2300      	movs	r3, #0
 80072da:	930a      	str	r3, [sp, #40]	@ 0x28
 80072dc:	f8d8 3000 	ldr.w	r3, [r8]
 80072e0:	9005      	str	r0, [sp, #20]
 80072e2:	3307      	adds	r3, #7
 80072e4:	f023 0307 	bic.w	r3, r3, #7
 80072e8:	f103 0208 	add.w	r2, r3, #8
 80072ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80072f0:	f8d4 b000 	ldr.w	fp, [r4]
 80072f4:	f8c8 2000 	str.w	r2, [r8]
 80072f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007300:	9307      	str	r3, [sp, #28]
 8007302:	f8cd 8018 	str.w	r8, [sp, #24]
 8007306:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800730a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800730e:	4b9c      	ldr	r3, [pc, #624]	@ (8007580 <_printf_float+0x2c8>)
 8007310:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007314:	f7f9 fc12 	bl	8000b3c <__aeabi_dcmpun>
 8007318:	bb70      	cbnz	r0, 8007378 <_printf_float+0xc0>
 800731a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800731e:	4b98      	ldr	r3, [pc, #608]	@ (8007580 <_printf_float+0x2c8>)
 8007320:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007324:	f7f9 fbec 	bl	8000b00 <__aeabi_dcmple>
 8007328:	bb30      	cbnz	r0, 8007378 <_printf_float+0xc0>
 800732a:	2200      	movs	r2, #0
 800732c:	2300      	movs	r3, #0
 800732e:	4640      	mov	r0, r8
 8007330:	4649      	mov	r1, r9
 8007332:	f7f9 fbdb 	bl	8000aec <__aeabi_dcmplt>
 8007336:	b110      	cbz	r0, 800733e <_printf_float+0x86>
 8007338:	232d      	movs	r3, #45	@ 0x2d
 800733a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800733e:	4a91      	ldr	r2, [pc, #580]	@ (8007584 <_printf_float+0x2cc>)
 8007340:	4b91      	ldr	r3, [pc, #580]	@ (8007588 <_printf_float+0x2d0>)
 8007342:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007346:	bf8c      	ite	hi
 8007348:	4690      	movhi	r8, r2
 800734a:	4698      	movls	r8, r3
 800734c:	2303      	movs	r3, #3
 800734e:	6123      	str	r3, [r4, #16]
 8007350:	f02b 0304 	bic.w	r3, fp, #4
 8007354:	6023      	str	r3, [r4, #0]
 8007356:	f04f 0900 	mov.w	r9, #0
 800735a:	9700      	str	r7, [sp, #0]
 800735c:	4633      	mov	r3, r6
 800735e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007360:	4621      	mov	r1, r4
 8007362:	4628      	mov	r0, r5
 8007364:	f000 f9d2 	bl	800770c <_printf_common>
 8007368:	3001      	adds	r0, #1
 800736a:	f040 808d 	bne.w	8007488 <_printf_float+0x1d0>
 800736e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007372:	b00d      	add	sp, #52	@ 0x34
 8007374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007378:	4642      	mov	r2, r8
 800737a:	464b      	mov	r3, r9
 800737c:	4640      	mov	r0, r8
 800737e:	4649      	mov	r1, r9
 8007380:	f7f9 fbdc 	bl	8000b3c <__aeabi_dcmpun>
 8007384:	b140      	cbz	r0, 8007398 <_printf_float+0xe0>
 8007386:	464b      	mov	r3, r9
 8007388:	2b00      	cmp	r3, #0
 800738a:	bfbc      	itt	lt
 800738c:	232d      	movlt	r3, #45	@ 0x2d
 800738e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007392:	4a7e      	ldr	r2, [pc, #504]	@ (800758c <_printf_float+0x2d4>)
 8007394:	4b7e      	ldr	r3, [pc, #504]	@ (8007590 <_printf_float+0x2d8>)
 8007396:	e7d4      	b.n	8007342 <_printf_float+0x8a>
 8007398:	6863      	ldr	r3, [r4, #4]
 800739a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800739e:	9206      	str	r2, [sp, #24]
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	d13b      	bne.n	800741c <_printf_float+0x164>
 80073a4:	2306      	movs	r3, #6
 80073a6:	6063      	str	r3, [r4, #4]
 80073a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80073ac:	2300      	movs	r3, #0
 80073ae:	6022      	str	r2, [r4, #0]
 80073b0:	9303      	str	r3, [sp, #12]
 80073b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80073b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80073b8:	ab09      	add	r3, sp, #36	@ 0x24
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	6861      	ldr	r1, [r4, #4]
 80073be:	ec49 8b10 	vmov	d0, r8, r9
 80073c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80073c6:	4628      	mov	r0, r5
 80073c8:	f7ff fed6 	bl	8007178 <__cvt>
 80073cc:	9b06      	ldr	r3, [sp, #24]
 80073ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073d0:	2b47      	cmp	r3, #71	@ 0x47
 80073d2:	4680      	mov	r8, r0
 80073d4:	d129      	bne.n	800742a <_printf_float+0x172>
 80073d6:	1cc8      	adds	r0, r1, #3
 80073d8:	db02      	blt.n	80073e0 <_printf_float+0x128>
 80073da:	6863      	ldr	r3, [r4, #4]
 80073dc:	4299      	cmp	r1, r3
 80073de:	dd41      	ble.n	8007464 <_printf_float+0x1ac>
 80073e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80073e4:	fa5f fa8a 	uxtb.w	sl, sl
 80073e8:	3901      	subs	r1, #1
 80073ea:	4652      	mov	r2, sl
 80073ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80073f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80073f2:	f7ff ff26 	bl	8007242 <__exponent>
 80073f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073f8:	1813      	adds	r3, r2, r0
 80073fa:	2a01      	cmp	r2, #1
 80073fc:	4681      	mov	r9, r0
 80073fe:	6123      	str	r3, [r4, #16]
 8007400:	dc02      	bgt.n	8007408 <_printf_float+0x150>
 8007402:	6822      	ldr	r2, [r4, #0]
 8007404:	07d2      	lsls	r2, r2, #31
 8007406:	d501      	bpl.n	800740c <_printf_float+0x154>
 8007408:	3301      	adds	r3, #1
 800740a:	6123      	str	r3, [r4, #16]
 800740c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007410:	2b00      	cmp	r3, #0
 8007412:	d0a2      	beq.n	800735a <_printf_float+0xa2>
 8007414:	232d      	movs	r3, #45	@ 0x2d
 8007416:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800741a:	e79e      	b.n	800735a <_printf_float+0xa2>
 800741c:	9a06      	ldr	r2, [sp, #24]
 800741e:	2a47      	cmp	r2, #71	@ 0x47
 8007420:	d1c2      	bne.n	80073a8 <_printf_float+0xf0>
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1c0      	bne.n	80073a8 <_printf_float+0xf0>
 8007426:	2301      	movs	r3, #1
 8007428:	e7bd      	b.n	80073a6 <_printf_float+0xee>
 800742a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800742e:	d9db      	bls.n	80073e8 <_printf_float+0x130>
 8007430:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007434:	d118      	bne.n	8007468 <_printf_float+0x1b0>
 8007436:	2900      	cmp	r1, #0
 8007438:	6863      	ldr	r3, [r4, #4]
 800743a:	dd0b      	ble.n	8007454 <_printf_float+0x19c>
 800743c:	6121      	str	r1, [r4, #16]
 800743e:	b913      	cbnz	r3, 8007446 <_printf_float+0x18e>
 8007440:	6822      	ldr	r2, [r4, #0]
 8007442:	07d0      	lsls	r0, r2, #31
 8007444:	d502      	bpl.n	800744c <_printf_float+0x194>
 8007446:	3301      	adds	r3, #1
 8007448:	440b      	add	r3, r1
 800744a:	6123      	str	r3, [r4, #16]
 800744c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800744e:	f04f 0900 	mov.w	r9, #0
 8007452:	e7db      	b.n	800740c <_printf_float+0x154>
 8007454:	b913      	cbnz	r3, 800745c <_printf_float+0x1a4>
 8007456:	6822      	ldr	r2, [r4, #0]
 8007458:	07d2      	lsls	r2, r2, #31
 800745a:	d501      	bpl.n	8007460 <_printf_float+0x1a8>
 800745c:	3302      	adds	r3, #2
 800745e:	e7f4      	b.n	800744a <_printf_float+0x192>
 8007460:	2301      	movs	r3, #1
 8007462:	e7f2      	b.n	800744a <_printf_float+0x192>
 8007464:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800746a:	4299      	cmp	r1, r3
 800746c:	db05      	blt.n	800747a <_printf_float+0x1c2>
 800746e:	6823      	ldr	r3, [r4, #0]
 8007470:	6121      	str	r1, [r4, #16]
 8007472:	07d8      	lsls	r0, r3, #31
 8007474:	d5ea      	bpl.n	800744c <_printf_float+0x194>
 8007476:	1c4b      	adds	r3, r1, #1
 8007478:	e7e7      	b.n	800744a <_printf_float+0x192>
 800747a:	2900      	cmp	r1, #0
 800747c:	bfd4      	ite	le
 800747e:	f1c1 0202 	rsble	r2, r1, #2
 8007482:	2201      	movgt	r2, #1
 8007484:	4413      	add	r3, r2
 8007486:	e7e0      	b.n	800744a <_printf_float+0x192>
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	055a      	lsls	r2, r3, #21
 800748c:	d407      	bmi.n	800749e <_printf_float+0x1e6>
 800748e:	6923      	ldr	r3, [r4, #16]
 8007490:	4642      	mov	r2, r8
 8007492:	4631      	mov	r1, r6
 8007494:	4628      	mov	r0, r5
 8007496:	47b8      	blx	r7
 8007498:	3001      	adds	r0, #1
 800749a:	d12b      	bne.n	80074f4 <_printf_float+0x23c>
 800749c:	e767      	b.n	800736e <_printf_float+0xb6>
 800749e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80074a2:	f240 80dd 	bls.w	8007660 <_printf_float+0x3a8>
 80074a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80074aa:	2200      	movs	r2, #0
 80074ac:	2300      	movs	r3, #0
 80074ae:	f7f9 fb13 	bl	8000ad8 <__aeabi_dcmpeq>
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d033      	beq.n	800751e <_printf_float+0x266>
 80074b6:	4a37      	ldr	r2, [pc, #220]	@ (8007594 <_printf_float+0x2dc>)
 80074b8:	2301      	movs	r3, #1
 80074ba:	4631      	mov	r1, r6
 80074bc:	4628      	mov	r0, r5
 80074be:	47b8      	blx	r7
 80074c0:	3001      	adds	r0, #1
 80074c2:	f43f af54 	beq.w	800736e <_printf_float+0xb6>
 80074c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80074ca:	4543      	cmp	r3, r8
 80074cc:	db02      	blt.n	80074d4 <_printf_float+0x21c>
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	07d8      	lsls	r0, r3, #31
 80074d2:	d50f      	bpl.n	80074f4 <_printf_float+0x23c>
 80074d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074d8:	4631      	mov	r1, r6
 80074da:	4628      	mov	r0, r5
 80074dc:	47b8      	blx	r7
 80074de:	3001      	adds	r0, #1
 80074e0:	f43f af45 	beq.w	800736e <_printf_float+0xb6>
 80074e4:	f04f 0900 	mov.w	r9, #0
 80074e8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80074ec:	f104 0a1a 	add.w	sl, r4, #26
 80074f0:	45c8      	cmp	r8, r9
 80074f2:	dc09      	bgt.n	8007508 <_printf_float+0x250>
 80074f4:	6823      	ldr	r3, [r4, #0]
 80074f6:	079b      	lsls	r3, r3, #30
 80074f8:	f100 8103 	bmi.w	8007702 <_printf_float+0x44a>
 80074fc:	68e0      	ldr	r0, [r4, #12]
 80074fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007500:	4298      	cmp	r0, r3
 8007502:	bfb8      	it	lt
 8007504:	4618      	movlt	r0, r3
 8007506:	e734      	b.n	8007372 <_printf_float+0xba>
 8007508:	2301      	movs	r3, #1
 800750a:	4652      	mov	r2, sl
 800750c:	4631      	mov	r1, r6
 800750e:	4628      	mov	r0, r5
 8007510:	47b8      	blx	r7
 8007512:	3001      	adds	r0, #1
 8007514:	f43f af2b 	beq.w	800736e <_printf_float+0xb6>
 8007518:	f109 0901 	add.w	r9, r9, #1
 800751c:	e7e8      	b.n	80074f0 <_printf_float+0x238>
 800751e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007520:	2b00      	cmp	r3, #0
 8007522:	dc39      	bgt.n	8007598 <_printf_float+0x2e0>
 8007524:	4a1b      	ldr	r2, [pc, #108]	@ (8007594 <_printf_float+0x2dc>)
 8007526:	2301      	movs	r3, #1
 8007528:	4631      	mov	r1, r6
 800752a:	4628      	mov	r0, r5
 800752c:	47b8      	blx	r7
 800752e:	3001      	adds	r0, #1
 8007530:	f43f af1d 	beq.w	800736e <_printf_float+0xb6>
 8007534:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007538:	ea59 0303 	orrs.w	r3, r9, r3
 800753c:	d102      	bne.n	8007544 <_printf_float+0x28c>
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	07d9      	lsls	r1, r3, #31
 8007542:	d5d7      	bpl.n	80074f4 <_printf_float+0x23c>
 8007544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007548:	4631      	mov	r1, r6
 800754a:	4628      	mov	r0, r5
 800754c:	47b8      	blx	r7
 800754e:	3001      	adds	r0, #1
 8007550:	f43f af0d 	beq.w	800736e <_printf_float+0xb6>
 8007554:	f04f 0a00 	mov.w	sl, #0
 8007558:	f104 0b1a 	add.w	fp, r4, #26
 800755c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800755e:	425b      	negs	r3, r3
 8007560:	4553      	cmp	r3, sl
 8007562:	dc01      	bgt.n	8007568 <_printf_float+0x2b0>
 8007564:	464b      	mov	r3, r9
 8007566:	e793      	b.n	8007490 <_printf_float+0x1d8>
 8007568:	2301      	movs	r3, #1
 800756a:	465a      	mov	r2, fp
 800756c:	4631      	mov	r1, r6
 800756e:	4628      	mov	r0, r5
 8007570:	47b8      	blx	r7
 8007572:	3001      	adds	r0, #1
 8007574:	f43f aefb 	beq.w	800736e <_printf_float+0xb6>
 8007578:	f10a 0a01 	add.w	sl, sl, #1
 800757c:	e7ee      	b.n	800755c <_printf_float+0x2a4>
 800757e:	bf00      	nop
 8007580:	7fefffff 	.word	0x7fefffff
 8007584:	0800ab96 	.word	0x0800ab96
 8007588:	0800ab92 	.word	0x0800ab92
 800758c:	0800ab9e 	.word	0x0800ab9e
 8007590:	0800ab9a 	.word	0x0800ab9a
 8007594:	0800aba2 	.word	0x0800aba2
 8007598:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800759a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800759e:	4553      	cmp	r3, sl
 80075a0:	bfa8      	it	ge
 80075a2:	4653      	movge	r3, sl
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	4699      	mov	r9, r3
 80075a8:	dc36      	bgt.n	8007618 <_printf_float+0x360>
 80075aa:	f04f 0b00 	mov.w	fp, #0
 80075ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075b2:	f104 021a 	add.w	r2, r4, #26
 80075b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80075b8:	9306      	str	r3, [sp, #24]
 80075ba:	eba3 0309 	sub.w	r3, r3, r9
 80075be:	455b      	cmp	r3, fp
 80075c0:	dc31      	bgt.n	8007626 <_printf_float+0x36e>
 80075c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075c4:	459a      	cmp	sl, r3
 80075c6:	dc3a      	bgt.n	800763e <_printf_float+0x386>
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	07da      	lsls	r2, r3, #31
 80075cc:	d437      	bmi.n	800763e <_printf_float+0x386>
 80075ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075d0:	ebaa 0903 	sub.w	r9, sl, r3
 80075d4:	9b06      	ldr	r3, [sp, #24]
 80075d6:	ebaa 0303 	sub.w	r3, sl, r3
 80075da:	4599      	cmp	r9, r3
 80075dc:	bfa8      	it	ge
 80075de:	4699      	movge	r9, r3
 80075e0:	f1b9 0f00 	cmp.w	r9, #0
 80075e4:	dc33      	bgt.n	800764e <_printf_float+0x396>
 80075e6:	f04f 0800 	mov.w	r8, #0
 80075ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075ee:	f104 0b1a 	add.w	fp, r4, #26
 80075f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f4:	ebaa 0303 	sub.w	r3, sl, r3
 80075f8:	eba3 0309 	sub.w	r3, r3, r9
 80075fc:	4543      	cmp	r3, r8
 80075fe:	f77f af79 	ble.w	80074f4 <_printf_float+0x23c>
 8007602:	2301      	movs	r3, #1
 8007604:	465a      	mov	r2, fp
 8007606:	4631      	mov	r1, r6
 8007608:	4628      	mov	r0, r5
 800760a:	47b8      	blx	r7
 800760c:	3001      	adds	r0, #1
 800760e:	f43f aeae 	beq.w	800736e <_printf_float+0xb6>
 8007612:	f108 0801 	add.w	r8, r8, #1
 8007616:	e7ec      	b.n	80075f2 <_printf_float+0x33a>
 8007618:	4642      	mov	r2, r8
 800761a:	4631      	mov	r1, r6
 800761c:	4628      	mov	r0, r5
 800761e:	47b8      	blx	r7
 8007620:	3001      	adds	r0, #1
 8007622:	d1c2      	bne.n	80075aa <_printf_float+0x2f2>
 8007624:	e6a3      	b.n	800736e <_printf_float+0xb6>
 8007626:	2301      	movs	r3, #1
 8007628:	4631      	mov	r1, r6
 800762a:	4628      	mov	r0, r5
 800762c:	9206      	str	r2, [sp, #24]
 800762e:	47b8      	blx	r7
 8007630:	3001      	adds	r0, #1
 8007632:	f43f ae9c 	beq.w	800736e <_printf_float+0xb6>
 8007636:	9a06      	ldr	r2, [sp, #24]
 8007638:	f10b 0b01 	add.w	fp, fp, #1
 800763c:	e7bb      	b.n	80075b6 <_printf_float+0x2fe>
 800763e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007642:	4631      	mov	r1, r6
 8007644:	4628      	mov	r0, r5
 8007646:	47b8      	blx	r7
 8007648:	3001      	adds	r0, #1
 800764a:	d1c0      	bne.n	80075ce <_printf_float+0x316>
 800764c:	e68f      	b.n	800736e <_printf_float+0xb6>
 800764e:	9a06      	ldr	r2, [sp, #24]
 8007650:	464b      	mov	r3, r9
 8007652:	4442      	add	r2, r8
 8007654:	4631      	mov	r1, r6
 8007656:	4628      	mov	r0, r5
 8007658:	47b8      	blx	r7
 800765a:	3001      	adds	r0, #1
 800765c:	d1c3      	bne.n	80075e6 <_printf_float+0x32e>
 800765e:	e686      	b.n	800736e <_printf_float+0xb6>
 8007660:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007664:	f1ba 0f01 	cmp.w	sl, #1
 8007668:	dc01      	bgt.n	800766e <_printf_float+0x3b6>
 800766a:	07db      	lsls	r3, r3, #31
 800766c:	d536      	bpl.n	80076dc <_printf_float+0x424>
 800766e:	2301      	movs	r3, #1
 8007670:	4642      	mov	r2, r8
 8007672:	4631      	mov	r1, r6
 8007674:	4628      	mov	r0, r5
 8007676:	47b8      	blx	r7
 8007678:	3001      	adds	r0, #1
 800767a:	f43f ae78 	beq.w	800736e <_printf_float+0xb6>
 800767e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007682:	4631      	mov	r1, r6
 8007684:	4628      	mov	r0, r5
 8007686:	47b8      	blx	r7
 8007688:	3001      	adds	r0, #1
 800768a:	f43f ae70 	beq.w	800736e <_printf_float+0xb6>
 800768e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007692:	2200      	movs	r2, #0
 8007694:	2300      	movs	r3, #0
 8007696:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800769a:	f7f9 fa1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800769e:	b9c0      	cbnz	r0, 80076d2 <_printf_float+0x41a>
 80076a0:	4653      	mov	r3, sl
 80076a2:	f108 0201 	add.w	r2, r8, #1
 80076a6:	4631      	mov	r1, r6
 80076a8:	4628      	mov	r0, r5
 80076aa:	47b8      	blx	r7
 80076ac:	3001      	adds	r0, #1
 80076ae:	d10c      	bne.n	80076ca <_printf_float+0x412>
 80076b0:	e65d      	b.n	800736e <_printf_float+0xb6>
 80076b2:	2301      	movs	r3, #1
 80076b4:	465a      	mov	r2, fp
 80076b6:	4631      	mov	r1, r6
 80076b8:	4628      	mov	r0, r5
 80076ba:	47b8      	blx	r7
 80076bc:	3001      	adds	r0, #1
 80076be:	f43f ae56 	beq.w	800736e <_printf_float+0xb6>
 80076c2:	f108 0801 	add.w	r8, r8, #1
 80076c6:	45d0      	cmp	r8, sl
 80076c8:	dbf3      	blt.n	80076b2 <_printf_float+0x3fa>
 80076ca:	464b      	mov	r3, r9
 80076cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80076d0:	e6df      	b.n	8007492 <_printf_float+0x1da>
 80076d2:	f04f 0800 	mov.w	r8, #0
 80076d6:	f104 0b1a 	add.w	fp, r4, #26
 80076da:	e7f4      	b.n	80076c6 <_printf_float+0x40e>
 80076dc:	2301      	movs	r3, #1
 80076de:	4642      	mov	r2, r8
 80076e0:	e7e1      	b.n	80076a6 <_printf_float+0x3ee>
 80076e2:	2301      	movs	r3, #1
 80076e4:	464a      	mov	r2, r9
 80076e6:	4631      	mov	r1, r6
 80076e8:	4628      	mov	r0, r5
 80076ea:	47b8      	blx	r7
 80076ec:	3001      	adds	r0, #1
 80076ee:	f43f ae3e 	beq.w	800736e <_printf_float+0xb6>
 80076f2:	f108 0801 	add.w	r8, r8, #1
 80076f6:	68e3      	ldr	r3, [r4, #12]
 80076f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076fa:	1a5b      	subs	r3, r3, r1
 80076fc:	4543      	cmp	r3, r8
 80076fe:	dcf0      	bgt.n	80076e2 <_printf_float+0x42a>
 8007700:	e6fc      	b.n	80074fc <_printf_float+0x244>
 8007702:	f04f 0800 	mov.w	r8, #0
 8007706:	f104 0919 	add.w	r9, r4, #25
 800770a:	e7f4      	b.n	80076f6 <_printf_float+0x43e>

0800770c <_printf_common>:
 800770c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007710:	4616      	mov	r6, r2
 8007712:	4698      	mov	r8, r3
 8007714:	688a      	ldr	r2, [r1, #8]
 8007716:	690b      	ldr	r3, [r1, #16]
 8007718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800771c:	4293      	cmp	r3, r2
 800771e:	bfb8      	it	lt
 8007720:	4613      	movlt	r3, r2
 8007722:	6033      	str	r3, [r6, #0]
 8007724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007728:	4607      	mov	r7, r0
 800772a:	460c      	mov	r4, r1
 800772c:	b10a      	cbz	r2, 8007732 <_printf_common+0x26>
 800772e:	3301      	adds	r3, #1
 8007730:	6033      	str	r3, [r6, #0]
 8007732:	6823      	ldr	r3, [r4, #0]
 8007734:	0699      	lsls	r1, r3, #26
 8007736:	bf42      	ittt	mi
 8007738:	6833      	ldrmi	r3, [r6, #0]
 800773a:	3302      	addmi	r3, #2
 800773c:	6033      	strmi	r3, [r6, #0]
 800773e:	6825      	ldr	r5, [r4, #0]
 8007740:	f015 0506 	ands.w	r5, r5, #6
 8007744:	d106      	bne.n	8007754 <_printf_common+0x48>
 8007746:	f104 0a19 	add.w	sl, r4, #25
 800774a:	68e3      	ldr	r3, [r4, #12]
 800774c:	6832      	ldr	r2, [r6, #0]
 800774e:	1a9b      	subs	r3, r3, r2
 8007750:	42ab      	cmp	r3, r5
 8007752:	dc26      	bgt.n	80077a2 <_printf_common+0x96>
 8007754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007758:	6822      	ldr	r2, [r4, #0]
 800775a:	3b00      	subs	r3, #0
 800775c:	bf18      	it	ne
 800775e:	2301      	movne	r3, #1
 8007760:	0692      	lsls	r2, r2, #26
 8007762:	d42b      	bmi.n	80077bc <_printf_common+0xb0>
 8007764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007768:	4641      	mov	r1, r8
 800776a:	4638      	mov	r0, r7
 800776c:	47c8      	blx	r9
 800776e:	3001      	adds	r0, #1
 8007770:	d01e      	beq.n	80077b0 <_printf_common+0xa4>
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	6922      	ldr	r2, [r4, #16]
 8007776:	f003 0306 	and.w	r3, r3, #6
 800777a:	2b04      	cmp	r3, #4
 800777c:	bf02      	ittt	eq
 800777e:	68e5      	ldreq	r5, [r4, #12]
 8007780:	6833      	ldreq	r3, [r6, #0]
 8007782:	1aed      	subeq	r5, r5, r3
 8007784:	68a3      	ldr	r3, [r4, #8]
 8007786:	bf0c      	ite	eq
 8007788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800778c:	2500      	movne	r5, #0
 800778e:	4293      	cmp	r3, r2
 8007790:	bfc4      	itt	gt
 8007792:	1a9b      	subgt	r3, r3, r2
 8007794:	18ed      	addgt	r5, r5, r3
 8007796:	2600      	movs	r6, #0
 8007798:	341a      	adds	r4, #26
 800779a:	42b5      	cmp	r5, r6
 800779c:	d11a      	bne.n	80077d4 <_printf_common+0xc8>
 800779e:	2000      	movs	r0, #0
 80077a0:	e008      	b.n	80077b4 <_printf_common+0xa8>
 80077a2:	2301      	movs	r3, #1
 80077a4:	4652      	mov	r2, sl
 80077a6:	4641      	mov	r1, r8
 80077a8:	4638      	mov	r0, r7
 80077aa:	47c8      	blx	r9
 80077ac:	3001      	adds	r0, #1
 80077ae:	d103      	bne.n	80077b8 <_printf_common+0xac>
 80077b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b8:	3501      	adds	r5, #1
 80077ba:	e7c6      	b.n	800774a <_printf_common+0x3e>
 80077bc:	18e1      	adds	r1, r4, r3
 80077be:	1c5a      	adds	r2, r3, #1
 80077c0:	2030      	movs	r0, #48	@ 0x30
 80077c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077c6:	4422      	add	r2, r4
 80077c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077d0:	3302      	adds	r3, #2
 80077d2:	e7c7      	b.n	8007764 <_printf_common+0x58>
 80077d4:	2301      	movs	r3, #1
 80077d6:	4622      	mov	r2, r4
 80077d8:	4641      	mov	r1, r8
 80077da:	4638      	mov	r0, r7
 80077dc:	47c8      	blx	r9
 80077de:	3001      	adds	r0, #1
 80077e0:	d0e6      	beq.n	80077b0 <_printf_common+0xa4>
 80077e2:	3601      	adds	r6, #1
 80077e4:	e7d9      	b.n	800779a <_printf_common+0x8e>
	...

080077e8 <_printf_i>:
 80077e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077ec:	7e0f      	ldrb	r7, [r1, #24]
 80077ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077f0:	2f78      	cmp	r7, #120	@ 0x78
 80077f2:	4691      	mov	r9, r2
 80077f4:	4680      	mov	r8, r0
 80077f6:	460c      	mov	r4, r1
 80077f8:	469a      	mov	sl, r3
 80077fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077fe:	d807      	bhi.n	8007810 <_printf_i+0x28>
 8007800:	2f62      	cmp	r7, #98	@ 0x62
 8007802:	d80a      	bhi.n	800781a <_printf_i+0x32>
 8007804:	2f00      	cmp	r7, #0
 8007806:	f000 80d1 	beq.w	80079ac <_printf_i+0x1c4>
 800780a:	2f58      	cmp	r7, #88	@ 0x58
 800780c:	f000 80b8 	beq.w	8007980 <_printf_i+0x198>
 8007810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007818:	e03a      	b.n	8007890 <_printf_i+0xa8>
 800781a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800781e:	2b15      	cmp	r3, #21
 8007820:	d8f6      	bhi.n	8007810 <_printf_i+0x28>
 8007822:	a101      	add	r1, pc, #4	@ (adr r1, 8007828 <_printf_i+0x40>)
 8007824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007828:	08007881 	.word	0x08007881
 800782c:	08007895 	.word	0x08007895
 8007830:	08007811 	.word	0x08007811
 8007834:	08007811 	.word	0x08007811
 8007838:	08007811 	.word	0x08007811
 800783c:	08007811 	.word	0x08007811
 8007840:	08007895 	.word	0x08007895
 8007844:	08007811 	.word	0x08007811
 8007848:	08007811 	.word	0x08007811
 800784c:	08007811 	.word	0x08007811
 8007850:	08007811 	.word	0x08007811
 8007854:	08007993 	.word	0x08007993
 8007858:	080078bf 	.word	0x080078bf
 800785c:	0800794d 	.word	0x0800794d
 8007860:	08007811 	.word	0x08007811
 8007864:	08007811 	.word	0x08007811
 8007868:	080079b5 	.word	0x080079b5
 800786c:	08007811 	.word	0x08007811
 8007870:	080078bf 	.word	0x080078bf
 8007874:	08007811 	.word	0x08007811
 8007878:	08007811 	.word	0x08007811
 800787c:	08007955 	.word	0x08007955
 8007880:	6833      	ldr	r3, [r6, #0]
 8007882:	1d1a      	adds	r2, r3, #4
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6032      	str	r2, [r6, #0]
 8007888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800788c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007890:	2301      	movs	r3, #1
 8007892:	e09c      	b.n	80079ce <_printf_i+0x1e6>
 8007894:	6833      	ldr	r3, [r6, #0]
 8007896:	6820      	ldr	r0, [r4, #0]
 8007898:	1d19      	adds	r1, r3, #4
 800789a:	6031      	str	r1, [r6, #0]
 800789c:	0606      	lsls	r6, r0, #24
 800789e:	d501      	bpl.n	80078a4 <_printf_i+0xbc>
 80078a0:	681d      	ldr	r5, [r3, #0]
 80078a2:	e003      	b.n	80078ac <_printf_i+0xc4>
 80078a4:	0645      	lsls	r5, r0, #25
 80078a6:	d5fb      	bpl.n	80078a0 <_printf_i+0xb8>
 80078a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078ac:	2d00      	cmp	r5, #0
 80078ae:	da03      	bge.n	80078b8 <_printf_i+0xd0>
 80078b0:	232d      	movs	r3, #45	@ 0x2d
 80078b2:	426d      	negs	r5, r5
 80078b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078b8:	4858      	ldr	r0, [pc, #352]	@ (8007a1c <_printf_i+0x234>)
 80078ba:	230a      	movs	r3, #10
 80078bc:	e011      	b.n	80078e2 <_printf_i+0xfa>
 80078be:	6821      	ldr	r1, [r4, #0]
 80078c0:	6833      	ldr	r3, [r6, #0]
 80078c2:	0608      	lsls	r0, r1, #24
 80078c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80078c8:	d402      	bmi.n	80078d0 <_printf_i+0xe8>
 80078ca:	0649      	lsls	r1, r1, #25
 80078cc:	bf48      	it	mi
 80078ce:	b2ad      	uxthmi	r5, r5
 80078d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80078d2:	4852      	ldr	r0, [pc, #328]	@ (8007a1c <_printf_i+0x234>)
 80078d4:	6033      	str	r3, [r6, #0]
 80078d6:	bf14      	ite	ne
 80078d8:	230a      	movne	r3, #10
 80078da:	2308      	moveq	r3, #8
 80078dc:	2100      	movs	r1, #0
 80078de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078e2:	6866      	ldr	r6, [r4, #4]
 80078e4:	60a6      	str	r6, [r4, #8]
 80078e6:	2e00      	cmp	r6, #0
 80078e8:	db05      	blt.n	80078f6 <_printf_i+0x10e>
 80078ea:	6821      	ldr	r1, [r4, #0]
 80078ec:	432e      	orrs	r6, r5
 80078ee:	f021 0104 	bic.w	r1, r1, #4
 80078f2:	6021      	str	r1, [r4, #0]
 80078f4:	d04b      	beq.n	800798e <_printf_i+0x1a6>
 80078f6:	4616      	mov	r6, r2
 80078f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80078fc:	fb03 5711 	mls	r7, r3, r1, r5
 8007900:	5dc7      	ldrb	r7, [r0, r7]
 8007902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007906:	462f      	mov	r7, r5
 8007908:	42bb      	cmp	r3, r7
 800790a:	460d      	mov	r5, r1
 800790c:	d9f4      	bls.n	80078f8 <_printf_i+0x110>
 800790e:	2b08      	cmp	r3, #8
 8007910:	d10b      	bne.n	800792a <_printf_i+0x142>
 8007912:	6823      	ldr	r3, [r4, #0]
 8007914:	07df      	lsls	r7, r3, #31
 8007916:	d508      	bpl.n	800792a <_printf_i+0x142>
 8007918:	6923      	ldr	r3, [r4, #16]
 800791a:	6861      	ldr	r1, [r4, #4]
 800791c:	4299      	cmp	r1, r3
 800791e:	bfde      	ittt	le
 8007920:	2330      	movle	r3, #48	@ 0x30
 8007922:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007926:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800792a:	1b92      	subs	r2, r2, r6
 800792c:	6122      	str	r2, [r4, #16]
 800792e:	f8cd a000 	str.w	sl, [sp]
 8007932:	464b      	mov	r3, r9
 8007934:	aa03      	add	r2, sp, #12
 8007936:	4621      	mov	r1, r4
 8007938:	4640      	mov	r0, r8
 800793a:	f7ff fee7 	bl	800770c <_printf_common>
 800793e:	3001      	adds	r0, #1
 8007940:	d14a      	bne.n	80079d8 <_printf_i+0x1f0>
 8007942:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007946:	b004      	add	sp, #16
 8007948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	f043 0320 	orr.w	r3, r3, #32
 8007952:	6023      	str	r3, [r4, #0]
 8007954:	4832      	ldr	r0, [pc, #200]	@ (8007a20 <_printf_i+0x238>)
 8007956:	2778      	movs	r7, #120	@ 0x78
 8007958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	6831      	ldr	r1, [r6, #0]
 8007960:	061f      	lsls	r7, r3, #24
 8007962:	f851 5b04 	ldr.w	r5, [r1], #4
 8007966:	d402      	bmi.n	800796e <_printf_i+0x186>
 8007968:	065f      	lsls	r7, r3, #25
 800796a:	bf48      	it	mi
 800796c:	b2ad      	uxthmi	r5, r5
 800796e:	6031      	str	r1, [r6, #0]
 8007970:	07d9      	lsls	r1, r3, #31
 8007972:	bf44      	itt	mi
 8007974:	f043 0320 	orrmi.w	r3, r3, #32
 8007978:	6023      	strmi	r3, [r4, #0]
 800797a:	b11d      	cbz	r5, 8007984 <_printf_i+0x19c>
 800797c:	2310      	movs	r3, #16
 800797e:	e7ad      	b.n	80078dc <_printf_i+0xf4>
 8007980:	4826      	ldr	r0, [pc, #152]	@ (8007a1c <_printf_i+0x234>)
 8007982:	e7e9      	b.n	8007958 <_printf_i+0x170>
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	f023 0320 	bic.w	r3, r3, #32
 800798a:	6023      	str	r3, [r4, #0]
 800798c:	e7f6      	b.n	800797c <_printf_i+0x194>
 800798e:	4616      	mov	r6, r2
 8007990:	e7bd      	b.n	800790e <_printf_i+0x126>
 8007992:	6833      	ldr	r3, [r6, #0]
 8007994:	6825      	ldr	r5, [r4, #0]
 8007996:	6961      	ldr	r1, [r4, #20]
 8007998:	1d18      	adds	r0, r3, #4
 800799a:	6030      	str	r0, [r6, #0]
 800799c:	062e      	lsls	r6, r5, #24
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	d501      	bpl.n	80079a6 <_printf_i+0x1be>
 80079a2:	6019      	str	r1, [r3, #0]
 80079a4:	e002      	b.n	80079ac <_printf_i+0x1c4>
 80079a6:	0668      	lsls	r0, r5, #25
 80079a8:	d5fb      	bpl.n	80079a2 <_printf_i+0x1ba>
 80079aa:	8019      	strh	r1, [r3, #0]
 80079ac:	2300      	movs	r3, #0
 80079ae:	6123      	str	r3, [r4, #16]
 80079b0:	4616      	mov	r6, r2
 80079b2:	e7bc      	b.n	800792e <_printf_i+0x146>
 80079b4:	6833      	ldr	r3, [r6, #0]
 80079b6:	1d1a      	adds	r2, r3, #4
 80079b8:	6032      	str	r2, [r6, #0]
 80079ba:	681e      	ldr	r6, [r3, #0]
 80079bc:	6862      	ldr	r2, [r4, #4]
 80079be:	2100      	movs	r1, #0
 80079c0:	4630      	mov	r0, r6
 80079c2:	f7f8 fc0d 	bl	80001e0 <memchr>
 80079c6:	b108      	cbz	r0, 80079cc <_printf_i+0x1e4>
 80079c8:	1b80      	subs	r0, r0, r6
 80079ca:	6060      	str	r0, [r4, #4]
 80079cc:	6863      	ldr	r3, [r4, #4]
 80079ce:	6123      	str	r3, [r4, #16]
 80079d0:	2300      	movs	r3, #0
 80079d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079d6:	e7aa      	b.n	800792e <_printf_i+0x146>
 80079d8:	6923      	ldr	r3, [r4, #16]
 80079da:	4632      	mov	r2, r6
 80079dc:	4649      	mov	r1, r9
 80079de:	4640      	mov	r0, r8
 80079e0:	47d0      	blx	sl
 80079e2:	3001      	adds	r0, #1
 80079e4:	d0ad      	beq.n	8007942 <_printf_i+0x15a>
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	079b      	lsls	r3, r3, #30
 80079ea:	d413      	bmi.n	8007a14 <_printf_i+0x22c>
 80079ec:	68e0      	ldr	r0, [r4, #12]
 80079ee:	9b03      	ldr	r3, [sp, #12]
 80079f0:	4298      	cmp	r0, r3
 80079f2:	bfb8      	it	lt
 80079f4:	4618      	movlt	r0, r3
 80079f6:	e7a6      	b.n	8007946 <_printf_i+0x15e>
 80079f8:	2301      	movs	r3, #1
 80079fa:	4632      	mov	r2, r6
 80079fc:	4649      	mov	r1, r9
 80079fe:	4640      	mov	r0, r8
 8007a00:	47d0      	blx	sl
 8007a02:	3001      	adds	r0, #1
 8007a04:	d09d      	beq.n	8007942 <_printf_i+0x15a>
 8007a06:	3501      	adds	r5, #1
 8007a08:	68e3      	ldr	r3, [r4, #12]
 8007a0a:	9903      	ldr	r1, [sp, #12]
 8007a0c:	1a5b      	subs	r3, r3, r1
 8007a0e:	42ab      	cmp	r3, r5
 8007a10:	dcf2      	bgt.n	80079f8 <_printf_i+0x210>
 8007a12:	e7eb      	b.n	80079ec <_printf_i+0x204>
 8007a14:	2500      	movs	r5, #0
 8007a16:	f104 0619 	add.w	r6, r4, #25
 8007a1a:	e7f5      	b.n	8007a08 <_printf_i+0x220>
 8007a1c:	0800aba4 	.word	0x0800aba4
 8007a20:	0800abb5 	.word	0x0800abb5

08007a24 <std>:
 8007a24:	2300      	movs	r3, #0
 8007a26:	b510      	push	{r4, lr}
 8007a28:	4604      	mov	r4, r0
 8007a2a:	e9c0 3300 	strd	r3, r3, [r0]
 8007a2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a32:	6083      	str	r3, [r0, #8]
 8007a34:	8181      	strh	r1, [r0, #12]
 8007a36:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a38:	81c2      	strh	r2, [r0, #14]
 8007a3a:	6183      	str	r3, [r0, #24]
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	2208      	movs	r2, #8
 8007a40:	305c      	adds	r0, #92	@ 0x5c
 8007a42:	f000 f931 	bl	8007ca8 <memset>
 8007a46:	4b0d      	ldr	r3, [pc, #52]	@ (8007a7c <std+0x58>)
 8007a48:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a80 <std+0x5c>)
 8007a4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007a84 <std+0x60>)
 8007a50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a52:	4b0d      	ldr	r3, [pc, #52]	@ (8007a88 <std+0x64>)
 8007a54:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a56:	4b0d      	ldr	r3, [pc, #52]	@ (8007a8c <std+0x68>)
 8007a58:	6224      	str	r4, [r4, #32]
 8007a5a:	429c      	cmp	r4, r3
 8007a5c:	d006      	beq.n	8007a6c <std+0x48>
 8007a5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a62:	4294      	cmp	r4, r2
 8007a64:	d002      	beq.n	8007a6c <std+0x48>
 8007a66:	33d0      	adds	r3, #208	@ 0xd0
 8007a68:	429c      	cmp	r4, r3
 8007a6a:	d105      	bne.n	8007a78 <std+0x54>
 8007a6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a74:	f000 b9a6 	b.w	8007dc4 <__retarget_lock_init_recursive>
 8007a78:	bd10      	pop	{r4, pc}
 8007a7a:	bf00      	nop
 8007a7c:	08007ba9 	.word	0x08007ba9
 8007a80:	08007bcb 	.word	0x08007bcb
 8007a84:	08007c03 	.word	0x08007c03
 8007a88:	08007c27 	.word	0x08007c27
 8007a8c:	20000384 	.word	0x20000384

08007a90 <stdio_exit_handler>:
 8007a90:	4a02      	ldr	r2, [pc, #8]	@ (8007a9c <stdio_exit_handler+0xc>)
 8007a92:	4903      	ldr	r1, [pc, #12]	@ (8007aa0 <stdio_exit_handler+0x10>)
 8007a94:	4803      	ldr	r0, [pc, #12]	@ (8007aa4 <stdio_exit_handler+0x14>)
 8007a96:	f000 b869 	b.w	8007b6c <_fwalk_sglue>
 8007a9a:	bf00      	nop
 8007a9c:	20000018 	.word	0x20000018
 8007aa0:	0800a075 	.word	0x0800a075
 8007aa4:	20000194 	.word	0x20000194

08007aa8 <cleanup_stdio>:
 8007aa8:	6841      	ldr	r1, [r0, #4]
 8007aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8007adc <cleanup_stdio+0x34>)
 8007aac:	4299      	cmp	r1, r3
 8007aae:	b510      	push	{r4, lr}
 8007ab0:	4604      	mov	r4, r0
 8007ab2:	d001      	beq.n	8007ab8 <cleanup_stdio+0x10>
 8007ab4:	f002 fade 	bl	800a074 <_fflush_r>
 8007ab8:	68a1      	ldr	r1, [r4, #8]
 8007aba:	4b09      	ldr	r3, [pc, #36]	@ (8007ae0 <cleanup_stdio+0x38>)
 8007abc:	4299      	cmp	r1, r3
 8007abe:	d002      	beq.n	8007ac6 <cleanup_stdio+0x1e>
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f002 fad7 	bl	800a074 <_fflush_r>
 8007ac6:	68e1      	ldr	r1, [r4, #12]
 8007ac8:	4b06      	ldr	r3, [pc, #24]	@ (8007ae4 <cleanup_stdio+0x3c>)
 8007aca:	4299      	cmp	r1, r3
 8007acc:	d004      	beq.n	8007ad8 <cleanup_stdio+0x30>
 8007ace:	4620      	mov	r0, r4
 8007ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ad4:	f002 bace 	b.w	800a074 <_fflush_r>
 8007ad8:	bd10      	pop	{r4, pc}
 8007ada:	bf00      	nop
 8007adc:	20000384 	.word	0x20000384
 8007ae0:	200003ec 	.word	0x200003ec
 8007ae4:	20000454 	.word	0x20000454

08007ae8 <global_stdio_init.part.0>:
 8007ae8:	b510      	push	{r4, lr}
 8007aea:	4b0b      	ldr	r3, [pc, #44]	@ (8007b18 <global_stdio_init.part.0+0x30>)
 8007aec:	4c0b      	ldr	r4, [pc, #44]	@ (8007b1c <global_stdio_init.part.0+0x34>)
 8007aee:	4a0c      	ldr	r2, [pc, #48]	@ (8007b20 <global_stdio_init.part.0+0x38>)
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	4620      	mov	r0, r4
 8007af4:	2200      	movs	r2, #0
 8007af6:	2104      	movs	r1, #4
 8007af8:	f7ff ff94 	bl	8007a24 <std>
 8007afc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b00:	2201      	movs	r2, #1
 8007b02:	2109      	movs	r1, #9
 8007b04:	f7ff ff8e 	bl	8007a24 <std>
 8007b08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b0c:	2202      	movs	r2, #2
 8007b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b12:	2112      	movs	r1, #18
 8007b14:	f7ff bf86 	b.w	8007a24 <std>
 8007b18:	200004bc 	.word	0x200004bc
 8007b1c:	20000384 	.word	0x20000384
 8007b20:	08007a91 	.word	0x08007a91

08007b24 <__sfp_lock_acquire>:
 8007b24:	4801      	ldr	r0, [pc, #4]	@ (8007b2c <__sfp_lock_acquire+0x8>)
 8007b26:	f000 b94e 	b.w	8007dc6 <__retarget_lock_acquire_recursive>
 8007b2a:	bf00      	nop
 8007b2c:	200004c5 	.word	0x200004c5

08007b30 <__sfp_lock_release>:
 8007b30:	4801      	ldr	r0, [pc, #4]	@ (8007b38 <__sfp_lock_release+0x8>)
 8007b32:	f000 b949 	b.w	8007dc8 <__retarget_lock_release_recursive>
 8007b36:	bf00      	nop
 8007b38:	200004c5 	.word	0x200004c5

08007b3c <__sinit>:
 8007b3c:	b510      	push	{r4, lr}
 8007b3e:	4604      	mov	r4, r0
 8007b40:	f7ff fff0 	bl	8007b24 <__sfp_lock_acquire>
 8007b44:	6a23      	ldr	r3, [r4, #32]
 8007b46:	b11b      	cbz	r3, 8007b50 <__sinit+0x14>
 8007b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b4c:	f7ff bff0 	b.w	8007b30 <__sfp_lock_release>
 8007b50:	4b04      	ldr	r3, [pc, #16]	@ (8007b64 <__sinit+0x28>)
 8007b52:	6223      	str	r3, [r4, #32]
 8007b54:	4b04      	ldr	r3, [pc, #16]	@ (8007b68 <__sinit+0x2c>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1f5      	bne.n	8007b48 <__sinit+0xc>
 8007b5c:	f7ff ffc4 	bl	8007ae8 <global_stdio_init.part.0>
 8007b60:	e7f2      	b.n	8007b48 <__sinit+0xc>
 8007b62:	bf00      	nop
 8007b64:	08007aa9 	.word	0x08007aa9
 8007b68:	200004bc 	.word	0x200004bc

08007b6c <_fwalk_sglue>:
 8007b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b70:	4607      	mov	r7, r0
 8007b72:	4688      	mov	r8, r1
 8007b74:	4614      	mov	r4, r2
 8007b76:	2600      	movs	r6, #0
 8007b78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b7c:	f1b9 0901 	subs.w	r9, r9, #1
 8007b80:	d505      	bpl.n	8007b8e <_fwalk_sglue+0x22>
 8007b82:	6824      	ldr	r4, [r4, #0]
 8007b84:	2c00      	cmp	r4, #0
 8007b86:	d1f7      	bne.n	8007b78 <_fwalk_sglue+0xc>
 8007b88:	4630      	mov	r0, r6
 8007b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b8e:	89ab      	ldrh	r3, [r5, #12]
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d907      	bls.n	8007ba4 <_fwalk_sglue+0x38>
 8007b94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b98:	3301      	adds	r3, #1
 8007b9a:	d003      	beq.n	8007ba4 <_fwalk_sglue+0x38>
 8007b9c:	4629      	mov	r1, r5
 8007b9e:	4638      	mov	r0, r7
 8007ba0:	47c0      	blx	r8
 8007ba2:	4306      	orrs	r6, r0
 8007ba4:	3568      	adds	r5, #104	@ 0x68
 8007ba6:	e7e9      	b.n	8007b7c <_fwalk_sglue+0x10>

08007ba8 <__sread>:
 8007ba8:	b510      	push	{r4, lr}
 8007baa:	460c      	mov	r4, r1
 8007bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb0:	f000 f8ba 	bl	8007d28 <_read_r>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	bfab      	itete	ge
 8007bb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007bba:	89a3      	ldrhlt	r3, [r4, #12]
 8007bbc:	181b      	addge	r3, r3, r0
 8007bbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007bc2:	bfac      	ite	ge
 8007bc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007bc6:	81a3      	strhlt	r3, [r4, #12]
 8007bc8:	bd10      	pop	{r4, pc}

08007bca <__swrite>:
 8007bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bce:	461f      	mov	r7, r3
 8007bd0:	898b      	ldrh	r3, [r1, #12]
 8007bd2:	05db      	lsls	r3, r3, #23
 8007bd4:	4605      	mov	r5, r0
 8007bd6:	460c      	mov	r4, r1
 8007bd8:	4616      	mov	r6, r2
 8007bda:	d505      	bpl.n	8007be8 <__swrite+0x1e>
 8007bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be0:	2302      	movs	r3, #2
 8007be2:	2200      	movs	r2, #0
 8007be4:	f000 f88e 	bl	8007d04 <_lseek_r>
 8007be8:	89a3      	ldrh	r3, [r4, #12]
 8007bea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bf2:	81a3      	strh	r3, [r4, #12]
 8007bf4:	4632      	mov	r2, r6
 8007bf6:	463b      	mov	r3, r7
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bfe:	f000 b8a5 	b.w	8007d4c <_write_r>

08007c02 <__sseek>:
 8007c02:	b510      	push	{r4, lr}
 8007c04:	460c      	mov	r4, r1
 8007c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c0a:	f000 f87b 	bl	8007d04 <_lseek_r>
 8007c0e:	1c43      	adds	r3, r0, #1
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	bf15      	itete	ne
 8007c14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c1e:	81a3      	strheq	r3, [r4, #12]
 8007c20:	bf18      	it	ne
 8007c22:	81a3      	strhne	r3, [r4, #12]
 8007c24:	bd10      	pop	{r4, pc}

08007c26 <__sclose>:
 8007c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c2a:	f000 b85b 	b.w	8007ce4 <_close_r>

08007c2e <_vsniprintf_r>:
 8007c2e:	b530      	push	{r4, r5, lr}
 8007c30:	4614      	mov	r4, r2
 8007c32:	2c00      	cmp	r4, #0
 8007c34:	b09b      	sub	sp, #108	@ 0x6c
 8007c36:	4605      	mov	r5, r0
 8007c38:	461a      	mov	r2, r3
 8007c3a:	da05      	bge.n	8007c48 <_vsniprintf_r+0x1a>
 8007c3c:	238b      	movs	r3, #139	@ 0x8b
 8007c3e:	6003      	str	r3, [r0, #0]
 8007c40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c44:	b01b      	add	sp, #108	@ 0x6c
 8007c46:	bd30      	pop	{r4, r5, pc}
 8007c48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007c4c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	9319      	str	r3, [sp, #100]	@ 0x64
 8007c56:	bf14      	ite	ne
 8007c58:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007c5c:	4623      	moveq	r3, r4
 8007c5e:	9302      	str	r3, [sp, #8]
 8007c60:	9305      	str	r3, [sp, #20]
 8007c62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007c66:	9100      	str	r1, [sp, #0]
 8007c68:	9104      	str	r1, [sp, #16]
 8007c6a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007c6e:	4669      	mov	r1, sp
 8007c70:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007c72:	f002 f87f 	bl	8009d74 <_svfiprintf_r>
 8007c76:	1c43      	adds	r3, r0, #1
 8007c78:	bfbc      	itt	lt
 8007c7a:	238b      	movlt	r3, #139	@ 0x8b
 8007c7c:	602b      	strlt	r3, [r5, #0]
 8007c7e:	2c00      	cmp	r4, #0
 8007c80:	d0e0      	beq.n	8007c44 <_vsniprintf_r+0x16>
 8007c82:	9b00      	ldr	r3, [sp, #0]
 8007c84:	2200      	movs	r2, #0
 8007c86:	701a      	strb	r2, [r3, #0]
 8007c88:	e7dc      	b.n	8007c44 <_vsniprintf_r+0x16>
	...

08007c8c <vsniprintf>:
 8007c8c:	b507      	push	{r0, r1, r2, lr}
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	4613      	mov	r3, r2
 8007c92:	460a      	mov	r2, r1
 8007c94:	4601      	mov	r1, r0
 8007c96:	4803      	ldr	r0, [pc, #12]	@ (8007ca4 <vsniprintf+0x18>)
 8007c98:	6800      	ldr	r0, [r0, #0]
 8007c9a:	f7ff ffc8 	bl	8007c2e <_vsniprintf_r>
 8007c9e:	b003      	add	sp, #12
 8007ca0:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ca4:	20000190 	.word	0x20000190

08007ca8 <memset>:
 8007ca8:	4402      	add	r2, r0
 8007caa:	4603      	mov	r3, r0
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d100      	bne.n	8007cb2 <memset+0xa>
 8007cb0:	4770      	bx	lr
 8007cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8007cb6:	e7f9      	b.n	8007cac <memset+0x4>

08007cb8 <strncmp>:
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	b16a      	cbz	r2, 8007cd8 <strncmp+0x20>
 8007cbc:	3901      	subs	r1, #1
 8007cbe:	1884      	adds	r4, r0, r2
 8007cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cc4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d103      	bne.n	8007cd4 <strncmp+0x1c>
 8007ccc:	42a0      	cmp	r0, r4
 8007cce:	d001      	beq.n	8007cd4 <strncmp+0x1c>
 8007cd0:	2a00      	cmp	r2, #0
 8007cd2:	d1f5      	bne.n	8007cc0 <strncmp+0x8>
 8007cd4:	1ad0      	subs	r0, r2, r3
 8007cd6:	bd10      	pop	{r4, pc}
 8007cd8:	4610      	mov	r0, r2
 8007cda:	e7fc      	b.n	8007cd6 <strncmp+0x1e>

08007cdc <_localeconv_r>:
 8007cdc:	4800      	ldr	r0, [pc, #0]	@ (8007ce0 <_localeconv_r+0x4>)
 8007cde:	4770      	bx	lr
 8007ce0:	20000114 	.word	0x20000114

08007ce4 <_close_r>:
 8007ce4:	b538      	push	{r3, r4, r5, lr}
 8007ce6:	4d06      	ldr	r5, [pc, #24]	@ (8007d00 <_close_r+0x1c>)
 8007ce8:	2300      	movs	r3, #0
 8007cea:	4604      	mov	r4, r0
 8007cec:	4608      	mov	r0, r1
 8007cee:	602b      	str	r3, [r5, #0]
 8007cf0:	f7fa fd7e 	bl	80027f0 <_close>
 8007cf4:	1c43      	adds	r3, r0, #1
 8007cf6:	d102      	bne.n	8007cfe <_close_r+0x1a>
 8007cf8:	682b      	ldr	r3, [r5, #0]
 8007cfa:	b103      	cbz	r3, 8007cfe <_close_r+0x1a>
 8007cfc:	6023      	str	r3, [r4, #0]
 8007cfe:	bd38      	pop	{r3, r4, r5, pc}
 8007d00:	200004c0 	.word	0x200004c0

08007d04 <_lseek_r>:
 8007d04:	b538      	push	{r3, r4, r5, lr}
 8007d06:	4d07      	ldr	r5, [pc, #28]	@ (8007d24 <_lseek_r+0x20>)
 8007d08:	4604      	mov	r4, r0
 8007d0a:	4608      	mov	r0, r1
 8007d0c:	4611      	mov	r1, r2
 8007d0e:	2200      	movs	r2, #0
 8007d10:	602a      	str	r2, [r5, #0]
 8007d12:	461a      	mov	r2, r3
 8007d14:	f7fa fd93 	bl	800283e <_lseek>
 8007d18:	1c43      	adds	r3, r0, #1
 8007d1a:	d102      	bne.n	8007d22 <_lseek_r+0x1e>
 8007d1c:	682b      	ldr	r3, [r5, #0]
 8007d1e:	b103      	cbz	r3, 8007d22 <_lseek_r+0x1e>
 8007d20:	6023      	str	r3, [r4, #0]
 8007d22:	bd38      	pop	{r3, r4, r5, pc}
 8007d24:	200004c0 	.word	0x200004c0

08007d28 <_read_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	4d07      	ldr	r5, [pc, #28]	@ (8007d48 <_read_r+0x20>)
 8007d2c:	4604      	mov	r4, r0
 8007d2e:	4608      	mov	r0, r1
 8007d30:	4611      	mov	r1, r2
 8007d32:	2200      	movs	r2, #0
 8007d34:	602a      	str	r2, [r5, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	f7fa fd21 	bl	800277e <_read>
 8007d3c:	1c43      	adds	r3, r0, #1
 8007d3e:	d102      	bne.n	8007d46 <_read_r+0x1e>
 8007d40:	682b      	ldr	r3, [r5, #0]
 8007d42:	b103      	cbz	r3, 8007d46 <_read_r+0x1e>
 8007d44:	6023      	str	r3, [r4, #0]
 8007d46:	bd38      	pop	{r3, r4, r5, pc}
 8007d48:	200004c0 	.word	0x200004c0

08007d4c <_write_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	4d07      	ldr	r5, [pc, #28]	@ (8007d6c <_write_r+0x20>)
 8007d50:	4604      	mov	r4, r0
 8007d52:	4608      	mov	r0, r1
 8007d54:	4611      	mov	r1, r2
 8007d56:	2200      	movs	r2, #0
 8007d58:	602a      	str	r2, [r5, #0]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	f7fa fd2c 	bl	80027b8 <_write>
 8007d60:	1c43      	adds	r3, r0, #1
 8007d62:	d102      	bne.n	8007d6a <_write_r+0x1e>
 8007d64:	682b      	ldr	r3, [r5, #0]
 8007d66:	b103      	cbz	r3, 8007d6a <_write_r+0x1e>
 8007d68:	6023      	str	r3, [r4, #0]
 8007d6a:	bd38      	pop	{r3, r4, r5, pc}
 8007d6c:	200004c0 	.word	0x200004c0

08007d70 <__errno>:
 8007d70:	4b01      	ldr	r3, [pc, #4]	@ (8007d78 <__errno+0x8>)
 8007d72:	6818      	ldr	r0, [r3, #0]
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	20000190 	.word	0x20000190

08007d7c <__libc_init_array>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	4d0d      	ldr	r5, [pc, #52]	@ (8007db4 <__libc_init_array+0x38>)
 8007d80:	4c0d      	ldr	r4, [pc, #52]	@ (8007db8 <__libc_init_array+0x3c>)
 8007d82:	1b64      	subs	r4, r4, r5
 8007d84:	10a4      	asrs	r4, r4, #2
 8007d86:	2600      	movs	r6, #0
 8007d88:	42a6      	cmp	r6, r4
 8007d8a:	d109      	bne.n	8007da0 <__libc_init_array+0x24>
 8007d8c:	4d0b      	ldr	r5, [pc, #44]	@ (8007dbc <__libc_init_array+0x40>)
 8007d8e:	4c0c      	ldr	r4, [pc, #48]	@ (8007dc0 <__libc_init_array+0x44>)
 8007d90:	f002 fe00 	bl	800a994 <_init>
 8007d94:	1b64      	subs	r4, r4, r5
 8007d96:	10a4      	asrs	r4, r4, #2
 8007d98:	2600      	movs	r6, #0
 8007d9a:	42a6      	cmp	r6, r4
 8007d9c:	d105      	bne.n	8007daa <__libc_init_array+0x2e>
 8007d9e:	bd70      	pop	{r4, r5, r6, pc}
 8007da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007da4:	4798      	blx	r3
 8007da6:	3601      	adds	r6, #1
 8007da8:	e7ee      	b.n	8007d88 <__libc_init_array+0xc>
 8007daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dae:	4798      	blx	r3
 8007db0:	3601      	adds	r6, #1
 8007db2:	e7f2      	b.n	8007d9a <__libc_init_array+0x1e>
 8007db4:	0800afc0 	.word	0x0800afc0
 8007db8:	0800afc0 	.word	0x0800afc0
 8007dbc:	0800afc0 	.word	0x0800afc0
 8007dc0:	0800afc4 	.word	0x0800afc4

08007dc4 <__retarget_lock_init_recursive>:
 8007dc4:	4770      	bx	lr

08007dc6 <__retarget_lock_acquire_recursive>:
 8007dc6:	4770      	bx	lr

08007dc8 <__retarget_lock_release_recursive>:
 8007dc8:	4770      	bx	lr

08007dca <memcpy>:
 8007dca:	440a      	add	r2, r1
 8007dcc:	4291      	cmp	r1, r2
 8007dce:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007dd2:	d100      	bne.n	8007dd6 <memcpy+0xc>
 8007dd4:	4770      	bx	lr
 8007dd6:	b510      	push	{r4, lr}
 8007dd8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ddc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007de0:	4291      	cmp	r1, r2
 8007de2:	d1f9      	bne.n	8007dd8 <memcpy+0xe>
 8007de4:	bd10      	pop	{r4, pc}
	...

08007de8 <nan>:
 8007de8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007df0 <nan+0x8>
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	00000000 	.word	0x00000000
 8007df4:	7ff80000 	.word	0x7ff80000

08007df8 <nanf>:
 8007df8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007e00 <nanf+0x8>
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	7fc00000 	.word	0x7fc00000

08007e04 <quorem>:
 8007e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e08:	6903      	ldr	r3, [r0, #16]
 8007e0a:	690c      	ldr	r4, [r1, #16]
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	4607      	mov	r7, r0
 8007e10:	db7e      	blt.n	8007f10 <quorem+0x10c>
 8007e12:	3c01      	subs	r4, #1
 8007e14:	f101 0814 	add.w	r8, r1, #20
 8007e18:	00a3      	lsls	r3, r4, #2
 8007e1a:	f100 0514 	add.w	r5, r0, #20
 8007e1e:	9300      	str	r3, [sp, #0]
 8007e20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	429a      	cmp	r2, r3
 8007e32:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e36:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e3a:	d32e      	bcc.n	8007e9a <quorem+0x96>
 8007e3c:	f04f 0a00 	mov.w	sl, #0
 8007e40:	46c4      	mov	ip, r8
 8007e42:	46ae      	mov	lr, r5
 8007e44:	46d3      	mov	fp, sl
 8007e46:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e4a:	b298      	uxth	r0, r3
 8007e4c:	fb06 a000 	mla	r0, r6, r0, sl
 8007e50:	0c02      	lsrs	r2, r0, #16
 8007e52:	0c1b      	lsrs	r3, r3, #16
 8007e54:	fb06 2303 	mla	r3, r6, r3, r2
 8007e58:	f8de 2000 	ldr.w	r2, [lr]
 8007e5c:	b280      	uxth	r0, r0
 8007e5e:	b292      	uxth	r2, r2
 8007e60:	1a12      	subs	r2, r2, r0
 8007e62:	445a      	add	r2, fp
 8007e64:	f8de 0000 	ldr.w	r0, [lr]
 8007e68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007e72:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007e76:	b292      	uxth	r2, r2
 8007e78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007e7c:	45e1      	cmp	r9, ip
 8007e7e:	f84e 2b04 	str.w	r2, [lr], #4
 8007e82:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007e86:	d2de      	bcs.n	8007e46 <quorem+0x42>
 8007e88:	9b00      	ldr	r3, [sp, #0]
 8007e8a:	58eb      	ldr	r3, [r5, r3]
 8007e8c:	b92b      	cbnz	r3, 8007e9a <quorem+0x96>
 8007e8e:	9b01      	ldr	r3, [sp, #4]
 8007e90:	3b04      	subs	r3, #4
 8007e92:	429d      	cmp	r5, r3
 8007e94:	461a      	mov	r2, r3
 8007e96:	d32f      	bcc.n	8007ef8 <quorem+0xf4>
 8007e98:	613c      	str	r4, [r7, #16]
 8007e9a:	4638      	mov	r0, r7
 8007e9c:	f001 fd14 	bl	80098c8 <__mcmp>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	db25      	blt.n	8007ef0 <quorem+0xec>
 8007ea4:	4629      	mov	r1, r5
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	f858 2b04 	ldr.w	r2, [r8], #4
 8007eac:	f8d1 c000 	ldr.w	ip, [r1]
 8007eb0:	fa1f fe82 	uxth.w	lr, r2
 8007eb4:	fa1f f38c 	uxth.w	r3, ip
 8007eb8:	eba3 030e 	sub.w	r3, r3, lr
 8007ebc:	4403      	add	r3, r0
 8007ebe:	0c12      	lsrs	r2, r2, #16
 8007ec0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007ec4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ece:	45c1      	cmp	r9, r8
 8007ed0:	f841 3b04 	str.w	r3, [r1], #4
 8007ed4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007ed8:	d2e6      	bcs.n	8007ea8 <quorem+0xa4>
 8007eda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ede:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ee2:	b922      	cbnz	r2, 8007eee <quorem+0xea>
 8007ee4:	3b04      	subs	r3, #4
 8007ee6:	429d      	cmp	r5, r3
 8007ee8:	461a      	mov	r2, r3
 8007eea:	d30b      	bcc.n	8007f04 <quorem+0x100>
 8007eec:	613c      	str	r4, [r7, #16]
 8007eee:	3601      	adds	r6, #1
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	b003      	add	sp, #12
 8007ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef8:	6812      	ldr	r2, [r2, #0]
 8007efa:	3b04      	subs	r3, #4
 8007efc:	2a00      	cmp	r2, #0
 8007efe:	d1cb      	bne.n	8007e98 <quorem+0x94>
 8007f00:	3c01      	subs	r4, #1
 8007f02:	e7c6      	b.n	8007e92 <quorem+0x8e>
 8007f04:	6812      	ldr	r2, [r2, #0]
 8007f06:	3b04      	subs	r3, #4
 8007f08:	2a00      	cmp	r2, #0
 8007f0a:	d1ef      	bne.n	8007eec <quorem+0xe8>
 8007f0c:	3c01      	subs	r4, #1
 8007f0e:	e7ea      	b.n	8007ee6 <quorem+0xe2>
 8007f10:	2000      	movs	r0, #0
 8007f12:	e7ee      	b.n	8007ef2 <quorem+0xee>
 8007f14:	0000      	movs	r0, r0
	...

08007f18 <_dtoa_r>:
 8007f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f1c:	69c7      	ldr	r7, [r0, #28]
 8007f1e:	b097      	sub	sp, #92	@ 0x5c
 8007f20:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007f24:	ec55 4b10 	vmov	r4, r5, d0
 8007f28:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007f2a:	9107      	str	r1, [sp, #28]
 8007f2c:	4681      	mov	r9, r0
 8007f2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f30:	9311      	str	r3, [sp, #68]	@ 0x44
 8007f32:	b97f      	cbnz	r7, 8007f54 <_dtoa_r+0x3c>
 8007f34:	2010      	movs	r0, #16
 8007f36:	f001 f943 	bl	80091c0 <malloc>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007f40:	b920      	cbnz	r0, 8007f4c <_dtoa_r+0x34>
 8007f42:	4ba9      	ldr	r3, [pc, #676]	@ (80081e8 <_dtoa_r+0x2d0>)
 8007f44:	21ef      	movs	r1, #239	@ 0xef
 8007f46:	48a9      	ldr	r0, [pc, #676]	@ (80081ec <_dtoa_r+0x2d4>)
 8007f48:	f002 f8e6 	bl	800a118 <__assert_func>
 8007f4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007f50:	6007      	str	r7, [r0, #0]
 8007f52:	60c7      	str	r7, [r0, #12]
 8007f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f58:	6819      	ldr	r1, [r3, #0]
 8007f5a:	b159      	cbz	r1, 8007f74 <_dtoa_r+0x5c>
 8007f5c:	685a      	ldr	r2, [r3, #4]
 8007f5e:	604a      	str	r2, [r1, #4]
 8007f60:	2301      	movs	r3, #1
 8007f62:	4093      	lsls	r3, r2
 8007f64:	608b      	str	r3, [r1, #8]
 8007f66:	4648      	mov	r0, r9
 8007f68:	f001 fa32 	bl	80093d0 <_Bfree>
 8007f6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f70:	2200      	movs	r2, #0
 8007f72:	601a      	str	r2, [r3, #0]
 8007f74:	1e2b      	subs	r3, r5, #0
 8007f76:	bfb9      	ittee	lt
 8007f78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007f7c:	9305      	strlt	r3, [sp, #20]
 8007f7e:	2300      	movge	r3, #0
 8007f80:	6033      	strge	r3, [r6, #0]
 8007f82:	9f05      	ldr	r7, [sp, #20]
 8007f84:	4b9a      	ldr	r3, [pc, #616]	@ (80081f0 <_dtoa_r+0x2d8>)
 8007f86:	bfbc      	itt	lt
 8007f88:	2201      	movlt	r2, #1
 8007f8a:	6032      	strlt	r2, [r6, #0]
 8007f8c:	43bb      	bics	r3, r7
 8007f8e:	d112      	bne.n	8007fb6 <_dtoa_r+0x9e>
 8007f90:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007f92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007f96:	6013      	str	r3, [r2, #0]
 8007f98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f9c:	4323      	orrs	r3, r4
 8007f9e:	f000 855a 	beq.w	8008a56 <_dtoa_r+0xb3e>
 8007fa2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fa4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008204 <_dtoa_r+0x2ec>
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f000 855c 	beq.w	8008a66 <_dtoa_r+0xb4e>
 8007fae:	f10a 0303 	add.w	r3, sl, #3
 8007fb2:	f000 bd56 	b.w	8008a62 <_dtoa_r+0xb4a>
 8007fb6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	ec51 0b17 	vmov	r0, r1, d7
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007fc6:	f7f8 fd87 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fca:	4680      	mov	r8, r0
 8007fcc:	b158      	cbz	r0, 8007fe6 <_dtoa_r+0xce>
 8007fce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	6013      	str	r3, [r2, #0]
 8007fd4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fd6:	b113      	cbz	r3, 8007fde <_dtoa_r+0xc6>
 8007fd8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007fda:	4b86      	ldr	r3, [pc, #536]	@ (80081f4 <_dtoa_r+0x2dc>)
 8007fdc:	6013      	str	r3, [r2, #0]
 8007fde:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008208 <_dtoa_r+0x2f0>
 8007fe2:	f000 bd40 	b.w	8008a66 <_dtoa_r+0xb4e>
 8007fe6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007fea:	aa14      	add	r2, sp, #80	@ 0x50
 8007fec:	a915      	add	r1, sp, #84	@ 0x54
 8007fee:	4648      	mov	r0, r9
 8007ff0:	f001 fd8a 	bl	8009b08 <__d2b>
 8007ff4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007ff8:	9002      	str	r0, [sp, #8]
 8007ffa:	2e00      	cmp	r6, #0
 8007ffc:	d078      	beq.n	80080f0 <_dtoa_r+0x1d8>
 8007ffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008000:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008004:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008008:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800800c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008010:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008014:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008018:	4619      	mov	r1, r3
 800801a:	2200      	movs	r2, #0
 800801c:	4b76      	ldr	r3, [pc, #472]	@ (80081f8 <_dtoa_r+0x2e0>)
 800801e:	f7f8 f93b 	bl	8000298 <__aeabi_dsub>
 8008022:	a36b      	add	r3, pc, #428	@ (adr r3, 80081d0 <_dtoa_r+0x2b8>)
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f7f8 faee 	bl	8000608 <__aeabi_dmul>
 800802c:	a36a      	add	r3, pc, #424	@ (adr r3, 80081d8 <_dtoa_r+0x2c0>)
 800802e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008032:	f7f8 f933 	bl	800029c <__adddf3>
 8008036:	4604      	mov	r4, r0
 8008038:	4630      	mov	r0, r6
 800803a:	460d      	mov	r5, r1
 800803c:	f7f8 fa7a 	bl	8000534 <__aeabi_i2d>
 8008040:	a367      	add	r3, pc, #412	@ (adr r3, 80081e0 <_dtoa_r+0x2c8>)
 8008042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008046:	f7f8 fadf 	bl	8000608 <__aeabi_dmul>
 800804a:	4602      	mov	r2, r0
 800804c:	460b      	mov	r3, r1
 800804e:	4620      	mov	r0, r4
 8008050:	4629      	mov	r1, r5
 8008052:	f7f8 f923 	bl	800029c <__adddf3>
 8008056:	4604      	mov	r4, r0
 8008058:	460d      	mov	r5, r1
 800805a:	f7f8 fd85 	bl	8000b68 <__aeabi_d2iz>
 800805e:	2200      	movs	r2, #0
 8008060:	4607      	mov	r7, r0
 8008062:	2300      	movs	r3, #0
 8008064:	4620      	mov	r0, r4
 8008066:	4629      	mov	r1, r5
 8008068:	f7f8 fd40 	bl	8000aec <__aeabi_dcmplt>
 800806c:	b140      	cbz	r0, 8008080 <_dtoa_r+0x168>
 800806e:	4638      	mov	r0, r7
 8008070:	f7f8 fa60 	bl	8000534 <__aeabi_i2d>
 8008074:	4622      	mov	r2, r4
 8008076:	462b      	mov	r3, r5
 8008078:	f7f8 fd2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800807c:	b900      	cbnz	r0, 8008080 <_dtoa_r+0x168>
 800807e:	3f01      	subs	r7, #1
 8008080:	2f16      	cmp	r7, #22
 8008082:	d852      	bhi.n	800812a <_dtoa_r+0x212>
 8008084:	4b5d      	ldr	r3, [pc, #372]	@ (80081fc <_dtoa_r+0x2e4>)
 8008086:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008092:	f7f8 fd2b 	bl	8000aec <__aeabi_dcmplt>
 8008096:	2800      	cmp	r0, #0
 8008098:	d049      	beq.n	800812e <_dtoa_r+0x216>
 800809a:	3f01      	subs	r7, #1
 800809c:	2300      	movs	r3, #0
 800809e:	9310      	str	r3, [sp, #64]	@ 0x40
 80080a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080a2:	1b9b      	subs	r3, r3, r6
 80080a4:	1e5a      	subs	r2, r3, #1
 80080a6:	bf45      	ittet	mi
 80080a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80080ac:	9300      	strmi	r3, [sp, #0]
 80080ae:	2300      	movpl	r3, #0
 80080b0:	2300      	movmi	r3, #0
 80080b2:	9206      	str	r2, [sp, #24]
 80080b4:	bf54      	ite	pl
 80080b6:	9300      	strpl	r3, [sp, #0]
 80080b8:	9306      	strmi	r3, [sp, #24]
 80080ba:	2f00      	cmp	r7, #0
 80080bc:	db39      	blt.n	8008132 <_dtoa_r+0x21a>
 80080be:	9b06      	ldr	r3, [sp, #24]
 80080c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80080c2:	443b      	add	r3, r7
 80080c4:	9306      	str	r3, [sp, #24]
 80080c6:	2300      	movs	r3, #0
 80080c8:	9308      	str	r3, [sp, #32]
 80080ca:	9b07      	ldr	r3, [sp, #28]
 80080cc:	2b09      	cmp	r3, #9
 80080ce:	d863      	bhi.n	8008198 <_dtoa_r+0x280>
 80080d0:	2b05      	cmp	r3, #5
 80080d2:	bfc4      	itt	gt
 80080d4:	3b04      	subgt	r3, #4
 80080d6:	9307      	strgt	r3, [sp, #28]
 80080d8:	9b07      	ldr	r3, [sp, #28]
 80080da:	f1a3 0302 	sub.w	r3, r3, #2
 80080de:	bfcc      	ite	gt
 80080e0:	2400      	movgt	r4, #0
 80080e2:	2401      	movle	r4, #1
 80080e4:	2b03      	cmp	r3, #3
 80080e6:	d863      	bhi.n	80081b0 <_dtoa_r+0x298>
 80080e8:	e8df f003 	tbb	[pc, r3]
 80080ec:	2b375452 	.word	0x2b375452
 80080f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80080f4:	441e      	add	r6, r3
 80080f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80080fa:	2b20      	cmp	r3, #32
 80080fc:	bfc1      	itttt	gt
 80080fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008102:	409f      	lslgt	r7, r3
 8008104:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008108:	fa24 f303 	lsrgt.w	r3, r4, r3
 800810c:	bfd6      	itet	le
 800810e:	f1c3 0320 	rsble	r3, r3, #32
 8008112:	ea47 0003 	orrgt.w	r0, r7, r3
 8008116:	fa04 f003 	lslle.w	r0, r4, r3
 800811a:	f7f8 f9fb 	bl	8000514 <__aeabi_ui2d>
 800811e:	2201      	movs	r2, #1
 8008120:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008124:	3e01      	subs	r6, #1
 8008126:	9212      	str	r2, [sp, #72]	@ 0x48
 8008128:	e776      	b.n	8008018 <_dtoa_r+0x100>
 800812a:	2301      	movs	r3, #1
 800812c:	e7b7      	b.n	800809e <_dtoa_r+0x186>
 800812e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008130:	e7b6      	b.n	80080a0 <_dtoa_r+0x188>
 8008132:	9b00      	ldr	r3, [sp, #0]
 8008134:	1bdb      	subs	r3, r3, r7
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	427b      	negs	r3, r7
 800813a:	9308      	str	r3, [sp, #32]
 800813c:	2300      	movs	r3, #0
 800813e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008140:	e7c3      	b.n	80080ca <_dtoa_r+0x1b2>
 8008142:	2301      	movs	r3, #1
 8008144:	9309      	str	r3, [sp, #36]	@ 0x24
 8008146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008148:	eb07 0b03 	add.w	fp, r7, r3
 800814c:	f10b 0301 	add.w	r3, fp, #1
 8008150:	2b01      	cmp	r3, #1
 8008152:	9303      	str	r3, [sp, #12]
 8008154:	bfb8      	it	lt
 8008156:	2301      	movlt	r3, #1
 8008158:	e006      	b.n	8008168 <_dtoa_r+0x250>
 800815a:	2301      	movs	r3, #1
 800815c:	9309      	str	r3, [sp, #36]	@ 0x24
 800815e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008160:	2b00      	cmp	r3, #0
 8008162:	dd28      	ble.n	80081b6 <_dtoa_r+0x29e>
 8008164:	469b      	mov	fp, r3
 8008166:	9303      	str	r3, [sp, #12]
 8008168:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800816c:	2100      	movs	r1, #0
 800816e:	2204      	movs	r2, #4
 8008170:	f102 0514 	add.w	r5, r2, #20
 8008174:	429d      	cmp	r5, r3
 8008176:	d926      	bls.n	80081c6 <_dtoa_r+0x2ae>
 8008178:	6041      	str	r1, [r0, #4]
 800817a:	4648      	mov	r0, r9
 800817c:	f001 f8e8 	bl	8009350 <_Balloc>
 8008180:	4682      	mov	sl, r0
 8008182:	2800      	cmp	r0, #0
 8008184:	d142      	bne.n	800820c <_dtoa_r+0x2f4>
 8008186:	4b1e      	ldr	r3, [pc, #120]	@ (8008200 <_dtoa_r+0x2e8>)
 8008188:	4602      	mov	r2, r0
 800818a:	f240 11af 	movw	r1, #431	@ 0x1af
 800818e:	e6da      	b.n	8007f46 <_dtoa_r+0x2e>
 8008190:	2300      	movs	r3, #0
 8008192:	e7e3      	b.n	800815c <_dtoa_r+0x244>
 8008194:	2300      	movs	r3, #0
 8008196:	e7d5      	b.n	8008144 <_dtoa_r+0x22c>
 8008198:	2401      	movs	r4, #1
 800819a:	2300      	movs	r3, #0
 800819c:	9307      	str	r3, [sp, #28]
 800819e:	9409      	str	r4, [sp, #36]	@ 0x24
 80081a0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80081a4:	2200      	movs	r2, #0
 80081a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80081aa:	2312      	movs	r3, #18
 80081ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80081ae:	e7db      	b.n	8008168 <_dtoa_r+0x250>
 80081b0:	2301      	movs	r3, #1
 80081b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80081b4:	e7f4      	b.n	80081a0 <_dtoa_r+0x288>
 80081b6:	f04f 0b01 	mov.w	fp, #1
 80081ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80081be:	465b      	mov	r3, fp
 80081c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80081c4:	e7d0      	b.n	8008168 <_dtoa_r+0x250>
 80081c6:	3101      	adds	r1, #1
 80081c8:	0052      	lsls	r2, r2, #1
 80081ca:	e7d1      	b.n	8008170 <_dtoa_r+0x258>
 80081cc:	f3af 8000 	nop.w
 80081d0:	636f4361 	.word	0x636f4361
 80081d4:	3fd287a7 	.word	0x3fd287a7
 80081d8:	8b60c8b3 	.word	0x8b60c8b3
 80081dc:	3fc68a28 	.word	0x3fc68a28
 80081e0:	509f79fb 	.word	0x509f79fb
 80081e4:	3fd34413 	.word	0x3fd34413
 80081e8:	0800abdb 	.word	0x0800abdb
 80081ec:	0800abf2 	.word	0x0800abf2
 80081f0:	7ff00000 	.word	0x7ff00000
 80081f4:	0800aba3 	.word	0x0800aba3
 80081f8:	3ff80000 	.word	0x3ff80000
 80081fc:	0800aef0 	.word	0x0800aef0
 8008200:	0800ac4a 	.word	0x0800ac4a
 8008204:	0800abd7 	.word	0x0800abd7
 8008208:	0800aba2 	.word	0x0800aba2
 800820c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008210:	6018      	str	r0, [r3, #0]
 8008212:	9b03      	ldr	r3, [sp, #12]
 8008214:	2b0e      	cmp	r3, #14
 8008216:	f200 80a1 	bhi.w	800835c <_dtoa_r+0x444>
 800821a:	2c00      	cmp	r4, #0
 800821c:	f000 809e 	beq.w	800835c <_dtoa_r+0x444>
 8008220:	2f00      	cmp	r7, #0
 8008222:	dd33      	ble.n	800828c <_dtoa_r+0x374>
 8008224:	4b9c      	ldr	r3, [pc, #624]	@ (8008498 <_dtoa_r+0x580>)
 8008226:	f007 020f 	and.w	r2, r7, #15
 800822a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800822e:	ed93 7b00 	vldr	d7, [r3]
 8008232:	05f8      	lsls	r0, r7, #23
 8008234:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008238:	ea4f 1427 	mov.w	r4, r7, asr #4
 800823c:	d516      	bpl.n	800826c <_dtoa_r+0x354>
 800823e:	4b97      	ldr	r3, [pc, #604]	@ (800849c <_dtoa_r+0x584>)
 8008240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008244:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008248:	f7f8 fb08 	bl	800085c <__aeabi_ddiv>
 800824c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008250:	f004 040f 	and.w	r4, r4, #15
 8008254:	2603      	movs	r6, #3
 8008256:	4d91      	ldr	r5, [pc, #580]	@ (800849c <_dtoa_r+0x584>)
 8008258:	b954      	cbnz	r4, 8008270 <_dtoa_r+0x358>
 800825a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800825e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008262:	f7f8 fafb 	bl	800085c <__aeabi_ddiv>
 8008266:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800826a:	e028      	b.n	80082be <_dtoa_r+0x3a6>
 800826c:	2602      	movs	r6, #2
 800826e:	e7f2      	b.n	8008256 <_dtoa_r+0x33e>
 8008270:	07e1      	lsls	r1, r4, #31
 8008272:	d508      	bpl.n	8008286 <_dtoa_r+0x36e>
 8008274:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008278:	e9d5 2300 	ldrd	r2, r3, [r5]
 800827c:	f7f8 f9c4 	bl	8000608 <__aeabi_dmul>
 8008280:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008284:	3601      	adds	r6, #1
 8008286:	1064      	asrs	r4, r4, #1
 8008288:	3508      	adds	r5, #8
 800828a:	e7e5      	b.n	8008258 <_dtoa_r+0x340>
 800828c:	f000 80af 	beq.w	80083ee <_dtoa_r+0x4d6>
 8008290:	427c      	negs	r4, r7
 8008292:	4b81      	ldr	r3, [pc, #516]	@ (8008498 <_dtoa_r+0x580>)
 8008294:	4d81      	ldr	r5, [pc, #516]	@ (800849c <_dtoa_r+0x584>)
 8008296:	f004 020f 	and.w	r2, r4, #15
 800829a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800829e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082a6:	f7f8 f9af 	bl	8000608 <__aeabi_dmul>
 80082aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082ae:	1124      	asrs	r4, r4, #4
 80082b0:	2300      	movs	r3, #0
 80082b2:	2602      	movs	r6, #2
 80082b4:	2c00      	cmp	r4, #0
 80082b6:	f040 808f 	bne.w	80083d8 <_dtoa_r+0x4c0>
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1d3      	bne.n	8008266 <_dtoa_r+0x34e>
 80082be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 8094 	beq.w	80083f2 <_dtoa_r+0x4da>
 80082ca:	4b75      	ldr	r3, [pc, #468]	@ (80084a0 <_dtoa_r+0x588>)
 80082cc:	2200      	movs	r2, #0
 80082ce:	4620      	mov	r0, r4
 80082d0:	4629      	mov	r1, r5
 80082d2:	f7f8 fc0b 	bl	8000aec <__aeabi_dcmplt>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	f000 808b 	beq.w	80083f2 <_dtoa_r+0x4da>
 80082dc:	9b03      	ldr	r3, [sp, #12]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	f000 8087 	beq.w	80083f2 <_dtoa_r+0x4da>
 80082e4:	f1bb 0f00 	cmp.w	fp, #0
 80082e8:	dd34      	ble.n	8008354 <_dtoa_r+0x43c>
 80082ea:	4620      	mov	r0, r4
 80082ec:	4b6d      	ldr	r3, [pc, #436]	@ (80084a4 <_dtoa_r+0x58c>)
 80082ee:	2200      	movs	r2, #0
 80082f0:	4629      	mov	r1, r5
 80082f2:	f7f8 f989 	bl	8000608 <__aeabi_dmul>
 80082f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082fa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80082fe:	3601      	adds	r6, #1
 8008300:	465c      	mov	r4, fp
 8008302:	4630      	mov	r0, r6
 8008304:	f7f8 f916 	bl	8000534 <__aeabi_i2d>
 8008308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800830c:	f7f8 f97c 	bl	8000608 <__aeabi_dmul>
 8008310:	4b65      	ldr	r3, [pc, #404]	@ (80084a8 <_dtoa_r+0x590>)
 8008312:	2200      	movs	r2, #0
 8008314:	f7f7 ffc2 	bl	800029c <__adddf3>
 8008318:	4605      	mov	r5, r0
 800831a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800831e:	2c00      	cmp	r4, #0
 8008320:	d16a      	bne.n	80083f8 <_dtoa_r+0x4e0>
 8008322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008326:	4b61      	ldr	r3, [pc, #388]	@ (80084ac <_dtoa_r+0x594>)
 8008328:	2200      	movs	r2, #0
 800832a:	f7f7 ffb5 	bl	8000298 <__aeabi_dsub>
 800832e:	4602      	mov	r2, r0
 8008330:	460b      	mov	r3, r1
 8008332:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008336:	462a      	mov	r2, r5
 8008338:	4633      	mov	r3, r6
 800833a:	f7f8 fbf5 	bl	8000b28 <__aeabi_dcmpgt>
 800833e:	2800      	cmp	r0, #0
 8008340:	f040 8298 	bne.w	8008874 <_dtoa_r+0x95c>
 8008344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008348:	462a      	mov	r2, r5
 800834a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800834e:	f7f8 fbcd 	bl	8000aec <__aeabi_dcmplt>
 8008352:	bb38      	cbnz	r0, 80083a4 <_dtoa_r+0x48c>
 8008354:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008358:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800835c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800835e:	2b00      	cmp	r3, #0
 8008360:	f2c0 8157 	blt.w	8008612 <_dtoa_r+0x6fa>
 8008364:	2f0e      	cmp	r7, #14
 8008366:	f300 8154 	bgt.w	8008612 <_dtoa_r+0x6fa>
 800836a:	4b4b      	ldr	r3, [pc, #300]	@ (8008498 <_dtoa_r+0x580>)
 800836c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008370:	ed93 7b00 	vldr	d7, [r3]
 8008374:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008376:	2b00      	cmp	r3, #0
 8008378:	ed8d 7b00 	vstr	d7, [sp]
 800837c:	f280 80e5 	bge.w	800854a <_dtoa_r+0x632>
 8008380:	9b03      	ldr	r3, [sp, #12]
 8008382:	2b00      	cmp	r3, #0
 8008384:	f300 80e1 	bgt.w	800854a <_dtoa_r+0x632>
 8008388:	d10c      	bne.n	80083a4 <_dtoa_r+0x48c>
 800838a:	4b48      	ldr	r3, [pc, #288]	@ (80084ac <_dtoa_r+0x594>)
 800838c:	2200      	movs	r2, #0
 800838e:	ec51 0b17 	vmov	r0, r1, d7
 8008392:	f7f8 f939 	bl	8000608 <__aeabi_dmul>
 8008396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800839a:	f7f8 fbbb 	bl	8000b14 <__aeabi_dcmpge>
 800839e:	2800      	cmp	r0, #0
 80083a0:	f000 8266 	beq.w	8008870 <_dtoa_r+0x958>
 80083a4:	2400      	movs	r4, #0
 80083a6:	4625      	mov	r5, r4
 80083a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083aa:	4656      	mov	r6, sl
 80083ac:	ea6f 0803 	mvn.w	r8, r3
 80083b0:	2700      	movs	r7, #0
 80083b2:	4621      	mov	r1, r4
 80083b4:	4648      	mov	r0, r9
 80083b6:	f001 f80b 	bl	80093d0 <_Bfree>
 80083ba:	2d00      	cmp	r5, #0
 80083bc:	f000 80bd 	beq.w	800853a <_dtoa_r+0x622>
 80083c0:	b12f      	cbz	r7, 80083ce <_dtoa_r+0x4b6>
 80083c2:	42af      	cmp	r7, r5
 80083c4:	d003      	beq.n	80083ce <_dtoa_r+0x4b6>
 80083c6:	4639      	mov	r1, r7
 80083c8:	4648      	mov	r0, r9
 80083ca:	f001 f801 	bl	80093d0 <_Bfree>
 80083ce:	4629      	mov	r1, r5
 80083d0:	4648      	mov	r0, r9
 80083d2:	f000 fffd 	bl	80093d0 <_Bfree>
 80083d6:	e0b0      	b.n	800853a <_dtoa_r+0x622>
 80083d8:	07e2      	lsls	r2, r4, #31
 80083da:	d505      	bpl.n	80083e8 <_dtoa_r+0x4d0>
 80083dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083e0:	f7f8 f912 	bl	8000608 <__aeabi_dmul>
 80083e4:	3601      	adds	r6, #1
 80083e6:	2301      	movs	r3, #1
 80083e8:	1064      	asrs	r4, r4, #1
 80083ea:	3508      	adds	r5, #8
 80083ec:	e762      	b.n	80082b4 <_dtoa_r+0x39c>
 80083ee:	2602      	movs	r6, #2
 80083f0:	e765      	b.n	80082be <_dtoa_r+0x3a6>
 80083f2:	9c03      	ldr	r4, [sp, #12]
 80083f4:	46b8      	mov	r8, r7
 80083f6:	e784      	b.n	8008302 <_dtoa_r+0x3ea>
 80083f8:	4b27      	ldr	r3, [pc, #156]	@ (8008498 <_dtoa_r+0x580>)
 80083fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008400:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008404:	4454      	add	r4, sl
 8008406:	2900      	cmp	r1, #0
 8008408:	d054      	beq.n	80084b4 <_dtoa_r+0x59c>
 800840a:	4929      	ldr	r1, [pc, #164]	@ (80084b0 <_dtoa_r+0x598>)
 800840c:	2000      	movs	r0, #0
 800840e:	f7f8 fa25 	bl	800085c <__aeabi_ddiv>
 8008412:	4633      	mov	r3, r6
 8008414:	462a      	mov	r2, r5
 8008416:	f7f7 ff3f 	bl	8000298 <__aeabi_dsub>
 800841a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800841e:	4656      	mov	r6, sl
 8008420:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008424:	f7f8 fba0 	bl	8000b68 <__aeabi_d2iz>
 8008428:	4605      	mov	r5, r0
 800842a:	f7f8 f883 	bl	8000534 <__aeabi_i2d>
 800842e:	4602      	mov	r2, r0
 8008430:	460b      	mov	r3, r1
 8008432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008436:	f7f7 ff2f 	bl	8000298 <__aeabi_dsub>
 800843a:	3530      	adds	r5, #48	@ 0x30
 800843c:	4602      	mov	r2, r0
 800843e:	460b      	mov	r3, r1
 8008440:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008444:	f806 5b01 	strb.w	r5, [r6], #1
 8008448:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800844c:	f7f8 fb4e 	bl	8000aec <__aeabi_dcmplt>
 8008450:	2800      	cmp	r0, #0
 8008452:	d172      	bne.n	800853a <_dtoa_r+0x622>
 8008454:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008458:	4911      	ldr	r1, [pc, #68]	@ (80084a0 <_dtoa_r+0x588>)
 800845a:	2000      	movs	r0, #0
 800845c:	f7f7 ff1c 	bl	8000298 <__aeabi_dsub>
 8008460:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008464:	f7f8 fb42 	bl	8000aec <__aeabi_dcmplt>
 8008468:	2800      	cmp	r0, #0
 800846a:	f040 80b4 	bne.w	80085d6 <_dtoa_r+0x6be>
 800846e:	42a6      	cmp	r6, r4
 8008470:	f43f af70 	beq.w	8008354 <_dtoa_r+0x43c>
 8008474:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008478:	4b0a      	ldr	r3, [pc, #40]	@ (80084a4 <_dtoa_r+0x58c>)
 800847a:	2200      	movs	r2, #0
 800847c:	f7f8 f8c4 	bl	8000608 <__aeabi_dmul>
 8008480:	4b08      	ldr	r3, [pc, #32]	@ (80084a4 <_dtoa_r+0x58c>)
 8008482:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008486:	2200      	movs	r2, #0
 8008488:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800848c:	f7f8 f8bc 	bl	8000608 <__aeabi_dmul>
 8008490:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008494:	e7c4      	b.n	8008420 <_dtoa_r+0x508>
 8008496:	bf00      	nop
 8008498:	0800aef0 	.word	0x0800aef0
 800849c:	0800aec8 	.word	0x0800aec8
 80084a0:	3ff00000 	.word	0x3ff00000
 80084a4:	40240000 	.word	0x40240000
 80084a8:	401c0000 	.word	0x401c0000
 80084ac:	40140000 	.word	0x40140000
 80084b0:	3fe00000 	.word	0x3fe00000
 80084b4:	4631      	mov	r1, r6
 80084b6:	4628      	mov	r0, r5
 80084b8:	f7f8 f8a6 	bl	8000608 <__aeabi_dmul>
 80084bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80084c2:	4656      	mov	r6, sl
 80084c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084c8:	f7f8 fb4e 	bl	8000b68 <__aeabi_d2iz>
 80084cc:	4605      	mov	r5, r0
 80084ce:	f7f8 f831 	bl	8000534 <__aeabi_i2d>
 80084d2:	4602      	mov	r2, r0
 80084d4:	460b      	mov	r3, r1
 80084d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084da:	f7f7 fedd 	bl	8000298 <__aeabi_dsub>
 80084de:	3530      	adds	r5, #48	@ 0x30
 80084e0:	f806 5b01 	strb.w	r5, [r6], #1
 80084e4:	4602      	mov	r2, r0
 80084e6:	460b      	mov	r3, r1
 80084e8:	42a6      	cmp	r6, r4
 80084ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084ee:	f04f 0200 	mov.w	r2, #0
 80084f2:	d124      	bne.n	800853e <_dtoa_r+0x626>
 80084f4:	4baf      	ldr	r3, [pc, #700]	@ (80087b4 <_dtoa_r+0x89c>)
 80084f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084fa:	f7f7 fecf 	bl	800029c <__adddf3>
 80084fe:	4602      	mov	r2, r0
 8008500:	460b      	mov	r3, r1
 8008502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008506:	f7f8 fb0f 	bl	8000b28 <__aeabi_dcmpgt>
 800850a:	2800      	cmp	r0, #0
 800850c:	d163      	bne.n	80085d6 <_dtoa_r+0x6be>
 800850e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008512:	49a8      	ldr	r1, [pc, #672]	@ (80087b4 <_dtoa_r+0x89c>)
 8008514:	2000      	movs	r0, #0
 8008516:	f7f7 febf 	bl	8000298 <__aeabi_dsub>
 800851a:	4602      	mov	r2, r0
 800851c:	460b      	mov	r3, r1
 800851e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008522:	f7f8 fae3 	bl	8000aec <__aeabi_dcmplt>
 8008526:	2800      	cmp	r0, #0
 8008528:	f43f af14 	beq.w	8008354 <_dtoa_r+0x43c>
 800852c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800852e:	1e73      	subs	r3, r6, #1
 8008530:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008532:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008536:	2b30      	cmp	r3, #48	@ 0x30
 8008538:	d0f8      	beq.n	800852c <_dtoa_r+0x614>
 800853a:	4647      	mov	r7, r8
 800853c:	e03b      	b.n	80085b6 <_dtoa_r+0x69e>
 800853e:	4b9e      	ldr	r3, [pc, #632]	@ (80087b8 <_dtoa_r+0x8a0>)
 8008540:	f7f8 f862 	bl	8000608 <__aeabi_dmul>
 8008544:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008548:	e7bc      	b.n	80084c4 <_dtoa_r+0x5ac>
 800854a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800854e:	4656      	mov	r6, sl
 8008550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008554:	4620      	mov	r0, r4
 8008556:	4629      	mov	r1, r5
 8008558:	f7f8 f980 	bl	800085c <__aeabi_ddiv>
 800855c:	f7f8 fb04 	bl	8000b68 <__aeabi_d2iz>
 8008560:	4680      	mov	r8, r0
 8008562:	f7f7 ffe7 	bl	8000534 <__aeabi_i2d>
 8008566:	e9dd 2300 	ldrd	r2, r3, [sp]
 800856a:	f7f8 f84d 	bl	8000608 <__aeabi_dmul>
 800856e:	4602      	mov	r2, r0
 8008570:	460b      	mov	r3, r1
 8008572:	4620      	mov	r0, r4
 8008574:	4629      	mov	r1, r5
 8008576:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800857a:	f7f7 fe8d 	bl	8000298 <__aeabi_dsub>
 800857e:	f806 4b01 	strb.w	r4, [r6], #1
 8008582:	9d03      	ldr	r5, [sp, #12]
 8008584:	eba6 040a 	sub.w	r4, r6, sl
 8008588:	42a5      	cmp	r5, r4
 800858a:	4602      	mov	r2, r0
 800858c:	460b      	mov	r3, r1
 800858e:	d133      	bne.n	80085f8 <_dtoa_r+0x6e0>
 8008590:	f7f7 fe84 	bl	800029c <__adddf3>
 8008594:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008598:	4604      	mov	r4, r0
 800859a:	460d      	mov	r5, r1
 800859c:	f7f8 fac4 	bl	8000b28 <__aeabi_dcmpgt>
 80085a0:	b9c0      	cbnz	r0, 80085d4 <_dtoa_r+0x6bc>
 80085a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085a6:	4620      	mov	r0, r4
 80085a8:	4629      	mov	r1, r5
 80085aa:	f7f8 fa95 	bl	8000ad8 <__aeabi_dcmpeq>
 80085ae:	b110      	cbz	r0, 80085b6 <_dtoa_r+0x69e>
 80085b0:	f018 0f01 	tst.w	r8, #1
 80085b4:	d10e      	bne.n	80085d4 <_dtoa_r+0x6bc>
 80085b6:	9902      	ldr	r1, [sp, #8]
 80085b8:	4648      	mov	r0, r9
 80085ba:	f000 ff09 	bl	80093d0 <_Bfree>
 80085be:	2300      	movs	r3, #0
 80085c0:	7033      	strb	r3, [r6, #0]
 80085c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80085c4:	3701      	adds	r7, #1
 80085c6:	601f      	str	r7, [r3, #0]
 80085c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 824b 	beq.w	8008a66 <_dtoa_r+0xb4e>
 80085d0:	601e      	str	r6, [r3, #0]
 80085d2:	e248      	b.n	8008a66 <_dtoa_r+0xb4e>
 80085d4:	46b8      	mov	r8, r7
 80085d6:	4633      	mov	r3, r6
 80085d8:	461e      	mov	r6, r3
 80085da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085de:	2a39      	cmp	r2, #57	@ 0x39
 80085e0:	d106      	bne.n	80085f0 <_dtoa_r+0x6d8>
 80085e2:	459a      	cmp	sl, r3
 80085e4:	d1f8      	bne.n	80085d8 <_dtoa_r+0x6c0>
 80085e6:	2230      	movs	r2, #48	@ 0x30
 80085e8:	f108 0801 	add.w	r8, r8, #1
 80085ec:	f88a 2000 	strb.w	r2, [sl]
 80085f0:	781a      	ldrb	r2, [r3, #0]
 80085f2:	3201      	adds	r2, #1
 80085f4:	701a      	strb	r2, [r3, #0]
 80085f6:	e7a0      	b.n	800853a <_dtoa_r+0x622>
 80085f8:	4b6f      	ldr	r3, [pc, #444]	@ (80087b8 <_dtoa_r+0x8a0>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	f7f8 f804 	bl	8000608 <__aeabi_dmul>
 8008600:	2200      	movs	r2, #0
 8008602:	2300      	movs	r3, #0
 8008604:	4604      	mov	r4, r0
 8008606:	460d      	mov	r5, r1
 8008608:	f7f8 fa66 	bl	8000ad8 <__aeabi_dcmpeq>
 800860c:	2800      	cmp	r0, #0
 800860e:	d09f      	beq.n	8008550 <_dtoa_r+0x638>
 8008610:	e7d1      	b.n	80085b6 <_dtoa_r+0x69e>
 8008612:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008614:	2a00      	cmp	r2, #0
 8008616:	f000 80ea 	beq.w	80087ee <_dtoa_r+0x8d6>
 800861a:	9a07      	ldr	r2, [sp, #28]
 800861c:	2a01      	cmp	r2, #1
 800861e:	f300 80cd 	bgt.w	80087bc <_dtoa_r+0x8a4>
 8008622:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008624:	2a00      	cmp	r2, #0
 8008626:	f000 80c1 	beq.w	80087ac <_dtoa_r+0x894>
 800862a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800862e:	9c08      	ldr	r4, [sp, #32]
 8008630:	9e00      	ldr	r6, [sp, #0]
 8008632:	9a00      	ldr	r2, [sp, #0]
 8008634:	441a      	add	r2, r3
 8008636:	9200      	str	r2, [sp, #0]
 8008638:	9a06      	ldr	r2, [sp, #24]
 800863a:	2101      	movs	r1, #1
 800863c:	441a      	add	r2, r3
 800863e:	4648      	mov	r0, r9
 8008640:	9206      	str	r2, [sp, #24]
 8008642:	f000 ffc3 	bl	80095cc <__i2b>
 8008646:	4605      	mov	r5, r0
 8008648:	b166      	cbz	r6, 8008664 <_dtoa_r+0x74c>
 800864a:	9b06      	ldr	r3, [sp, #24]
 800864c:	2b00      	cmp	r3, #0
 800864e:	dd09      	ble.n	8008664 <_dtoa_r+0x74c>
 8008650:	42b3      	cmp	r3, r6
 8008652:	9a00      	ldr	r2, [sp, #0]
 8008654:	bfa8      	it	ge
 8008656:	4633      	movge	r3, r6
 8008658:	1ad2      	subs	r2, r2, r3
 800865a:	9200      	str	r2, [sp, #0]
 800865c:	9a06      	ldr	r2, [sp, #24]
 800865e:	1af6      	subs	r6, r6, r3
 8008660:	1ad3      	subs	r3, r2, r3
 8008662:	9306      	str	r3, [sp, #24]
 8008664:	9b08      	ldr	r3, [sp, #32]
 8008666:	b30b      	cbz	r3, 80086ac <_dtoa_r+0x794>
 8008668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800866a:	2b00      	cmp	r3, #0
 800866c:	f000 80c6 	beq.w	80087fc <_dtoa_r+0x8e4>
 8008670:	2c00      	cmp	r4, #0
 8008672:	f000 80c0 	beq.w	80087f6 <_dtoa_r+0x8de>
 8008676:	4629      	mov	r1, r5
 8008678:	4622      	mov	r2, r4
 800867a:	4648      	mov	r0, r9
 800867c:	f001 f85e 	bl	800973c <__pow5mult>
 8008680:	9a02      	ldr	r2, [sp, #8]
 8008682:	4601      	mov	r1, r0
 8008684:	4605      	mov	r5, r0
 8008686:	4648      	mov	r0, r9
 8008688:	f000 ffb6 	bl	80095f8 <__multiply>
 800868c:	9902      	ldr	r1, [sp, #8]
 800868e:	4680      	mov	r8, r0
 8008690:	4648      	mov	r0, r9
 8008692:	f000 fe9d 	bl	80093d0 <_Bfree>
 8008696:	9b08      	ldr	r3, [sp, #32]
 8008698:	1b1b      	subs	r3, r3, r4
 800869a:	9308      	str	r3, [sp, #32]
 800869c:	f000 80b1 	beq.w	8008802 <_dtoa_r+0x8ea>
 80086a0:	9a08      	ldr	r2, [sp, #32]
 80086a2:	4641      	mov	r1, r8
 80086a4:	4648      	mov	r0, r9
 80086a6:	f001 f849 	bl	800973c <__pow5mult>
 80086aa:	9002      	str	r0, [sp, #8]
 80086ac:	2101      	movs	r1, #1
 80086ae:	4648      	mov	r0, r9
 80086b0:	f000 ff8c 	bl	80095cc <__i2b>
 80086b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086b6:	4604      	mov	r4, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f000 81d8 	beq.w	8008a6e <_dtoa_r+0xb56>
 80086be:	461a      	mov	r2, r3
 80086c0:	4601      	mov	r1, r0
 80086c2:	4648      	mov	r0, r9
 80086c4:	f001 f83a 	bl	800973c <__pow5mult>
 80086c8:	9b07      	ldr	r3, [sp, #28]
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	4604      	mov	r4, r0
 80086ce:	f300 809f 	bgt.w	8008810 <_dtoa_r+0x8f8>
 80086d2:	9b04      	ldr	r3, [sp, #16]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f040 8097 	bne.w	8008808 <_dtoa_r+0x8f0>
 80086da:	9b05      	ldr	r3, [sp, #20]
 80086dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	f040 8093 	bne.w	800880c <_dtoa_r+0x8f4>
 80086e6:	9b05      	ldr	r3, [sp, #20]
 80086e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086ec:	0d1b      	lsrs	r3, r3, #20
 80086ee:	051b      	lsls	r3, r3, #20
 80086f0:	b133      	cbz	r3, 8008700 <_dtoa_r+0x7e8>
 80086f2:	9b00      	ldr	r3, [sp, #0]
 80086f4:	3301      	adds	r3, #1
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	9b06      	ldr	r3, [sp, #24]
 80086fa:	3301      	adds	r3, #1
 80086fc:	9306      	str	r3, [sp, #24]
 80086fe:	2301      	movs	r3, #1
 8008700:	9308      	str	r3, [sp, #32]
 8008702:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 81b8 	beq.w	8008a7a <_dtoa_r+0xb62>
 800870a:	6923      	ldr	r3, [r4, #16]
 800870c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008710:	6918      	ldr	r0, [r3, #16]
 8008712:	f000 ff0f 	bl	8009534 <__hi0bits>
 8008716:	f1c0 0020 	rsb	r0, r0, #32
 800871a:	9b06      	ldr	r3, [sp, #24]
 800871c:	4418      	add	r0, r3
 800871e:	f010 001f 	ands.w	r0, r0, #31
 8008722:	f000 8082 	beq.w	800882a <_dtoa_r+0x912>
 8008726:	f1c0 0320 	rsb	r3, r0, #32
 800872a:	2b04      	cmp	r3, #4
 800872c:	dd73      	ble.n	8008816 <_dtoa_r+0x8fe>
 800872e:	9b00      	ldr	r3, [sp, #0]
 8008730:	f1c0 001c 	rsb	r0, r0, #28
 8008734:	4403      	add	r3, r0
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	9b06      	ldr	r3, [sp, #24]
 800873a:	4403      	add	r3, r0
 800873c:	4406      	add	r6, r0
 800873e:	9306      	str	r3, [sp, #24]
 8008740:	9b00      	ldr	r3, [sp, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	dd05      	ble.n	8008752 <_dtoa_r+0x83a>
 8008746:	9902      	ldr	r1, [sp, #8]
 8008748:	461a      	mov	r2, r3
 800874a:	4648      	mov	r0, r9
 800874c:	f001 f850 	bl	80097f0 <__lshift>
 8008750:	9002      	str	r0, [sp, #8]
 8008752:	9b06      	ldr	r3, [sp, #24]
 8008754:	2b00      	cmp	r3, #0
 8008756:	dd05      	ble.n	8008764 <_dtoa_r+0x84c>
 8008758:	4621      	mov	r1, r4
 800875a:	461a      	mov	r2, r3
 800875c:	4648      	mov	r0, r9
 800875e:	f001 f847 	bl	80097f0 <__lshift>
 8008762:	4604      	mov	r4, r0
 8008764:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008766:	2b00      	cmp	r3, #0
 8008768:	d061      	beq.n	800882e <_dtoa_r+0x916>
 800876a:	9802      	ldr	r0, [sp, #8]
 800876c:	4621      	mov	r1, r4
 800876e:	f001 f8ab 	bl	80098c8 <__mcmp>
 8008772:	2800      	cmp	r0, #0
 8008774:	da5b      	bge.n	800882e <_dtoa_r+0x916>
 8008776:	2300      	movs	r3, #0
 8008778:	9902      	ldr	r1, [sp, #8]
 800877a:	220a      	movs	r2, #10
 800877c:	4648      	mov	r0, r9
 800877e:	f000 fe49 	bl	8009414 <__multadd>
 8008782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008784:	9002      	str	r0, [sp, #8]
 8008786:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800878a:	2b00      	cmp	r3, #0
 800878c:	f000 8177 	beq.w	8008a7e <_dtoa_r+0xb66>
 8008790:	4629      	mov	r1, r5
 8008792:	2300      	movs	r3, #0
 8008794:	220a      	movs	r2, #10
 8008796:	4648      	mov	r0, r9
 8008798:	f000 fe3c 	bl	8009414 <__multadd>
 800879c:	f1bb 0f00 	cmp.w	fp, #0
 80087a0:	4605      	mov	r5, r0
 80087a2:	dc6f      	bgt.n	8008884 <_dtoa_r+0x96c>
 80087a4:	9b07      	ldr	r3, [sp, #28]
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	dc49      	bgt.n	800883e <_dtoa_r+0x926>
 80087aa:	e06b      	b.n	8008884 <_dtoa_r+0x96c>
 80087ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80087ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80087b2:	e73c      	b.n	800862e <_dtoa_r+0x716>
 80087b4:	3fe00000 	.word	0x3fe00000
 80087b8:	40240000 	.word	0x40240000
 80087bc:	9b03      	ldr	r3, [sp, #12]
 80087be:	1e5c      	subs	r4, r3, #1
 80087c0:	9b08      	ldr	r3, [sp, #32]
 80087c2:	42a3      	cmp	r3, r4
 80087c4:	db09      	blt.n	80087da <_dtoa_r+0x8c2>
 80087c6:	1b1c      	subs	r4, r3, r4
 80087c8:	9b03      	ldr	r3, [sp, #12]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f6bf af30 	bge.w	8008630 <_dtoa_r+0x718>
 80087d0:	9b00      	ldr	r3, [sp, #0]
 80087d2:	9a03      	ldr	r2, [sp, #12]
 80087d4:	1a9e      	subs	r6, r3, r2
 80087d6:	2300      	movs	r3, #0
 80087d8:	e72b      	b.n	8008632 <_dtoa_r+0x71a>
 80087da:	9b08      	ldr	r3, [sp, #32]
 80087dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80087de:	9408      	str	r4, [sp, #32]
 80087e0:	1ae3      	subs	r3, r4, r3
 80087e2:	441a      	add	r2, r3
 80087e4:	9e00      	ldr	r6, [sp, #0]
 80087e6:	9b03      	ldr	r3, [sp, #12]
 80087e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80087ea:	2400      	movs	r4, #0
 80087ec:	e721      	b.n	8008632 <_dtoa_r+0x71a>
 80087ee:	9c08      	ldr	r4, [sp, #32]
 80087f0:	9e00      	ldr	r6, [sp, #0]
 80087f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80087f4:	e728      	b.n	8008648 <_dtoa_r+0x730>
 80087f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80087fa:	e751      	b.n	80086a0 <_dtoa_r+0x788>
 80087fc:	9a08      	ldr	r2, [sp, #32]
 80087fe:	9902      	ldr	r1, [sp, #8]
 8008800:	e750      	b.n	80086a4 <_dtoa_r+0x78c>
 8008802:	f8cd 8008 	str.w	r8, [sp, #8]
 8008806:	e751      	b.n	80086ac <_dtoa_r+0x794>
 8008808:	2300      	movs	r3, #0
 800880a:	e779      	b.n	8008700 <_dtoa_r+0x7e8>
 800880c:	9b04      	ldr	r3, [sp, #16]
 800880e:	e777      	b.n	8008700 <_dtoa_r+0x7e8>
 8008810:	2300      	movs	r3, #0
 8008812:	9308      	str	r3, [sp, #32]
 8008814:	e779      	b.n	800870a <_dtoa_r+0x7f2>
 8008816:	d093      	beq.n	8008740 <_dtoa_r+0x828>
 8008818:	9a00      	ldr	r2, [sp, #0]
 800881a:	331c      	adds	r3, #28
 800881c:	441a      	add	r2, r3
 800881e:	9200      	str	r2, [sp, #0]
 8008820:	9a06      	ldr	r2, [sp, #24]
 8008822:	441a      	add	r2, r3
 8008824:	441e      	add	r6, r3
 8008826:	9206      	str	r2, [sp, #24]
 8008828:	e78a      	b.n	8008740 <_dtoa_r+0x828>
 800882a:	4603      	mov	r3, r0
 800882c:	e7f4      	b.n	8008818 <_dtoa_r+0x900>
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	46b8      	mov	r8, r7
 8008834:	dc20      	bgt.n	8008878 <_dtoa_r+0x960>
 8008836:	469b      	mov	fp, r3
 8008838:	9b07      	ldr	r3, [sp, #28]
 800883a:	2b02      	cmp	r3, #2
 800883c:	dd1e      	ble.n	800887c <_dtoa_r+0x964>
 800883e:	f1bb 0f00 	cmp.w	fp, #0
 8008842:	f47f adb1 	bne.w	80083a8 <_dtoa_r+0x490>
 8008846:	4621      	mov	r1, r4
 8008848:	465b      	mov	r3, fp
 800884a:	2205      	movs	r2, #5
 800884c:	4648      	mov	r0, r9
 800884e:	f000 fde1 	bl	8009414 <__multadd>
 8008852:	4601      	mov	r1, r0
 8008854:	4604      	mov	r4, r0
 8008856:	9802      	ldr	r0, [sp, #8]
 8008858:	f001 f836 	bl	80098c8 <__mcmp>
 800885c:	2800      	cmp	r0, #0
 800885e:	f77f ada3 	ble.w	80083a8 <_dtoa_r+0x490>
 8008862:	4656      	mov	r6, sl
 8008864:	2331      	movs	r3, #49	@ 0x31
 8008866:	f806 3b01 	strb.w	r3, [r6], #1
 800886a:	f108 0801 	add.w	r8, r8, #1
 800886e:	e59f      	b.n	80083b0 <_dtoa_r+0x498>
 8008870:	9c03      	ldr	r4, [sp, #12]
 8008872:	46b8      	mov	r8, r7
 8008874:	4625      	mov	r5, r4
 8008876:	e7f4      	b.n	8008862 <_dtoa_r+0x94a>
 8008878:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800887c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800887e:	2b00      	cmp	r3, #0
 8008880:	f000 8101 	beq.w	8008a86 <_dtoa_r+0xb6e>
 8008884:	2e00      	cmp	r6, #0
 8008886:	dd05      	ble.n	8008894 <_dtoa_r+0x97c>
 8008888:	4629      	mov	r1, r5
 800888a:	4632      	mov	r2, r6
 800888c:	4648      	mov	r0, r9
 800888e:	f000 ffaf 	bl	80097f0 <__lshift>
 8008892:	4605      	mov	r5, r0
 8008894:	9b08      	ldr	r3, [sp, #32]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d05c      	beq.n	8008954 <_dtoa_r+0xa3c>
 800889a:	6869      	ldr	r1, [r5, #4]
 800889c:	4648      	mov	r0, r9
 800889e:	f000 fd57 	bl	8009350 <_Balloc>
 80088a2:	4606      	mov	r6, r0
 80088a4:	b928      	cbnz	r0, 80088b2 <_dtoa_r+0x99a>
 80088a6:	4b82      	ldr	r3, [pc, #520]	@ (8008ab0 <_dtoa_r+0xb98>)
 80088a8:	4602      	mov	r2, r0
 80088aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80088ae:	f7ff bb4a 	b.w	8007f46 <_dtoa_r+0x2e>
 80088b2:	692a      	ldr	r2, [r5, #16]
 80088b4:	3202      	adds	r2, #2
 80088b6:	0092      	lsls	r2, r2, #2
 80088b8:	f105 010c 	add.w	r1, r5, #12
 80088bc:	300c      	adds	r0, #12
 80088be:	f7ff fa84 	bl	8007dca <memcpy>
 80088c2:	2201      	movs	r2, #1
 80088c4:	4631      	mov	r1, r6
 80088c6:	4648      	mov	r0, r9
 80088c8:	f000 ff92 	bl	80097f0 <__lshift>
 80088cc:	f10a 0301 	add.w	r3, sl, #1
 80088d0:	9300      	str	r3, [sp, #0]
 80088d2:	eb0a 030b 	add.w	r3, sl, fp
 80088d6:	9308      	str	r3, [sp, #32]
 80088d8:	9b04      	ldr	r3, [sp, #16]
 80088da:	f003 0301 	and.w	r3, r3, #1
 80088de:	462f      	mov	r7, r5
 80088e0:	9306      	str	r3, [sp, #24]
 80088e2:	4605      	mov	r5, r0
 80088e4:	9b00      	ldr	r3, [sp, #0]
 80088e6:	9802      	ldr	r0, [sp, #8]
 80088e8:	4621      	mov	r1, r4
 80088ea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80088ee:	f7ff fa89 	bl	8007e04 <quorem>
 80088f2:	4603      	mov	r3, r0
 80088f4:	3330      	adds	r3, #48	@ 0x30
 80088f6:	9003      	str	r0, [sp, #12]
 80088f8:	4639      	mov	r1, r7
 80088fa:	9802      	ldr	r0, [sp, #8]
 80088fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80088fe:	f000 ffe3 	bl	80098c8 <__mcmp>
 8008902:	462a      	mov	r2, r5
 8008904:	9004      	str	r0, [sp, #16]
 8008906:	4621      	mov	r1, r4
 8008908:	4648      	mov	r0, r9
 800890a:	f000 fff9 	bl	8009900 <__mdiff>
 800890e:	68c2      	ldr	r2, [r0, #12]
 8008910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008912:	4606      	mov	r6, r0
 8008914:	bb02      	cbnz	r2, 8008958 <_dtoa_r+0xa40>
 8008916:	4601      	mov	r1, r0
 8008918:	9802      	ldr	r0, [sp, #8]
 800891a:	f000 ffd5 	bl	80098c8 <__mcmp>
 800891e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008920:	4602      	mov	r2, r0
 8008922:	4631      	mov	r1, r6
 8008924:	4648      	mov	r0, r9
 8008926:	920c      	str	r2, [sp, #48]	@ 0x30
 8008928:	9309      	str	r3, [sp, #36]	@ 0x24
 800892a:	f000 fd51 	bl	80093d0 <_Bfree>
 800892e:	9b07      	ldr	r3, [sp, #28]
 8008930:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008932:	9e00      	ldr	r6, [sp, #0]
 8008934:	ea42 0103 	orr.w	r1, r2, r3
 8008938:	9b06      	ldr	r3, [sp, #24]
 800893a:	4319      	orrs	r1, r3
 800893c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893e:	d10d      	bne.n	800895c <_dtoa_r+0xa44>
 8008940:	2b39      	cmp	r3, #57	@ 0x39
 8008942:	d027      	beq.n	8008994 <_dtoa_r+0xa7c>
 8008944:	9a04      	ldr	r2, [sp, #16]
 8008946:	2a00      	cmp	r2, #0
 8008948:	dd01      	ble.n	800894e <_dtoa_r+0xa36>
 800894a:	9b03      	ldr	r3, [sp, #12]
 800894c:	3331      	adds	r3, #49	@ 0x31
 800894e:	f88b 3000 	strb.w	r3, [fp]
 8008952:	e52e      	b.n	80083b2 <_dtoa_r+0x49a>
 8008954:	4628      	mov	r0, r5
 8008956:	e7b9      	b.n	80088cc <_dtoa_r+0x9b4>
 8008958:	2201      	movs	r2, #1
 800895a:	e7e2      	b.n	8008922 <_dtoa_r+0xa0a>
 800895c:	9904      	ldr	r1, [sp, #16]
 800895e:	2900      	cmp	r1, #0
 8008960:	db04      	blt.n	800896c <_dtoa_r+0xa54>
 8008962:	9807      	ldr	r0, [sp, #28]
 8008964:	4301      	orrs	r1, r0
 8008966:	9806      	ldr	r0, [sp, #24]
 8008968:	4301      	orrs	r1, r0
 800896a:	d120      	bne.n	80089ae <_dtoa_r+0xa96>
 800896c:	2a00      	cmp	r2, #0
 800896e:	ddee      	ble.n	800894e <_dtoa_r+0xa36>
 8008970:	9902      	ldr	r1, [sp, #8]
 8008972:	9300      	str	r3, [sp, #0]
 8008974:	2201      	movs	r2, #1
 8008976:	4648      	mov	r0, r9
 8008978:	f000 ff3a 	bl	80097f0 <__lshift>
 800897c:	4621      	mov	r1, r4
 800897e:	9002      	str	r0, [sp, #8]
 8008980:	f000 ffa2 	bl	80098c8 <__mcmp>
 8008984:	2800      	cmp	r0, #0
 8008986:	9b00      	ldr	r3, [sp, #0]
 8008988:	dc02      	bgt.n	8008990 <_dtoa_r+0xa78>
 800898a:	d1e0      	bne.n	800894e <_dtoa_r+0xa36>
 800898c:	07da      	lsls	r2, r3, #31
 800898e:	d5de      	bpl.n	800894e <_dtoa_r+0xa36>
 8008990:	2b39      	cmp	r3, #57	@ 0x39
 8008992:	d1da      	bne.n	800894a <_dtoa_r+0xa32>
 8008994:	2339      	movs	r3, #57	@ 0x39
 8008996:	f88b 3000 	strb.w	r3, [fp]
 800899a:	4633      	mov	r3, r6
 800899c:	461e      	mov	r6, r3
 800899e:	3b01      	subs	r3, #1
 80089a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80089a4:	2a39      	cmp	r2, #57	@ 0x39
 80089a6:	d04e      	beq.n	8008a46 <_dtoa_r+0xb2e>
 80089a8:	3201      	adds	r2, #1
 80089aa:	701a      	strb	r2, [r3, #0]
 80089ac:	e501      	b.n	80083b2 <_dtoa_r+0x49a>
 80089ae:	2a00      	cmp	r2, #0
 80089b0:	dd03      	ble.n	80089ba <_dtoa_r+0xaa2>
 80089b2:	2b39      	cmp	r3, #57	@ 0x39
 80089b4:	d0ee      	beq.n	8008994 <_dtoa_r+0xa7c>
 80089b6:	3301      	adds	r3, #1
 80089b8:	e7c9      	b.n	800894e <_dtoa_r+0xa36>
 80089ba:	9a00      	ldr	r2, [sp, #0]
 80089bc:	9908      	ldr	r1, [sp, #32]
 80089be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80089c2:	428a      	cmp	r2, r1
 80089c4:	d028      	beq.n	8008a18 <_dtoa_r+0xb00>
 80089c6:	9902      	ldr	r1, [sp, #8]
 80089c8:	2300      	movs	r3, #0
 80089ca:	220a      	movs	r2, #10
 80089cc:	4648      	mov	r0, r9
 80089ce:	f000 fd21 	bl	8009414 <__multadd>
 80089d2:	42af      	cmp	r7, r5
 80089d4:	9002      	str	r0, [sp, #8]
 80089d6:	f04f 0300 	mov.w	r3, #0
 80089da:	f04f 020a 	mov.w	r2, #10
 80089de:	4639      	mov	r1, r7
 80089e0:	4648      	mov	r0, r9
 80089e2:	d107      	bne.n	80089f4 <_dtoa_r+0xadc>
 80089e4:	f000 fd16 	bl	8009414 <__multadd>
 80089e8:	4607      	mov	r7, r0
 80089ea:	4605      	mov	r5, r0
 80089ec:	9b00      	ldr	r3, [sp, #0]
 80089ee:	3301      	adds	r3, #1
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	e777      	b.n	80088e4 <_dtoa_r+0x9cc>
 80089f4:	f000 fd0e 	bl	8009414 <__multadd>
 80089f8:	4629      	mov	r1, r5
 80089fa:	4607      	mov	r7, r0
 80089fc:	2300      	movs	r3, #0
 80089fe:	220a      	movs	r2, #10
 8008a00:	4648      	mov	r0, r9
 8008a02:	f000 fd07 	bl	8009414 <__multadd>
 8008a06:	4605      	mov	r5, r0
 8008a08:	e7f0      	b.n	80089ec <_dtoa_r+0xad4>
 8008a0a:	f1bb 0f00 	cmp.w	fp, #0
 8008a0e:	bfcc      	ite	gt
 8008a10:	465e      	movgt	r6, fp
 8008a12:	2601      	movle	r6, #1
 8008a14:	4456      	add	r6, sl
 8008a16:	2700      	movs	r7, #0
 8008a18:	9902      	ldr	r1, [sp, #8]
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	4648      	mov	r0, r9
 8008a20:	f000 fee6 	bl	80097f0 <__lshift>
 8008a24:	4621      	mov	r1, r4
 8008a26:	9002      	str	r0, [sp, #8]
 8008a28:	f000 ff4e 	bl	80098c8 <__mcmp>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	dcb4      	bgt.n	800899a <_dtoa_r+0xa82>
 8008a30:	d102      	bne.n	8008a38 <_dtoa_r+0xb20>
 8008a32:	9b00      	ldr	r3, [sp, #0]
 8008a34:	07db      	lsls	r3, r3, #31
 8008a36:	d4b0      	bmi.n	800899a <_dtoa_r+0xa82>
 8008a38:	4633      	mov	r3, r6
 8008a3a:	461e      	mov	r6, r3
 8008a3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a40:	2a30      	cmp	r2, #48	@ 0x30
 8008a42:	d0fa      	beq.n	8008a3a <_dtoa_r+0xb22>
 8008a44:	e4b5      	b.n	80083b2 <_dtoa_r+0x49a>
 8008a46:	459a      	cmp	sl, r3
 8008a48:	d1a8      	bne.n	800899c <_dtoa_r+0xa84>
 8008a4a:	2331      	movs	r3, #49	@ 0x31
 8008a4c:	f108 0801 	add.w	r8, r8, #1
 8008a50:	f88a 3000 	strb.w	r3, [sl]
 8008a54:	e4ad      	b.n	80083b2 <_dtoa_r+0x49a>
 8008a56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008ab4 <_dtoa_r+0xb9c>
 8008a5c:	b11b      	cbz	r3, 8008a66 <_dtoa_r+0xb4e>
 8008a5e:	f10a 0308 	add.w	r3, sl, #8
 8008a62:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008a64:	6013      	str	r3, [r2, #0]
 8008a66:	4650      	mov	r0, sl
 8008a68:	b017      	add	sp, #92	@ 0x5c
 8008a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6e:	9b07      	ldr	r3, [sp, #28]
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	f77f ae2e 	ble.w	80086d2 <_dtoa_r+0x7ba>
 8008a76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a78:	9308      	str	r3, [sp, #32]
 8008a7a:	2001      	movs	r0, #1
 8008a7c:	e64d      	b.n	800871a <_dtoa_r+0x802>
 8008a7e:	f1bb 0f00 	cmp.w	fp, #0
 8008a82:	f77f aed9 	ble.w	8008838 <_dtoa_r+0x920>
 8008a86:	4656      	mov	r6, sl
 8008a88:	9802      	ldr	r0, [sp, #8]
 8008a8a:	4621      	mov	r1, r4
 8008a8c:	f7ff f9ba 	bl	8007e04 <quorem>
 8008a90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008a94:	f806 3b01 	strb.w	r3, [r6], #1
 8008a98:	eba6 020a 	sub.w	r2, r6, sl
 8008a9c:	4593      	cmp	fp, r2
 8008a9e:	ddb4      	ble.n	8008a0a <_dtoa_r+0xaf2>
 8008aa0:	9902      	ldr	r1, [sp, #8]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	220a      	movs	r2, #10
 8008aa6:	4648      	mov	r0, r9
 8008aa8:	f000 fcb4 	bl	8009414 <__multadd>
 8008aac:	9002      	str	r0, [sp, #8]
 8008aae:	e7eb      	b.n	8008a88 <_dtoa_r+0xb70>
 8008ab0:	0800ac4a 	.word	0x0800ac4a
 8008ab4:	0800abce 	.word	0x0800abce

08008ab8 <_free_r>:
 8008ab8:	b538      	push	{r3, r4, r5, lr}
 8008aba:	4605      	mov	r5, r0
 8008abc:	2900      	cmp	r1, #0
 8008abe:	d041      	beq.n	8008b44 <_free_r+0x8c>
 8008ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ac4:	1f0c      	subs	r4, r1, #4
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	bfb8      	it	lt
 8008aca:	18e4      	addlt	r4, r4, r3
 8008acc:	f000 fc34 	bl	8009338 <__malloc_lock>
 8008ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8008b48 <_free_r+0x90>)
 8008ad2:	6813      	ldr	r3, [r2, #0]
 8008ad4:	b933      	cbnz	r3, 8008ae4 <_free_r+0x2c>
 8008ad6:	6063      	str	r3, [r4, #4]
 8008ad8:	6014      	str	r4, [r2, #0]
 8008ada:	4628      	mov	r0, r5
 8008adc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ae0:	f000 bc30 	b.w	8009344 <__malloc_unlock>
 8008ae4:	42a3      	cmp	r3, r4
 8008ae6:	d908      	bls.n	8008afa <_free_r+0x42>
 8008ae8:	6820      	ldr	r0, [r4, #0]
 8008aea:	1821      	adds	r1, r4, r0
 8008aec:	428b      	cmp	r3, r1
 8008aee:	bf01      	itttt	eq
 8008af0:	6819      	ldreq	r1, [r3, #0]
 8008af2:	685b      	ldreq	r3, [r3, #4]
 8008af4:	1809      	addeq	r1, r1, r0
 8008af6:	6021      	streq	r1, [r4, #0]
 8008af8:	e7ed      	b.n	8008ad6 <_free_r+0x1e>
 8008afa:	461a      	mov	r2, r3
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	b10b      	cbz	r3, 8008b04 <_free_r+0x4c>
 8008b00:	42a3      	cmp	r3, r4
 8008b02:	d9fa      	bls.n	8008afa <_free_r+0x42>
 8008b04:	6811      	ldr	r1, [r2, #0]
 8008b06:	1850      	adds	r0, r2, r1
 8008b08:	42a0      	cmp	r0, r4
 8008b0a:	d10b      	bne.n	8008b24 <_free_r+0x6c>
 8008b0c:	6820      	ldr	r0, [r4, #0]
 8008b0e:	4401      	add	r1, r0
 8008b10:	1850      	adds	r0, r2, r1
 8008b12:	4283      	cmp	r3, r0
 8008b14:	6011      	str	r1, [r2, #0]
 8008b16:	d1e0      	bne.n	8008ada <_free_r+0x22>
 8008b18:	6818      	ldr	r0, [r3, #0]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	6053      	str	r3, [r2, #4]
 8008b1e:	4408      	add	r0, r1
 8008b20:	6010      	str	r0, [r2, #0]
 8008b22:	e7da      	b.n	8008ada <_free_r+0x22>
 8008b24:	d902      	bls.n	8008b2c <_free_r+0x74>
 8008b26:	230c      	movs	r3, #12
 8008b28:	602b      	str	r3, [r5, #0]
 8008b2a:	e7d6      	b.n	8008ada <_free_r+0x22>
 8008b2c:	6820      	ldr	r0, [r4, #0]
 8008b2e:	1821      	adds	r1, r4, r0
 8008b30:	428b      	cmp	r3, r1
 8008b32:	bf04      	itt	eq
 8008b34:	6819      	ldreq	r1, [r3, #0]
 8008b36:	685b      	ldreq	r3, [r3, #4]
 8008b38:	6063      	str	r3, [r4, #4]
 8008b3a:	bf04      	itt	eq
 8008b3c:	1809      	addeq	r1, r1, r0
 8008b3e:	6021      	streq	r1, [r4, #0]
 8008b40:	6054      	str	r4, [r2, #4]
 8008b42:	e7ca      	b.n	8008ada <_free_r+0x22>
 8008b44:	bd38      	pop	{r3, r4, r5, pc}
 8008b46:	bf00      	nop
 8008b48:	200004cc 	.word	0x200004cc

08008b4c <rshift>:
 8008b4c:	6903      	ldr	r3, [r0, #16]
 8008b4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b56:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008b5a:	f100 0414 	add.w	r4, r0, #20
 8008b5e:	dd45      	ble.n	8008bec <rshift+0xa0>
 8008b60:	f011 011f 	ands.w	r1, r1, #31
 8008b64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b6c:	d10c      	bne.n	8008b88 <rshift+0x3c>
 8008b6e:	f100 0710 	add.w	r7, r0, #16
 8008b72:	4629      	mov	r1, r5
 8008b74:	42b1      	cmp	r1, r6
 8008b76:	d334      	bcc.n	8008be2 <rshift+0x96>
 8008b78:	1a9b      	subs	r3, r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	1eea      	subs	r2, r5, #3
 8008b7e:	4296      	cmp	r6, r2
 8008b80:	bf38      	it	cc
 8008b82:	2300      	movcc	r3, #0
 8008b84:	4423      	add	r3, r4
 8008b86:	e015      	b.n	8008bb4 <rshift+0x68>
 8008b88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008b8c:	f1c1 0820 	rsb	r8, r1, #32
 8008b90:	40cf      	lsrs	r7, r1
 8008b92:	f105 0e04 	add.w	lr, r5, #4
 8008b96:	46a1      	mov	r9, r4
 8008b98:	4576      	cmp	r6, lr
 8008b9a:	46f4      	mov	ip, lr
 8008b9c:	d815      	bhi.n	8008bca <rshift+0x7e>
 8008b9e:	1a9a      	subs	r2, r3, r2
 8008ba0:	0092      	lsls	r2, r2, #2
 8008ba2:	3a04      	subs	r2, #4
 8008ba4:	3501      	adds	r5, #1
 8008ba6:	42ae      	cmp	r6, r5
 8008ba8:	bf38      	it	cc
 8008baa:	2200      	movcc	r2, #0
 8008bac:	18a3      	adds	r3, r4, r2
 8008bae:	50a7      	str	r7, [r4, r2]
 8008bb0:	b107      	cbz	r7, 8008bb4 <rshift+0x68>
 8008bb2:	3304      	adds	r3, #4
 8008bb4:	1b1a      	subs	r2, r3, r4
 8008bb6:	42a3      	cmp	r3, r4
 8008bb8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008bbc:	bf08      	it	eq
 8008bbe:	2300      	moveq	r3, #0
 8008bc0:	6102      	str	r2, [r0, #16]
 8008bc2:	bf08      	it	eq
 8008bc4:	6143      	streq	r3, [r0, #20]
 8008bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bca:	f8dc c000 	ldr.w	ip, [ip]
 8008bce:	fa0c fc08 	lsl.w	ip, ip, r8
 8008bd2:	ea4c 0707 	orr.w	r7, ip, r7
 8008bd6:	f849 7b04 	str.w	r7, [r9], #4
 8008bda:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008bde:	40cf      	lsrs	r7, r1
 8008be0:	e7da      	b.n	8008b98 <rshift+0x4c>
 8008be2:	f851 cb04 	ldr.w	ip, [r1], #4
 8008be6:	f847 cf04 	str.w	ip, [r7, #4]!
 8008bea:	e7c3      	b.n	8008b74 <rshift+0x28>
 8008bec:	4623      	mov	r3, r4
 8008bee:	e7e1      	b.n	8008bb4 <rshift+0x68>

08008bf0 <__hexdig_fun>:
 8008bf0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008bf4:	2b09      	cmp	r3, #9
 8008bf6:	d802      	bhi.n	8008bfe <__hexdig_fun+0xe>
 8008bf8:	3820      	subs	r0, #32
 8008bfa:	b2c0      	uxtb	r0, r0
 8008bfc:	4770      	bx	lr
 8008bfe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008c02:	2b05      	cmp	r3, #5
 8008c04:	d801      	bhi.n	8008c0a <__hexdig_fun+0x1a>
 8008c06:	3847      	subs	r0, #71	@ 0x47
 8008c08:	e7f7      	b.n	8008bfa <__hexdig_fun+0xa>
 8008c0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008c0e:	2b05      	cmp	r3, #5
 8008c10:	d801      	bhi.n	8008c16 <__hexdig_fun+0x26>
 8008c12:	3827      	subs	r0, #39	@ 0x27
 8008c14:	e7f1      	b.n	8008bfa <__hexdig_fun+0xa>
 8008c16:	2000      	movs	r0, #0
 8008c18:	4770      	bx	lr
	...

08008c1c <__gethex>:
 8008c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c20:	b085      	sub	sp, #20
 8008c22:	468a      	mov	sl, r1
 8008c24:	9302      	str	r3, [sp, #8]
 8008c26:	680b      	ldr	r3, [r1, #0]
 8008c28:	9001      	str	r0, [sp, #4]
 8008c2a:	4690      	mov	r8, r2
 8008c2c:	1c9c      	adds	r4, r3, #2
 8008c2e:	46a1      	mov	r9, r4
 8008c30:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008c34:	2830      	cmp	r0, #48	@ 0x30
 8008c36:	d0fa      	beq.n	8008c2e <__gethex+0x12>
 8008c38:	eba9 0303 	sub.w	r3, r9, r3
 8008c3c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008c40:	f7ff ffd6 	bl	8008bf0 <__hexdig_fun>
 8008c44:	4605      	mov	r5, r0
 8008c46:	2800      	cmp	r0, #0
 8008c48:	d168      	bne.n	8008d1c <__gethex+0x100>
 8008c4a:	49a0      	ldr	r1, [pc, #640]	@ (8008ecc <__gethex+0x2b0>)
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	4648      	mov	r0, r9
 8008c50:	f7ff f832 	bl	8007cb8 <strncmp>
 8008c54:	4607      	mov	r7, r0
 8008c56:	2800      	cmp	r0, #0
 8008c58:	d167      	bne.n	8008d2a <__gethex+0x10e>
 8008c5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008c5e:	4626      	mov	r6, r4
 8008c60:	f7ff ffc6 	bl	8008bf0 <__hexdig_fun>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	d062      	beq.n	8008d2e <__gethex+0x112>
 8008c68:	4623      	mov	r3, r4
 8008c6a:	7818      	ldrb	r0, [r3, #0]
 8008c6c:	2830      	cmp	r0, #48	@ 0x30
 8008c6e:	4699      	mov	r9, r3
 8008c70:	f103 0301 	add.w	r3, r3, #1
 8008c74:	d0f9      	beq.n	8008c6a <__gethex+0x4e>
 8008c76:	f7ff ffbb 	bl	8008bf0 <__hexdig_fun>
 8008c7a:	fab0 f580 	clz	r5, r0
 8008c7e:	096d      	lsrs	r5, r5, #5
 8008c80:	f04f 0b01 	mov.w	fp, #1
 8008c84:	464a      	mov	r2, r9
 8008c86:	4616      	mov	r6, r2
 8008c88:	3201      	adds	r2, #1
 8008c8a:	7830      	ldrb	r0, [r6, #0]
 8008c8c:	f7ff ffb0 	bl	8008bf0 <__hexdig_fun>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	d1f8      	bne.n	8008c86 <__gethex+0x6a>
 8008c94:	498d      	ldr	r1, [pc, #564]	@ (8008ecc <__gethex+0x2b0>)
 8008c96:	2201      	movs	r2, #1
 8008c98:	4630      	mov	r0, r6
 8008c9a:	f7ff f80d 	bl	8007cb8 <strncmp>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	d13f      	bne.n	8008d22 <__gethex+0x106>
 8008ca2:	b944      	cbnz	r4, 8008cb6 <__gethex+0x9a>
 8008ca4:	1c74      	adds	r4, r6, #1
 8008ca6:	4622      	mov	r2, r4
 8008ca8:	4616      	mov	r6, r2
 8008caa:	3201      	adds	r2, #1
 8008cac:	7830      	ldrb	r0, [r6, #0]
 8008cae:	f7ff ff9f 	bl	8008bf0 <__hexdig_fun>
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	d1f8      	bne.n	8008ca8 <__gethex+0x8c>
 8008cb6:	1ba4      	subs	r4, r4, r6
 8008cb8:	00a7      	lsls	r7, r4, #2
 8008cba:	7833      	ldrb	r3, [r6, #0]
 8008cbc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008cc0:	2b50      	cmp	r3, #80	@ 0x50
 8008cc2:	d13e      	bne.n	8008d42 <__gethex+0x126>
 8008cc4:	7873      	ldrb	r3, [r6, #1]
 8008cc6:	2b2b      	cmp	r3, #43	@ 0x2b
 8008cc8:	d033      	beq.n	8008d32 <__gethex+0x116>
 8008cca:	2b2d      	cmp	r3, #45	@ 0x2d
 8008ccc:	d034      	beq.n	8008d38 <__gethex+0x11c>
 8008cce:	1c71      	adds	r1, r6, #1
 8008cd0:	2400      	movs	r4, #0
 8008cd2:	7808      	ldrb	r0, [r1, #0]
 8008cd4:	f7ff ff8c 	bl	8008bf0 <__hexdig_fun>
 8008cd8:	1e43      	subs	r3, r0, #1
 8008cda:	b2db      	uxtb	r3, r3
 8008cdc:	2b18      	cmp	r3, #24
 8008cde:	d830      	bhi.n	8008d42 <__gethex+0x126>
 8008ce0:	f1a0 0210 	sub.w	r2, r0, #16
 8008ce4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008ce8:	f7ff ff82 	bl	8008bf0 <__hexdig_fun>
 8008cec:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008cf0:	fa5f fc8c 	uxtb.w	ip, ip
 8008cf4:	f1bc 0f18 	cmp.w	ip, #24
 8008cf8:	f04f 030a 	mov.w	r3, #10
 8008cfc:	d91e      	bls.n	8008d3c <__gethex+0x120>
 8008cfe:	b104      	cbz	r4, 8008d02 <__gethex+0xe6>
 8008d00:	4252      	negs	r2, r2
 8008d02:	4417      	add	r7, r2
 8008d04:	f8ca 1000 	str.w	r1, [sl]
 8008d08:	b1ed      	cbz	r5, 8008d46 <__gethex+0x12a>
 8008d0a:	f1bb 0f00 	cmp.w	fp, #0
 8008d0e:	bf0c      	ite	eq
 8008d10:	2506      	moveq	r5, #6
 8008d12:	2500      	movne	r5, #0
 8008d14:	4628      	mov	r0, r5
 8008d16:	b005      	add	sp, #20
 8008d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d1c:	2500      	movs	r5, #0
 8008d1e:	462c      	mov	r4, r5
 8008d20:	e7b0      	b.n	8008c84 <__gethex+0x68>
 8008d22:	2c00      	cmp	r4, #0
 8008d24:	d1c7      	bne.n	8008cb6 <__gethex+0x9a>
 8008d26:	4627      	mov	r7, r4
 8008d28:	e7c7      	b.n	8008cba <__gethex+0x9e>
 8008d2a:	464e      	mov	r6, r9
 8008d2c:	462f      	mov	r7, r5
 8008d2e:	2501      	movs	r5, #1
 8008d30:	e7c3      	b.n	8008cba <__gethex+0x9e>
 8008d32:	2400      	movs	r4, #0
 8008d34:	1cb1      	adds	r1, r6, #2
 8008d36:	e7cc      	b.n	8008cd2 <__gethex+0xb6>
 8008d38:	2401      	movs	r4, #1
 8008d3a:	e7fb      	b.n	8008d34 <__gethex+0x118>
 8008d3c:	fb03 0002 	mla	r0, r3, r2, r0
 8008d40:	e7ce      	b.n	8008ce0 <__gethex+0xc4>
 8008d42:	4631      	mov	r1, r6
 8008d44:	e7de      	b.n	8008d04 <__gethex+0xe8>
 8008d46:	eba6 0309 	sub.w	r3, r6, r9
 8008d4a:	3b01      	subs	r3, #1
 8008d4c:	4629      	mov	r1, r5
 8008d4e:	2b07      	cmp	r3, #7
 8008d50:	dc0a      	bgt.n	8008d68 <__gethex+0x14c>
 8008d52:	9801      	ldr	r0, [sp, #4]
 8008d54:	f000 fafc 	bl	8009350 <_Balloc>
 8008d58:	4604      	mov	r4, r0
 8008d5a:	b940      	cbnz	r0, 8008d6e <__gethex+0x152>
 8008d5c:	4b5c      	ldr	r3, [pc, #368]	@ (8008ed0 <__gethex+0x2b4>)
 8008d5e:	4602      	mov	r2, r0
 8008d60:	21e4      	movs	r1, #228	@ 0xe4
 8008d62:	485c      	ldr	r0, [pc, #368]	@ (8008ed4 <__gethex+0x2b8>)
 8008d64:	f001 f9d8 	bl	800a118 <__assert_func>
 8008d68:	3101      	adds	r1, #1
 8008d6a:	105b      	asrs	r3, r3, #1
 8008d6c:	e7ef      	b.n	8008d4e <__gethex+0x132>
 8008d6e:	f100 0a14 	add.w	sl, r0, #20
 8008d72:	2300      	movs	r3, #0
 8008d74:	4655      	mov	r5, sl
 8008d76:	469b      	mov	fp, r3
 8008d78:	45b1      	cmp	r9, r6
 8008d7a:	d337      	bcc.n	8008dec <__gethex+0x1d0>
 8008d7c:	f845 bb04 	str.w	fp, [r5], #4
 8008d80:	eba5 050a 	sub.w	r5, r5, sl
 8008d84:	10ad      	asrs	r5, r5, #2
 8008d86:	6125      	str	r5, [r4, #16]
 8008d88:	4658      	mov	r0, fp
 8008d8a:	f000 fbd3 	bl	8009534 <__hi0bits>
 8008d8e:	016d      	lsls	r5, r5, #5
 8008d90:	f8d8 6000 	ldr.w	r6, [r8]
 8008d94:	1a2d      	subs	r5, r5, r0
 8008d96:	42b5      	cmp	r5, r6
 8008d98:	dd54      	ble.n	8008e44 <__gethex+0x228>
 8008d9a:	1bad      	subs	r5, r5, r6
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 ff5f 	bl	8009c62 <__any_on>
 8008da4:	4681      	mov	r9, r0
 8008da6:	b178      	cbz	r0, 8008dc8 <__gethex+0x1ac>
 8008da8:	1e6b      	subs	r3, r5, #1
 8008daa:	1159      	asrs	r1, r3, #5
 8008dac:	f003 021f 	and.w	r2, r3, #31
 8008db0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008db4:	f04f 0901 	mov.w	r9, #1
 8008db8:	fa09 f202 	lsl.w	r2, r9, r2
 8008dbc:	420a      	tst	r2, r1
 8008dbe:	d003      	beq.n	8008dc8 <__gethex+0x1ac>
 8008dc0:	454b      	cmp	r3, r9
 8008dc2:	dc36      	bgt.n	8008e32 <__gethex+0x216>
 8008dc4:	f04f 0902 	mov.w	r9, #2
 8008dc8:	4629      	mov	r1, r5
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f7ff febe 	bl	8008b4c <rshift>
 8008dd0:	442f      	add	r7, r5
 8008dd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dd6:	42bb      	cmp	r3, r7
 8008dd8:	da42      	bge.n	8008e60 <__gethex+0x244>
 8008dda:	9801      	ldr	r0, [sp, #4]
 8008ddc:	4621      	mov	r1, r4
 8008dde:	f000 faf7 	bl	80093d0 <_Bfree>
 8008de2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008de4:	2300      	movs	r3, #0
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	25a3      	movs	r5, #163	@ 0xa3
 8008dea:	e793      	b.n	8008d14 <__gethex+0xf8>
 8008dec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008df0:	2a2e      	cmp	r2, #46	@ 0x2e
 8008df2:	d012      	beq.n	8008e1a <__gethex+0x1fe>
 8008df4:	2b20      	cmp	r3, #32
 8008df6:	d104      	bne.n	8008e02 <__gethex+0x1e6>
 8008df8:	f845 bb04 	str.w	fp, [r5], #4
 8008dfc:	f04f 0b00 	mov.w	fp, #0
 8008e00:	465b      	mov	r3, fp
 8008e02:	7830      	ldrb	r0, [r6, #0]
 8008e04:	9303      	str	r3, [sp, #12]
 8008e06:	f7ff fef3 	bl	8008bf0 <__hexdig_fun>
 8008e0a:	9b03      	ldr	r3, [sp, #12]
 8008e0c:	f000 000f 	and.w	r0, r0, #15
 8008e10:	4098      	lsls	r0, r3
 8008e12:	ea4b 0b00 	orr.w	fp, fp, r0
 8008e16:	3304      	adds	r3, #4
 8008e18:	e7ae      	b.n	8008d78 <__gethex+0x15c>
 8008e1a:	45b1      	cmp	r9, r6
 8008e1c:	d8ea      	bhi.n	8008df4 <__gethex+0x1d8>
 8008e1e:	492b      	ldr	r1, [pc, #172]	@ (8008ecc <__gethex+0x2b0>)
 8008e20:	9303      	str	r3, [sp, #12]
 8008e22:	2201      	movs	r2, #1
 8008e24:	4630      	mov	r0, r6
 8008e26:	f7fe ff47 	bl	8007cb8 <strncmp>
 8008e2a:	9b03      	ldr	r3, [sp, #12]
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d1e1      	bne.n	8008df4 <__gethex+0x1d8>
 8008e30:	e7a2      	b.n	8008d78 <__gethex+0x15c>
 8008e32:	1ea9      	subs	r1, r5, #2
 8008e34:	4620      	mov	r0, r4
 8008e36:	f000 ff14 	bl	8009c62 <__any_on>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d0c2      	beq.n	8008dc4 <__gethex+0x1a8>
 8008e3e:	f04f 0903 	mov.w	r9, #3
 8008e42:	e7c1      	b.n	8008dc8 <__gethex+0x1ac>
 8008e44:	da09      	bge.n	8008e5a <__gethex+0x23e>
 8008e46:	1b75      	subs	r5, r6, r5
 8008e48:	4621      	mov	r1, r4
 8008e4a:	9801      	ldr	r0, [sp, #4]
 8008e4c:	462a      	mov	r2, r5
 8008e4e:	f000 fccf 	bl	80097f0 <__lshift>
 8008e52:	1b7f      	subs	r7, r7, r5
 8008e54:	4604      	mov	r4, r0
 8008e56:	f100 0a14 	add.w	sl, r0, #20
 8008e5a:	f04f 0900 	mov.w	r9, #0
 8008e5e:	e7b8      	b.n	8008dd2 <__gethex+0x1b6>
 8008e60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008e64:	42bd      	cmp	r5, r7
 8008e66:	dd6f      	ble.n	8008f48 <__gethex+0x32c>
 8008e68:	1bed      	subs	r5, r5, r7
 8008e6a:	42ae      	cmp	r6, r5
 8008e6c:	dc34      	bgt.n	8008ed8 <__gethex+0x2bc>
 8008e6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	d022      	beq.n	8008ebc <__gethex+0x2a0>
 8008e76:	2b03      	cmp	r3, #3
 8008e78:	d024      	beq.n	8008ec4 <__gethex+0x2a8>
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d115      	bne.n	8008eaa <__gethex+0x28e>
 8008e7e:	42ae      	cmp	r6, r5
 8008e80:	d113      	bne.n	8008eaa <__gethex+0x28e>
 8008e82:	2e01      	cmp	r6, #1
 8008e84:	d10b      	bne.n	8008e9e <__gethex+0x282>
 8008e86:	9a02      	ldr	r2, [sp, #8]
 8008e88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008e8c:	6013      	str	r3, [r2, #0]
 8008e8e:	2301      	movs	r3, #1
 8008e90:	6123      	str	r3, [r4, #16]
 8008e92:	f8ca 3000 	str.w	r3, [sl]
 8008e96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e98:	2562      	movs	r5, #98	@ 0x62
 8008e9a:	601c      	str	r4, [r3, #0]
 8008e9c:	e73a      	b.n	8008d14 <__gethex+0xf8>
 8008e9e:	1e71      	subs	r1, r6, #1
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	f000 fede 	bl	8009c62 <__any_on>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d1ed      	bne.n	8008e86 <__gethex+0x26a>
 8008eaa:	9801      	ldr	r0, [sp, #4]
 8008eac:	4621      	mov	r1, r4
 8008eae:	f000 fa8f 	bl	80093d0 <_Bfree>
 8008eb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	6013      	str	r3, [r2, #0]
 8008eb8:	2550      	movs	r5, #80	@ 0x50
 8008eba:	e72b      	b.n	8008d14 <__gethex+0xf8>
 8008ebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1f3      	bne.n	8008eaa <__gethex+0x28e>
 8008ec2:	e7e0      	b.n	8008e86 <__gethex+0x26a>
 8008ec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1dd      	bne.n	8008e86 <__gethex+0x26a>
 8008eca:	e7ee      	b.n	8008eaa <__gethex+0x28e>
 8008ecc:	0800ab90 	.word	0x0800ab90
 8008ed0:	0800ac4a 	.word	0x0800ac4a
 8008ed4:	0800ac5b 	.word	0x0800ac5b
 8008ed8:	1e6f      	subs	r7, r5, #1
 8008eda:	f1b9 0f00 	cmp.w	r9, #0
 8008ede:	d130      	bne.n	8008f42 <__gethex+0x326>
 8008ee0:	b127      	cbz	r7, 8008eec <__gethex+0x2d0>
 8008ee2:	4639      	mov	r1, r7
 8008ee4:	4620      	mov	r0, r4
 8008ee6:	f000 febc 	bl	8009c62 <__any_on>
 8008eea:	4681      	mov	r9, r0
 8008eec:	117a      	asrs	r2, r7, #5
 8008eee:	2301      	movs	r3, #1
 8008ef0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008ef4:	f007 071f 	and.w	r7, r7, #31
 8008ef8:	40bb      	lsls	r3, r7
 8008efa:	4213      	tst	r3, r2
 8008efc:	4629      	mov	r1, r5
 8008efe:	4620      	mov	r0, r4
 8008f00:	bf18      	it	ne
 8008f02:	f049 0902 	orrne.w	r9, r9, #2
 8008f06:	f7ff fe21 	bl	8008b4c <rshift>
 8008f0a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008f0e:	1b76      	subs	r6, r6, r5
 8008f10:	2502      	movs	r5, #2
 8008f12:	f1b9 0f00 	cmp.w	r9, #0
 8008f16:	d047      	beq.n	8008fa8 <__gethex+0x38c>
 8008f18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d015      	beq.n	8008f4c <__gethex+0x330>
 8008f20:	2b03      	cmp	r3, #3
 8008f22:	d017      	beq.n	8008f54 <__gethex+0x338>
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d109      	bne.n	8008f3c <__gethex+0x320>
 8008f28:	f019 0f02 	tst.w	r9, #2
 8008f2c:	d006      	beq.n	8008f3c <__gethex+0x320>
 8008f2e:	f8da 3000 	ldr.w	r3, [sl]
 8008f32:	ea49 0903 	orr.w	r9, r9, r3
 8008f36:	f019 0f01 	tst.w	r9, #1
 8008f3a:	d10e      	bne.n	8008f5a <__gethex+0x33e>
 8008f3c:	f045 0510 	orr.w	r5, r5, #16
 8008f40:	e032      	b.n	8008fa8 <__gethex+0x38c>
 8008f42:	f04f 0901 	mov.w	r9, #1
 8008f46:	e7d1      	b.n	8008eec <__gethex+0x2d0>
 8008f48:	2501      	movs	r5, #1
 8008f4a:	e7e2      	b.n	8008f12 <__gethex+0x2f6>
 8008f4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f4e:	f1c3 0301 	rsb	r3, r3, #1
 8008f52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d0f0      	beq.n	8008f3c <__gethex+0x320>
 8008f5a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008f5e:	f104 0314 	add.w	r3, r4, #20
 8008f62:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008f66:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008f6a:	f04f 0c00 	mov.w	ip, #0
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f74:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8008f78:	d01b      	beq.n	8008fb2 <__gethex+0x396>
 8008f7a:	3201      	adds	r2, #1
 8008f7c:	6002      	str	r2, [r0, #0]
 8008f7e:	2d02      	cmp	r5, #2
 8008f80:	f104 0314 	add.w	r3, r4, #20
 8008f84:	d13c      	bne.n	8009000 <__gethex+0x3e4>
 8008f86:	f8d8 2000 	ldr.w	r2, [r8]
 8008f8a:	3a01      	subs	r2, #1
 8008f8c:	42b2      	cmp	r2, r6
 8008f8e:	d109      	bne.n	8008fa4 <__gethex+0x388>
 8008f90:	1171      	asrs	r1, r6, #5
 8008f92:	2201      	movs	r2, #1
 8008f94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008f98:	f006 061f 	and.w	r6, r6, #31
 8008f9c:	fa02 f606 	lsl.w	r6, r2, r6
 8008fa0:	421e      	tst	r6, r3
 8008fa2:	d13a      	bne.n	800901a <__gethex+0x3fe>
 8008fa4:	f045 0520 	orr.w	r5, r5, #32
 8008fa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008faa:	601c      	str	r4, [r3, #0]
 8008fac:	9b02      	ldr	r3, [sp, #8]
 8008fae:	601f      	str	r7, [r3, #0]
 8008fb0:	e6b0      	b.n	8008d14 <__gethex+0xf8>
 8008fb2:	4299      	cmp	r1, r3
 8008fb4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008fb8:	d8d9      	bhi.n	8008f6e <__gethex+0x352>
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	459b      	cmp	fp, r3
 8008fbe:	db17      	blt.n	8008ff0 <__gethex+0x3d4>
 8008fc0:	6861      	ldr	r1, [r4, #4]
 8008fc2:	9801      	ldr	r0, [sp, #4]
 8008fc4:	3101      	adds	r1, #1
 8008fc6:	f000 f9c3 	bl	8009350 <_Balloc>
 8008fca:	4681      	mov	r9, r0
 8008fcc:	b918      	cbnz	r0, 8008fd6 <__gethex+0x3ba>
 8008fce:	4b1a      	ldr	r3, [pc, #104]	@ (8009038 <__gethex+0x41c>)
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	2184      	movs	r1, #132	@ 0x84
 8008fd4:	e6c5      	b.n	8008d62 <__gethex+0x146>
 8008fd6:	6922      	ldr	r2, [r4, #16]
 8008fd8:	3202      	adds	r2, #2
 8008fda:	f104 010c 	add.w	r1, r4, #12
 8008fde:	0092      	lsls	r2, r2, #2
 8008fe0:	300c      	adds	r0, #12
 8008fe2:	f7fe fef2 	bl	8007dca <memcpy>
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	9801      	ldr	r0, [sp, #4]
 8008fea:	f000 f9f1 	bl	80093d0 <_Bfree>
 8008fee:	464c      	mov	r4, r9
 8008ff0:	6923      	ldr	r3, [r4, #16]
 8008ff2:	1c5a      	adds	r2, r3, #1
 8008ff4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ff8:	6122      	str	r2, [r4, #16]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	615a      	str	r2, [r3, #20]
 8008ffe:	e7be      	b.n	8008f7e <__gethex+0x362>
 8009000:	6922      	ldr	r2, [r4, #16]
 8009002:	455a      	cmp	r2, fp
 8009004:	dd0b      	ble.n	800901e <__gethex+0x402>
 8009006:	2101      	movs	r1, #1
 8009008:	4620      	mov	r0, r4
 800900a:	f7ff fd9f 	bl	8008b4c <rshift>
 800900e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009012:	3701      	adds	r7, #1
 8009014:	42bb      	cmp	r3, r7
 8009016:	f6ff aee0 	blt.w	8008dda <__gethex+0x1be>
 800901a:	2501      	movs	r5, #1
 800901c:	e7c2      	b.n	8008fa4 <__gethex+0x388>
 800901e:	f016 061f 	ands.w	r6, r6, #31
 8009022:	d0fa      	beq.n	800901a <__gethex+0x3fe>
 8009024:	4453      	add	r3, sl
 8009026:	f1c6 0620 	rsb	r6, r6, #32
 800902a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800902e:	f000 fa81 	bl	8009534 <__hi0bits>
 8009032:	42b0      	cmp	r0, r6
 8009034:	dbe7      	blt.n	8009006 <__gethex+0x3ea>
 8009036:	e7f0      	b.n	800901a <__gethex+0x3fe>
 8009038:	0800ac4a 	.word	0x0800ac4a

0800903c <L_shift>:
 800903c:	f1c2 0208 	rsb	r2, r2, #8
 8009040:	0092      	lsls	r2, r2, #2
 8009042:	b570      	push	{r4, r5, r6, lr}
 8009044:	f1c2 0620 	rsb	r6, r2, #32
 8009048:	6843      	ldr	r3, [r0, #4]
 800904a:	6804      	ldr	r4, [r0, #0]
 800904c:	fa03 f506 	lsl.w	r5, r3, r6
 8009050:	432c      	orrs	r4, r5
 8009052:	40d3      	lsrs	r3, r2
 8009054:	6004      	str	r4, [r0, #0]
 8009056:	f840 3f04 	str.w	r3, [r0, #4]!
 800905a:	4288      	cmp	r0, r1
 800905c:	d3f4      	bcc.n	8009048 <L_shift+0xc>
 800905e:	bd70      	pop	{r4, r5, r6, pc}

08009060 <__match>:
 8009060:	b530      	push	{r4, r5, lr}
 8009062:	6803      	ldr	r3, [r0, #0]
 8009064:	3301      	adds	r3, #1
 8009066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800906a:	b914      	cbnz	r4, 8009072 <__match+0x12>
 800906c:	6003      	str	r3, [r0, #0]
 800906e:	2001      	movs	r0, #1
 8009070:	bd30      	pop	{r4, r5, pc}
 8009072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009076:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800907a:	2d19      	cmp	r5, #25
 800907c:	bf98      	it	ls
 800907e:	3220      	addls	r2, #32
 8009080:	42a2      	cmp	r2, r4
 8009082:	d0f0      	beq.n	8009066 <__match+0x6>
 8009084:	2000      	movs	r0, #0
 8009086:	e7f3      	b.n	8009070 <__match+0x10>

08009088 <__hexnan>:
 8009088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908c:	680b      	ldr	r3, [r1, #0]
 800908e:	6801      	ldr	r1, [r0, #0]
 8009090:	115e      	asrs	r6, r3, #5
 8009092:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009096:	f013 031f 	ands.w	r3, r3, #31
 800909a:	b087      	sub	sp, #28
 800909c:	bf18      	it	ne
 800909e:	3604      	addne	r6, #4
 80090a0:	2500      	movs	r5, #0
 80090a2:	1f37      	subs	r7, r6, #4
 80090a4:	4682      	mov	sl, r0
 80090a6:	4690      	mov	r8, r2
 80090a8:	9301      	str	r3, [sp, #4]
 80090aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80090ae:	46b9      	mov	r9, r7
 80090b0:	463c      	mov	r4, r7
 80090b2:	9502      	str	r5, [sp, #8]
 80090b4:	46ab      	mov	fp, r5
 80090b6:	784a      	ldrb	r2, [r1, #1]
 80090b8:	1c4b      	adds	r3, r1, #1
 80090ba:	9303      	str	r3, [sp, #12]
 80090bc:	b342      	cbz	r2, 8009110 <__hexnan+0x88>
 80090be:	4610      	mov	r0, r2
 80090c0:	9105      	str	r1, [sp, #20]
 80090c2:	9204      	str	r2, [sp, #16]
 80090c4:	f7ff fd94 	bl	8008bf0 <__hexdig_fun>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	d151      	bne.n	8009170 <__hexnan+0xe8>
 80090cc:	9a04      	ldr	r2, [sp, #16]
 80090ce:	9905      	ldr	r1, [sp, #20]
 80090d0:	2a20      	cmp	r2, #32
 80090d2:	d818      	bhi.n	8009106 <__hexnan+0x7e>
 80090d4:	9b02      	ldr	r3, [sp, #8]
 80090d6:	459b      	cmp	fp, r3
 80090d8:	dd13      	ble.n	8009102 <__hexnan+0x7a>
 80090da:	454c      	cmp	r4, r9
 80090dc:	d206      	bcs.n	80090ec <__hexnan+0x64>
 80090de:	2d07      	cmp	r5, #7
 80090e0:	dc04      	bgt.n	80090ec <__hexnan+0x64>
 80090e2:	462a      	mov	r2, r5
 80090e4:	4649      	mov	r1, r9
 80090e6:	4620      	mov	r0, r4
 80090e8:	f7ff ffa8 	bl	800903c <L_shift>
 80090ec:	4544      	cmp	r4, r8
 80090ee:	d952      	bls.n	8009196 <__hexnan+0x10e>
 80090f0:	2300      	movs	r3, #0
 80090f2:	f1a4 0904 	sub.w	r9, r4, #4
 80090f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80090fa:	f8cd b008 	str.w	fp, [sp, #8]
 80090fe:	464c      	mov	r4, r9
 8009100:	461d      	mov	r5, r3
 8009102:	9903      	ldr	r1, [sp, #12]
 8009104:	e7d7      	b.n	80090b6 <__hexnan+0x2e>
 8009106:	2a29      	cmp	r2, #41	@ 0x29
 8009108:	d157      	bne.n	80091ba <__hexnan+0x132>
 800910a:	3102      	adds	r1, #2
 800910c:	f8ca 1000 	str.w	r1, [sl]
 8009110:	f1bb 0f00 	cmp.w	fp, #0
 8009114:	d051      	beq.n	80091ba <__hexnan+0x132>
 8009116:	454c      	cmp	r4, r9
 8009118:	d206      	bcs.n	8009128 <__hexnan+0xa0>
 800911a:	2d07      	cmp	r5, #7
 800911c:	dc04      	bgt.n	8009128 <__hexnan+0xa0>
 800911e:	462a      	mov	r2, r5
 8009120:	4649      	mov	r1, r9
 8009122:	4620      	mov	r0, r4
 8009124:	f7ff ff8a 	bl	800903c <L_shift>
 8009128:	4544      	cmp	r4, r8
 800912a:	d936      	bls.n	800919a <__hexnan+0x112>
 800912c:	f1a8 0204 	sub.w	r2, r8, #4
 8009130:	4623      	mov	r3, r4
 8009132:	f853 1b04 	ldr.w	r1, [r3], #4
 8009136:	f842 1f04 	str.w	r1, [r2, #4]!
 800913a:	429f      	cmp	r7, r3
 800913c:	d2f9      	bcs.n	8009132 <__hexnan+0xaa>
 800913e:	1b3b      	subs	r3, r7, r4
 8009140:	f023 0303 	bic.w	r3, r3, #3
 8009144:	3304      	adds	r3, #4
 8009146:	3401      	adds	r4, #1
 8009148:	3e03      	subs	r6, #3
 800914a:	42b4      	cmp	r4, r6
 800914c:	bf88      	it	hi
 800914e:	2304      	movhi	r3, #4
 8009150:	4443      	add	r3, r8
 8009152:	2200      	movs	r2, #0
 8009154:	f843 2b04 	str.w	r2, [r3], #4
 8009158:	429f      	cmp	r7, r3
 800915a:	d2fb      	bcs.n	8009154 <__hexnan+0xcc>
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	b91b      	cbnz	r3, 8009168 <__hexnan+0xe0>
 8009160:	4547      	cmp	r7, r8
 8009162:	d128      	bne.n	80091b6 <__hexnan+0x12e>
 8009164:	2301      	movs	r3, #1
 8009166:	603b      	str	r3, [r7, #0]
 8009168:	2005      	movs	r0, #5
 800916a:	b007      	add	sp, #28
 800916c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009170:	3501      	adds	r5, #1
 8009172:	2d08      	cmp	r5, #8
 8009174:	f10b 0b01 	add.w	fp, fp, #1
 8009178:	dd06      	ble.n	8009188 <__hexnan+0x100>
 800917a:	4544      	cmp	r4, r8
 800917c:	d9c1      	bls.n	8009102 <__hexnan+0x7a>
 800917e:	2300      	movs	r3, #0
 8009180:	f844 3c04 	str.w	r3, [r4, #-4]
 8009184:	2501      	movs	r5, #1
 8009186:	3c04      	subs	r4, #4
 8009188:	6822      	ldr	r2, [r4, #0]
 800918a:	f000 000f 	and.w	r0, r0, #15
 800918e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009192:	6020      	str	r0, [r4, #0]
 8009194:	e7b5      	b.n	8009102 <__hexnan+0x7a>
 8009196:	2508      	movs	r5, #8
 8009198:	e7b3      	b.n	8009102 <__hexnan+0x7a>
 800919a:	9b01      	ldr	r3, [sp, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d0dd      	beq.n	800915c <__hexnan+0xd4>
 80091a0:	f1c3 0320 	rsb	r3, r3, #32
 80091a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80091a8:	40da      	lsrs	r2, r3
 80091aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80091ae:	4013      	ands	r3, r2
 80091b0:	f846 3c04 	str.w	r3, [r6, #-4]
 80091b4:	e7d2      	b.n	800915c <__hexnan+0xd4>
 80091b6:	3f04      	subs	r7, #4
 80091b8:	e7d0      	b.n	800915c <__hexnan+0xd4>
 80091ba:	2004      	movs	r0, #4
 80091bc:	e7d5      	b.n	800916a <__hexnan+0xe2>
	...

080091c0 <malloc>:
 80091c0:	4b02      	ldr	r3, [pc, #8]	@ (80091cc <malloc+0xc>)
 80091c2:	4601      	mov	r1, r0
 80091c4:	6818      	ldr	r0, [r3, #0]
 80091c6:	f000 b825 	b.w	8009214 <_malloc_r>
 80091ca:	bf00      	nop
 80091cc:	20000190 	.word	0x20000190

080091d0 <sbrk_aligned>:
 80091d0:	b570      	push	{r4, r5, r6, lr}
 80091d2:	4e0f      	ldr	r6, [pc, #60]	@ (8009210 <sbrk_aligned+0x40>)
 80091d4:	460c      	mov	r4, r1
 80091d6:	6831      	ldr	r1, [r6, #0]
 80091d8:	4605      	mov	r5, r0
 80091da:	b911      	cbnz	r1, 80091e2 <sbrk_aligned+0x12>
 80091dc:	f000 ff8c 	bl	800a0f8 <_sbrk_r>
 80091e0:	6030      	str	r0, [r6, #0]
 80091e2:	4621      	mov	r1, r4
 80091e4:	4628      	mov	r0, r5
 80091e6:	f000 ff87 	bl	800a0f8 <_sbrk_r>
 80091ea:	1c43      	adds	r3, r0, #1
 80091ec:	d103      	bne.n	80091f6 <sbrk_aligned+0x26>
 80091ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80091f2:	4620      	mov	r0, r4
 80091f4:	bd70      	pop	{r4, r5, r6, pc}
 80091f6:	1cc4      	adds	r4, r0, #3
 80091f8:	f024 0403 	bic.w	r4, r4, #3
 80091fc:	42a0      	cmp	r0, r4
 80091fe:	d0f8      	beq.n	80091f2 <sbrk_aligned+0x22>
 8009200:	1a21      	subs	r1, r4, r0
 8009202:	4628      	mov	r0, r5
 8009204:	f000 ff78 	bl	800a0f8 <_sbrk_r>
 8009208:	3001      	adds	r0, #1
 800920a:	d1f2      	bne.n	80091f2 <sbrk_aligned+0x22>
 800920c:	e7ef      	b.n	80091ee <sbrk_aligned+0x1e>
 800920e:	bf00      	nop
 8009210:	200004c8 	.word	0x200004c8

08009214 <_malloc_r>:
 8009214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009218:	1ccd      	adds	r5, r1, #3
 800921a:	f025 0503 	bic.w	r5, r5, #3
 800921e:	3508      	adds	r5, #8
 8009220:	2d0c      	cmp	r5, #12
 8009222:	bf38      	it	cc
 8009224:	250c      	movcc	r5, #12
 8009226:	2d00      	cmp	r5, #0
 8009228:	4606      	mov	r6, r0
 800922a:	db01      	blt.n	8009230 <_malloc_r+0x1c>
 800922c:	42a9      	cmp	r1, r5
 800922e:	d904      	bls.n	800923a <_malloc_r+0x26>
 8009230:	230c      	movs	r3, #12
 8009232:	6033      	str	r3, [r6, #0]
 8009234:	2000      	movs	r0, #0
 8009236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800923a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009310 <_malloc_r+0xfc>
 800923e:	f000 f87b 	bl	8009338 <__malloc_lock>
 8009242:	f8d8 3000 	ldr.w	r3, [r8]
 8009246:	461c      	mov	r4, r3
 8009248:	bb44      	cbnz	r4, 800929c <_malloc_r+0x88>
 800924a:	4629      	mov	r1, r5
 800924c:	4630      	mov	r0, r6
 800924e:	f7ff ffbf 	bl	80091d0 <sbrk_aligned>
 8009252:	1c43      	adds	r3, r0, #1
 8009254:	4604      	mov	r4, r0
 8009256:	d158      	bne.n	800930a <_malloc_r+0xf6>
 8009258:	f8d8 4000 	ldr.w	r4, [r8]
 800925c:	4627      	mov	r7, r4
 800925e:	2f00      	cmp	r7, #0
 8009260:	d143      	bne.n	80092ea <_malloc_r+0xd6>
 8009262:	2c00      	cmp	r4, #0
 8009264:	d04b      	beq.n	80092fe <_malloc_r+0xea>
 8009266:	6823      	ldr	r3, [r4, #0]
 8009268:	4639      	mov	r1, r7
 800926a:	4630      	mov	r0, r6
 800926c:	eb04 0903 	add.w	r9, r4, r3
 8009270:	f000 ff42 	bl	800a0f8 <_sbrk_r>
 8009274:	4581      	cmp	r9, r0
 8009276:	d142      	bne.n	80092fe <_malloc_r+0xea>
 8009278:	6821      	ldr	r1, [r4, #0]
 800927a:	1a6d      	subs	r5, r5, r1
 800927c:	4629      	mov	r1, r5
 800927e:	4630      	mov	r0, r6
 8009280:	f7ff ffa6 	bl	80091d0 <sbrk_aligned>
 8009284:	3001      	adds	r0, #1
 8009286:	d03a      	beq.n	80092fe <_malloc_r+0xea>
 8009288:	6823      	ldr	r3, [r4, #0]
 800928a:	442b      	add	r3, r5
 800928c:	6023      	str	r3, [r4, #0]
 800928e:	f8d8 3000 	ldr.w	r3, [r8]
 8009292:	685a      	ldr	r2, [r3, #4]
 8009294:	bb62      	cbnz	r2, 80092f0 <_malloc_r+0xdc>
 8009296:	f8c8 7000 	str.w	r7, [r8]
 800929a:	e00f      	b.n	80092bc <_malloc_r+0xa8>
 800929c:	6822      	ldr	r2, [r4, #0]
 800929e:	1b52      	subs	r2, r2, r5
 80092a0:	d420      	bmi.n	80092e4 <_malloc_r+0xd0>
 80092a2:	2a0b      	cmp	r2, #11
 80092a4:	d917      	bls.n	80092d6 <_malloc_r+0xc2>
 80092a6:	1961      	adds	r1, r4, r5
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	6025      	str	r5, [r4, #0]
 80092ac:	bf18      	it	ne
 80092ae:	6059      	strne	r1, [r3, #4]
 80092b0:	6863      	ldr	r3, [r4, #4]
 80092b2:	bf08      	it	eq
 80092b4:	f8c8 1000 	streq.w	r1, [r8]
 80092b8:	5162      	str	r2, [r4, r5]
 80092ba:	604b      	str	r3, [r1, #4]
 80092bc:	4630      	mov	r0, r6
 80092be:	f000 f841 	bl	8009344 <__malloc_unlock>
 80092c2:	f104 000b 	add.w	r0, r4, #11
 80092c6:	1d23      	adds	r3, r4, #4
 80092c8:	f020 0007 	bic.w	r0, r0, #7
 80092cc:	1ac2      	subs	r2, r0, r3
 80092ce:	bf1c      	itt	ne
 80092d0:	1a1b      	subne	r3, r3, r0
 80092d2:	50a3      	strne	r3, [r4, r2]
 80092d4:	e7af      	b.n	8009236 <_malloc_r+0x22>
 80092d6:	6862      	ldr	r2, [r4, #4]
 80092d8:	42a3      	cmp	r3, r4
 80092da:	bf0c      	ite	eq
 80092dc:	f8c8 2000 	streq.w	r2, [r8]
 80092e0:	605a      	strne	r2, [r3, #4]
 80092e2:	e7eb      	b.n	80092bc <_malloc_r+0xa8>
 80092e4:	4623      	mov	r3, r4
 80092e6:	6864      	ldr	r4, [r4, #4]
 80092e8:	e7ae      	b.n	8009248 <_malloc_r+0x34>
 80092ea:	463c      	mov	r4, r7
 80092ec:	687f      	ldr	r7, [r7, #4]
 80092ee:	e7b6      	b.n	800925e <_malloc_r+0x4a>
 80092f0:	461a      	mov	r2, r3
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	42a3      	cmp	r3, r4
 80092f6:	d1fb      	bne.n	80092f0 <_malloc_r+0xdc>
 80092f8:	2300      	movs	r3, #0
 80092fa:	6053      	str	r3, [r2, #4]
 80092fc:	e7de      	b.n	80092bc <_malloc_r+0xa8>
 80092fe:	230c      	movs	r3, #12
 8009300:	6033      	str	r3, [r6, #0]
 8009302:	4630      	mov	r0, r6
 8009304:	f000 f81e 	bl	8009344 <__malloc_unlock>
 8009308:	e794      	b.n	8009234 <_malloc_r+0x20>
 800930a:	6005      	str	r5, [r0, #0]
 800930c:	e7d6      	b.n	80092bc <_malloc_r+0xa8>
 800930e:	bf00      	nop
 8009310:	200004cc 	.word	0x200004cc

08009314 <__ascii_mbtowc>:
 8009314:	b082      	sub	sp, #8
 8009316:	b901      	cbnz	r1, 800931a <__ascii_mbtowc+0x6>
 8009318:	a901      	add	r1, sp, #4
 800931a:	b142      	cbz	r2, 800932e <__ascii_mbtowc+0x1a>
 800931c:	b14b      	cbz	r3, 8009332 <__ascii_mbtowc+0x1e>
 800931e:	7813      	ldrb	r3, [r2, #0]
 8009320:	600b      	str	r3, [r1, #0]
 8009322:	7812      	ldrb	r2, [r2, #0]
 8009324:	1e10      	subs	r0, r2, #0
 8009326:	bf18      	it	ne
 8009328:	2001      	movne	r0, #1
 800932a:	b002      	add	sp, #8
 800932c:	4770      	bx	lr
 800932e:	4610      	mov	r0, r2
 8009330:	e7fb      	b.n	800932a <__ascii_mbtowc+0x16>
 8009332:	f06f 0001 	mvn.w	r0, #1
 8009336:	e7f8      	b.n	800932a <__ascii_mbtowc+0x16>

08009338 <__malloc_lock>:
 8009338:	4801      	ldr	r0, [pc, #4]	@ (8009340 <__malloc_lock+0x8>)
 800933a:	f7fe bd44 	b.w	8007dc6 <__retarget_lock_acquire_recursive>
 800933e:	bf00      	nop
 8009340:	200004c4 	.word	0x200004c4

08009344 <__malloc_unlock>:
 8009344:	4801      	ldr	r0, [pc, #4]	@ (800934c <__malloc_unlock+0x8>)
 8009346:	f7fe bd3f 	b.w	8007dc8 <__retarget_lock_release_recursive>
 800934a:	bf00      	nop
 800934c:	200004c4 	.word	0x200004c4

08009350 <_Balloc>:
 8009350:	b570      	push	{r4, r5, r6, lr}
 8009352:	69c6      	ldr	r6, [r0, #28]
 8009354:	4604      	mov	r4, r0
 8009356:	460d      	mov	r5, r1
 8009358:	b976      	cbnz	r6, 8009378 <_Balloc+0x28>
 800935a:	2010      	movs	r0, #16
 800935c:	f7ff ff30 	bl	80091c0 <malloc>
 8009360:	4602      	mov	r2, r0
 8009362:	61e0      	str	r0, [r4, #28]
 8009364:	b920      	cbnz	r0, 8009370 <_Balloc+0x20>
 8009366:	4b18      	ldr	r3, [pc, #96]	@ (80093c8 <_Balloc+0x78>)
 8009368:	4818      	ldr	r0, [pc, #96]	@ (80093cc <_Balloc+0x7c>)
 800936a:	216b      	movs	r1, #107	@ 0x6b
 800936c:	f000 fed4 	bl	800a118 <__assert_func>
 8009370:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009374:	6006      	str	r6, [r0, #0]
 8009376:	60c6      	str	r6, [r0, #12]
 8009378:	69e6      	ldr	r6, [r4, #28]
 800937a:	68f3      	ldr	r3, [r6, #12]
 800937c:	b183      	cbz	r3, 80093a0 <_Balloc+0x50>
 800937e:	69e3      	ldr	r3, [r4, #28]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009386:	b9b8      	cbnz	r0, 80093b8 <_Balloc+0x68>
 8009388:	2101      	movs	r1, #1
 800938a:	fa01 f605 	lsl.w	r6, r1, r5
 800938e:	1d72      	adds	r2, r6, #5
 8009390:	0092      	lsls	r2, r2, #2
 8009392:	4620      	mov	r0, r4
 8009394:	f000 fede 	bl	800a154 <_calloc_r>
 8009398:	b160      	cbz	r0, 80093b4 <_Balloc+0x64>
 800939a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800939e:	e00e      	b.n	80093be <_Balloc+0x6e>
 80093a0:	2221      	movs	r2, #33	@ 0x21
 80093a2:	2104      	movs	r1, #4
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 fed5 	bl	800a154 <_calloc_r>
 80093aa:	69e3      	ldr	r3, [r4, #28]
 80093ac:	60f0      	str	r0, [r6, #12]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e4      	bne.n	800937e <_Balloc+0x2e>
 80093b4:	2000      	movs	r0, #0
 80093b6:	bd70      	pop	{r4, r5, r6, pc}
 80093b8:	6802      	ldr	r2, [r0, #0]
 80093ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80093be:	2300      	movs	r3, #0
 80093c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80093c4:	e7f7      	b.n	80093b6 <_Balloc+0x66>
 80093c6:	bf00      	nop
 80093c8:	0800abdb 	.word	0x0800abdb
 80093cc:	0800acbb 	.word	0x0800acbb

080093d0 <_Bfree>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	69c6      	ldr	r6, [r0, #28]
 80093d4:	4605      	mov	r5, r0
 80093d6:	460c      	mov	r4, r1
 80093d8:	b976      	cbnz	r6, 80093f8 <_Bfree+0x28>
 80093da:	2010      	movs	r0, #16
 80093dc:	f7ff fef0 	bl	80091c0 <malloc>
 80093e0:	4602      	mov	r2, r0
 80093e2:	61e8      	str	r0, [r5, #28]
 80093e4:	b920      	cbnz	r0, 80093f0 <_Bfree+0x20>
 80093e6:	4b09      	ldr	r3, [pc, #36]	@ (800940c <_Bfree+0x3c>)
 80093e8:	4809      	ldr	r0, [pc, #36]	@ (8009410 <_Bfree+0x40>)
 80093ea:	218f      	movs	r1, #143	@ 0x8f
 80093ec:	f000 fe94 	bl	800a118 <__assert_func>
 80093f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093f4:	6006      	str	r6, [r0, #0]
 80093f6:	60c6      	str	r6, [r0, #12]
 80093f8:	b13c      	cbz	r4, 800940a <_Bfree+0x3a>
 80093fa:	69eb      	ldr	r3, [r5, #28]
 80093fc:	6862      	ldr	r2, [r4, #4]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009404:	6021      	str	r1, [r4, #0]
 8009406:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800940a:	bd70      	pop	{r4, r5, r6, pc}
 800940c:	0800abdb 	.word	0x0800abdb
 8009410:	0800acbb 	.word	0x0800acbb

08009414 <__multadd>:
 8009414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009418:	690d      	ldr	r5, [r1, #16]
 800941a:	4607      	mov	r7, r0
 800941c:	460c      	mov	r4, r1
 800941e:	461e      	mov	r6, r3
 8009420:	f101 0c14 	add.w	ip, r1, #20
 8009424:	2000      	movs	r0, #0
 8009426:	f8dc 3000 	ldr.w	r3, [ip]
 800942a:	b299      	uxth	r1, r3
 800942c:	fb02 6101 	mla	r1, r2, r1, r6
 8009430:	0c1e      	lsrs	r6, r3, #16
 8009432:	0c0b      	lsrs	r3, r1, #16
 8009434:	fb02 3306 	mla	r3, r2, r6, r3
 8009438:	b289      	uxth	r1, r1
 800943a:	3001      	adds	r0, #1
 800943c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009440:	4285      	cmp	r5, r0
 8009442:	f84c 1b04 	str.w	r1, [ip], #4
 8009446:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800944a:	dcec      	bgt.n	8009426 <__multadd+0x12>
 800944c:	b30e      	cbz	r6, 8009492 <__multadd+0x7e>
 800944e:	68a3      	ldr	r3, [r4, #8]
 8009450:	42ab      	cmp	r3, r5
 8009452:	dc19      	bgt.n	8009488 <__multadd+0x74>
 8009454:	6861      	ldr	r1, [r4, #4]
 8009456:	4638      	mov	r0, r7
 8009458:	3101      	adds	r1, #1
 800945a:	f7ff ff79 	bl	8009350 <_Balloc>
 800945e:	4680      	mov	r8, r0
 8009460:	b928      	cbnz	r0, 800946e <__multadd+0x5a>
 8009462:	4602      	mov	r2, r0
 8009464:	4b0c      	ldr	r3, [pc, #48]	@ (8009498 <__multadd+0x84>)
 8009466:	480d      	ldr	r0, [pc, #52]	@ (800949c <__multadd+0x88>)
 8009468:	21ba      	movs	r1, #186	@ 0xba
 800946a:	f000 fe55 	bl	800a118 <__assert_func>
 800946e:	6922      	ldr	r2, [r4, #16]
 8009470:	3202      	adds	r2, #2
 8009472:	f104 010c 	add.w	r1, r4, #12
 8009476:	0092      	lsls	r2, r2, #2
 8009478:	300c      	adds	r0, #12
 800947a:	f7fe fca6 	bl	8007dca <memcpy>
 800947e:	4621      	mov	r1, r4
 8009480:	4638      	mov	r0, r7
 8009482:	f7ff ffa5 	bl	80093d0 <_Bfree>
 8009486:	4644      	mov	r4, r8
 8009488:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800948c:	3501      	adds	r5, #1
 800948e:	615e      	str	r6, [r3, #20]
 8009490:	6125      	str	r5, [r4, #16]
 8009492:	4620      	mov	r0, r4
 8009494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009498:	0800ac4a 	.word	0x0800ac4a
 800949c:	0800acbb 	.word	0x0800acbb

080094a0 <__s2b>:
 80094a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094a4:	460c      	mov	r4, r1
 80094a6:	4615      	mov	r5, r2
 80094a8:	461f      	mov	r7, r3
 80094aa:	2209      	movs	r2, #9
 80094ac:	3308      	adds	r3, #8
 80094ae:	4606      	mov	r6, r0
 80094b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80094b4:	2100      	movs	r1, #0
 80094b6:	2201      	movs	r2, #1
 80094b8:	429a      	cmp	r2, r3
 80094ba:	db09      	blt.n	80094d0 <__s2b+0x30>
 80094bc:	4630      	mov	r0, r6
 80094be:	f7ff ff47 	bl	8009350 <_Balloc>
 80094c2:	b940      	cbnz	r0, 80094d6 <__s2b+0x36>
 80094c4:	4602      	mov	r2, r0
 80094c6:	4b19      	ldr	r3, [pc, #100]	@ (800952c <__s2b+0x8c>)
 80094c8:	4819      	ldr	r0, [pc, #100]	@ (8009530 <__s2b+0x90>)
 80094ca:	21d3      	movs	r1, #211	@ 0xd3
 80094cc:	f000 fe24 	bl	800a118 <__assert_func>
 80094d0:	0052      	lsls	r2, r2, #1
 80094d2:	3101      	adds	r1, #1
 80094d4:	e7f0      	b.n	80094b8 <__s2b+0x18>
 80094d6:	9b08      	ldr	r3, [sp, #32]
 80094d8:	6143      	str	r3, [r0, #20]
 80094da:	2d09      	cmp	r5, #9
 80094dc:	f04f 0301 	mov.w	r3, #1
 80094e0:	6103      	str	r3, [r0, #16]
 80094e2:	dd16      	ble.n	8009512 <__s2b+0x72>
 80094e4:	f104 0909 	add.w	r9, r4, #9
 80094e8:	46c8      	mov	r8, r9
 80094ea:	442c      	add	r4, r5
 80094ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80094f0:	4601      	mov	r1, r0
 80094f2:	3b30      	subs	r3, #48	@ 0x30
 80094f4:	220a      	movs	r2, #10
 80094f6:	4630      	mov	r0, r6
 80094f8:	f7ff ff8c 	bl	8009414 <__multadd>
 80094fc:	45a0      	cmp	r8, r4
 80094fe:	d1f5      	bne.n	80094ec <__s2b+0x4c>
 8009500:	f1a5 0408 	sub.w	r4, r5, #8
 8009504:	444c      	add	r4, r9
 8009506:	1b2d      	subs	r5, r5, r4
 8009508:	1963      	adds	r3, r4, r5
 800950a:	42bb      	cmp	r3, r7
 800950c:	db04      	blt.n	8009518 <__s2b+0x78>
 800950e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009512:	340a      	adds	r4, #10
 8009514:	2509      	movs	r5, #9
 8009516:	e7f6      	b.n	8009506 <__s2b+0x66>
 8009518:	f814 3b01 	ldrb.w	r3, [r4], #1
 800951c:	4601      	mov	r1, r0
 800951e:	3b30      	subs	r3, #48	@ 0x30
 8009520:	220a      	movs	r2, #10
 8009522:	4630      	mov	r0, r6
 8009524:	f7ff ff76 	bl	8009414 <__multadd>
 8009528:	e7ee      	b.n	8009508 <__s2b+0x68>
 800952a:	bf00      	nop
 800952c:	0800ac4a 	.word	0x0800ac4a
 8009530:	0800acbb 	.word	0x0800acbb

08009534 <__hi0bits>:
 8009534:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009538:	4603      	mov	r3, r0
 800953a:	bf36      	itet	cc
 800953c:	0403      	lslcc	r3, r0, #16
 800953e:	2000      	movcs	r0, #0
 8009540:	2010      	movcc	r0, #16
 8009542:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009546:	bf3c      	itt	cc
 8009548:	021b      	lslcc	r3, r3, #8
 800954a:	3008      	addcc	r0, #8
 800954c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009550:	bf3c      	itt	cc
 8009552:	011b      	lslcc	r3, r3, #4
 8009554:	3004      	addcc	r0, #4
 8009556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800955a:	bf3c      	itt	cc
 800955c:	009b      	lslcc	r3, r3, #2
 800955e:	3002      	addcc	r0, #2
 8009560:	2b00      	cmp	r3, #0
 8009562:	db05      	blt.n	8009570 <__hi0bits+0x3c>
 8009564:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009568:	f100 0001 	add.w	r0, r0, #1
 800956c:	bf08      	it	eq
 800956e:	2020      	moveq	r0, #32
 8009570:	4770      	bx	lr

08009572 <__lo0bits>:
 8009572:	6803      	ldr	r3, [r0, #0]
 8009574:	4602      	mov	r2, r0
 8009576:	f013 0007 	ands.w	r0, r3, #7
 800957a:	d00b      	beq.n	8009594 <__lo0bits+0x22>
 800957c:	07d9      	lsls	r1, r3, #31
 800957e:	d421      	bmi.n	80095c4 <__lo0bits+0x52>
 8009580:	0798      	lsls	r0, r3, #30
 8009582:	bf49      	itett	mi
 8009584:	085b      	lsrmi	r3, r3, #1
 8009586:	089b      	lsrpl	r3, r3, #2
 8009588:	2001      	movmi	r0, #1
 800958a:	6013      	strmi	r3, [r2, #0]
 800958c:	bf5c      	itt	pl
 800958e:	6013      	strpl	r3, [r2, #0]
 8009590:	2002      	movpl	r0, #2
 8009592:	4770      	bx	lr
 8009594:	b299      	uxth	r1, r3
 8009596:	b909      	cbnz	r1, 800959c <__lo0bits+0x2a>
 8009598:	0c1b      	lsrs	r3, r3, #16
 800959a:	2010      	movs	r0, #16
 800959c:	b2d9      	uxtb	r1, r3
 800959e:	b909      	cbnz	r1, 80095a4 <__lo0bits+0x32>
 80095a0:	3008      	adds	r0, #8
 80095a2:	0a1b      	lsrs	r3, r3, #8
 80095a4:	0719      	lsls	r1, r3, #28
 80095a6:	bf04      	itt	eq
 80095a8:	091b      	lsreq	r3, r3, #4
 80095aa:	3004      	addeq	r0, #4
 80095ac:	0799      	lsls	r1, r3, #30
 80095ae:	bf04      	itt	eq
 80095b0:	089b      	lsreq	r3, r3, #2
 80095b2:	3002      	addeq	r0, #2
 80095b4:	07d9      	lsls	r1, r3, #31
 80095b6:	d403      	bmi.n	80095c0 <__lo0bits+0x4e>
 80095b8:	085b      	lsrs	r3, r3, #1
 80095ba:	f100 0001 	add.w	r0, r0, #1
 80095be:	d003      	beq.n	80095c8 <__lo0bits+0x56>
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	4770      	bx	lr
 80095c4:	2000      	movs	r0, #0
 80095c6:	4770      	bx	lr
 80095c8:	2020      	movs	r0, #32
 80095ca:	4770      	bx	lr

080095cc <__i2b>:
 80095cc:	b510      	push	{r4, lr}
 80095ce:	460c      	mov	r4, r1
 80095d0:	2101      	movs	r1, #1
 80095d2:	f7ff febd 	bl	8009350 <_Balloc>
 80095d6:	4602      	mov	r2, r0
 80095d8:	b928      	cbnz	r0, 80095e6 <__i2b+0x1a>
 80095da:	4b05      	ldr	r3, [pc, #20]	@ (80095f0 <__i2b+0x24>)
 80095dc:	4805      	ldr	r0, [pc, #20]	@ (80095f4 <__i2b+0x28>)
 80095de:	f240 1145 	movw	r1, #325	@ 0x145
 80095e2:	f000 fd99 	bl	800a118 <__assert_func>
 80095e6:	2301      	movs	r3, #1
 80095e8:	6144      	str	r4, [r0, #20]
 80095ea:	6103      	str	r3, [r0, #16]
 80095ec:	bd10      	pop	{r4, pc}
 80095ee:	bf00      	nop
 80095f0:	0800ac4a 	.word	0x0800ac4a
 80095f4:	0800acbb 	.word	0x0800acbb

080095f8 <__multiply>:
 80095f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	4617      	mov	r7, r2
 80095fe:	690a      	ldr	r2, [r1, #16]
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	429a      	cmp	r2, r3
 8009604:	bfa8      	it	ge
 8009606:	463b      	movge	r3, r7
 8009608:	4689      	mov	r9, r1
 800960a:	bfa4      	itt	ge
 800960c:	460f      	movge	r7, r1
 800960e:	4699      	movge	r9, r3
 8009610:	693d      	ldr	r5, [r7, #16]
 8009612:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	6879      	ldr	r1, [r7, #4]
 800961a:	eb05 060a 	add.w	r6, r5, sl
 800961e:	42b3      	cmp	r3, r6
 8009620:	b085      	sub	sp, #20
 8009622:	bfb8      	it	lt
 8009624:	3101      	addlt	r1, #1
 8009626:	f7ff fe93 	bl	8009350 <_Balloc>
 800962a:	b930      	cbnz	r0, 800963a <__multiply+0x42>
 800962c:	4602      	mov	r2, r0
 800962e:	4b41      	ldr	r3, [pc, #260]	@ (8009734 <__multiply+0x13c>)
 8009630:	4841      	ldr	r0, [pc, #260]	@ (8009738 <__multiply+0x140>)
 8009632:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009636:	f000 fd6f 	bl	800a118 <__assert_func>
 800963a:	f100 0414 	add.w	r4, r0, #20
 800963e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009642:	4623      	mov	r3, r4
 8009644:	2200      	movs	r2, #0
 8009646:	4573      	cmp	r3, lr
 8009648:	d320      	bcc.n	800968c <__multiply+0x94>
 800964a:	f107 0814 	add.w	r8, r7, #20
 800964e:	f109 0114 	add.w	r1, r9, #20
 8009652:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009656:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800965a:	9302      	str	r3, [sp, #8]
 800965c:	1beb      	subs	r3, r5, r7
 800965e:	3b15      	subs	r3, #21
 8009660:	f023 0303 	bic.w	r3, r3, #3
 8009664:	3304      	adds	r3, #4
 8009666:	3715      	adds	r7, #21
 8009668:	42bd      	cmp	r5, r7
 800966a:	bf38      	it	cc
 800966c:	2304      	movcc	r3, #4
 800966e:	9301      	str	r3, [sp, #4]
 8009670:	9b02      	ldr	r3, [sp, #8]
 8009672:	9103      	str	r1, [sp, #12]
 8009674:	428b      	cmp	r3, r1
 8009676:	d80c      	bhi.n	8009692 <__multiply+0x9a>
 8009678:	2e00      	cmp	r6, #0
 800967a:	dd03      	ble.n	8009684 <__multiply+0x8c>
 800967c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009680:	2b00      	cmp	r3, #0
 8009682:	d055      	beq.n	8009730 <__multiply+0x138>
 8009684:	6106      	str	r6, [r0, #16]
 8009686:	b005      	add	sp, #20
 8009688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800968c:	f843 2b04 	str.w	r2, [r3], #4
 8009690:	e7d9      	b.n	8009646 <__multiply+0x4e>
 8009692:	f8b1 a000 	ldrh.w	sl, [r1]
 8009696:	f1ba 0f00 	cmp.w	sl, #0
 800969a:	d01f      	beq.n	80096dc <__multiply+0xe4>
 800969c:	46c4      	mov	ip, r8
 800969e:	46a1      	mov	r9, r4
 80096a0:	2700      	movs	r7, #0
 80096a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80096a6:	f8d9 3000 	ldr.w	r3, [r9]
 80096aa:	fa1f fb82 	uxth.w	fp, r2
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80096b4:	443b      	add	r3, r7
 80096b6:	f8d9 7000 	ldr.w	r7, [r9]
 80096ba:	0c12      	lsrs	r2, r2, #16
 80096bc:	0c3f      	lsrs	r7, r7, #16
 80096be:	fb0a 7202 	mla	r2, sl, r2, r7
 80096c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096cc:	4565      	cmp	r5, ip
 80096ce:	f849 3b04 	str.w	r3, [r9], #4
 80096d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80096d6:	d8e4      	bhi.n	80096a2 <__multiply+0xaa>
 80096d8:	9b01      	ldr	r3, [sp, #4]
 80096da:	50e7      	str	r7, [r4, r3]
 80096dc:	9b03      	ldr	r3, [sp, #12]
 80096de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80096e2:	3104      	adds	r1, #4
 80096e4:	f1b9 0f00 	cmp.w	r9, #0
 80096e8:	d020      	beq.n	800972c <__multiply+0x134>
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	4647      	mov	r7, r8
 80096ee:	46a4      	mov	ip, r4
 80096f0:	f04f 0a00 	mov.w	sl, #0
 80096f4:	f8b7 b000 	ldrh.w	fp, [r7]
 80096f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80096fc:	fb09 220b 	mla	r2, r9, fp, r2
 8009700:	4452      	add	r2, sl
 8009702:	b29b      	uxth	r3, r3
 8009704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009708:	f84c 3b04 	str.w	r3, [ip], #4
 800970c:	f857 3b04 	ldr.w	r3, [r7], #4
 8009710:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009714:	f8bc 3000 	ldrh.w	r3, [ip]
 8009718:	fb09 330a 	mla	r3, r9, sl, r3
 800971c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009720:	42bd      	cmp	r5, r7
 8009722:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009726:	d8e5      	bhi.n	80096f4 <__multiply+0xfc>
 8009728:	9a01      	ldr	r2, [sp, #4]
 800972a:	50a3      	str	r3, [r4, r2]
 800972c:	3404      	adds	r4, #4
 800972e:	e79f      	b.n	8009670 <__multiply+0x78>
 8009730:	3e01      	subs	r6, #1
 8009732:	e7a1      	b.n	8009678 <__multiply+0x80>
 8009734:	0800ac4a 	.word	0x0800ac4a
 8009738:	0800acbb 	.word	0x0800acbb

0800973c <__pow5mult>:
 800973c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009740:	4615      	mov	r5, r2
 8009742:	f012 0203 	ands.w	r2, r2, #3
 8009746:	4607      	mov	r7, r0
 8009748:	460e      	mov	r6, r1
 800974a:	d007      	beq.n	800975c <__pow5mult+0x20>
 800974c:	4c25      	ldr	r4, [pc, #148]	@ (80097e4 <__pow5mult+0xa8>)
 800974e:	3a01      	subs	r2, #1
 8009750:	2300      	movs	r3, #0
 8009752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009756:	f7ff fe5d 	bl	8009414 <__multadd>
 800975a:	4606      	mov	r6, r0
 800975c:	10ad      	asrs	r5, r5, #2
 800975e:	d03d      	beq.n	80097dc <__pow5mult+0xa0>
 8009760:	69fc      	ldr	r4, [r7, #28]
 8009762:	b97c      	cbnz	r4, 8009784 <__pow5mult+0x48>
 8009764:	2010      	movs	r0, #16
 8009766:	f7ff fd2b 	bl	80091c0 <malloc>
 800976a:	4602      	mov	r2, r0
 800976c:	61f8      	str	r0, [r7, #28]
 800976e:	b928      	cbnz	r0, 800977c <__pow5mult+0x40>
 8009770:	4b1d      	ldr	r3, [pc, #116]	@ (80097e8 <__pow5mult+0xac>)
 8009772:	481e      	ldr	r0, [pc, #120]	@ (80097ec <__pow5mult+0xb0>)
 8009774:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009778:	f000 fcce 	bl	800a118 <__assert_func>
 800977c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009780:	6004      	str	r4, [r0, #0]
 8009782:	60c4      	str	r4, [r0, #12]
 8009784:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009788:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800978c:	b94c      	cbnz	r4, 80097a2 <__pow5mult+0x66>
 800978e:	f240 2171 	movw	r1, #625	@ 0x271
 8009792:	4638      	mov	r0, r7
 8009794:	f7ff ff1a 	bl	80095cc <__i2b>
 8009798:	2300      	movs	r3, #0
 800979a:	f8c8 0008 	str.w	r0, [r8, #8]
 800979e:	4604      	mov	r4, r0
 80097a0:	6003      	str	r3, [r0, #0]
 80097a2:	f04f 0900 	mov.w	r9, #0
 80097a6:	07eb      	lsls	r3, r5, #31
 80097a8:	d50a      	bpl.n	80097c0 <__pow5mult+0x84>
 80097aa:	4631      	mov	r1, r6
 80097ac:	4622      	mov	r2, r4
 80097ae:	4638      	mov	r0, r7
 80097b0:	f7ff ff22 	bl	80095f8 <__multiply>
 80097b4:	4631      	mov	r1, r6
 80097b6:	4680      	mov	r8, r0
 80097b8:	4638      	mov	r0, r7
 80097ba:	f7ff fe09 	bl	80093d0 <_Bfree>
 80097be:	4646      	mov	r6, r8
 80097c0:	106d      	asrs	r5, r5, #1
 80097c2:	d00b      	beq.n	80097dc <__pow5mult+0xa0>
 80097c4:	6820      	ldr	r0, [r4, #0]
 80097c6:	b938      	cbnz	r0, 80097d8 <__pow5mult+0x9c>
 80097c8:	4622      	mov	r2, r4
 80097ca:	4621      	mov	r1, r4
 80097cc:	4638      	mov	r0, r7
 80097ce:	f7ff ff13 	bl	80095f8 <__multiply>
 80097d2:	6020      	str	r0, [r4, #0]
 80097d4:	f8c0 9000 	str.w	r9, [r0]
 80097d8:	4604      	mov	r4, r0
 80097da:	e7e4      	b.n	80097a6 <__pow5mult+0x6a>
 80097dc:	4630      	mov	r0, r6
 80097de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097e2:	bf00      	nop
 80097e4:	0800aebc 	.word	0x0800aebc
 80097e8:	0800abdb 	.word	0x0800abdb
 80097ec:	0800acbb 	.word	0x0800acbb

080097f0 <__lshift>:
 80097f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097f4:	460c      	mov	r4, r1
 80097f6:	6849      	ldr	r1, [r1, #4]
 80097f8:	6923      	ldr	r3, [r4, #16]
 80097fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80097fe:	68a3      	ldr	r3, [r4, #8]
 8009800:	4607      	mov	r7, r0
 8009802:	4691      	mov	r9, r2
 8009804:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009808:	f108 0601 	add.w	r6, r8, #1
 800980c:	42b3      	cmp	r3, r6
 800980e:	db0b      	blt.n	8009828 <__lshift+0x38>
 8009810:	4638      	mov	r0, r7
 8009812:	f7ff fd9d 	bl	8009350 <_Balloc>
 8009816:	4605      	mov	r5, r0
 8009818:	b948      	cbnz	r0, 800982e <__lshift+0x3e>
 800981a:	4602      	mov	r2, r0
 800981c:	4b28      	ldr	r3, [pc, #160]	@ (80098c0 <__lshift+0xd0>)
 800981e:	4829      	ldr	r0, [pc, #164]	@ (80098c4 <__lshift+0xd4>)
 8009820:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009824:	f000 fc78 	bl	800a118 <__assert_func>
 8009828:	3101      	adds	r1, #1
 800982a:	005b      	lsls	r3, r3, #1
 800982c:	e7ee      	b.n	800980c <__lshift+0x1c>
 800982e:	2300      	movs	r3, #0
 8009830:	f100 0114 	add.w	r1, r0, #20
 8009834:	f100 0210 	add.w	r2, r0, #16
 8009838:	4618      	mov	r0, r3
 800983a:	4553      	cmp	r3, sl
 800983c:	db33      	blt.n	80098a6 <__lshift+0xb6>
 800983e:	6920      	ldr	r0, [r4, #16]
 8009840:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009844:	f104 0314 	add.w	r3, r4, #20
 8009848:	f019 091f 	ands.w	r9, r9, #31
 800984c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009850:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009854:	d02b      	beq.n	80098ae <__lshift+0xbe>
 8009856:	f1c9 0e20 	rsb	lr, r9, #32
 800985a:	468a      	mov	sl, r1
 800985c:	2200      	movs	r2, #0
 800985e:	6818      	ldr	r0, [r3, #0]
 8009860:	fa00 f009 	lsl.w	r0, r0, r9
 8009864:	4310      	orrs	r0, r2
 8009866:	f84a 0b04 	str.w	r0, [sl], #4
 800986a:	f853 2b04 	ldr.w	r2, [r3], #4
 800986e:	459c      	cmp	ip, r3
 8009870:	fa22 f20e 	lsr.w	r2, r2, lr
 8009874:	d8f3      	bhi.n	800985e <__lshift+0x6e>
 8009876:	ebac 0304 	sub.w	r3, ip, r4
 800987a:	3b15      	subs	r3, #21
 800987c:	f023 0303 	bic.w	r3, r3, #3
 8009880:	3304      	adds	r3, #4
 8009882:	f104 0015 	add.w	r0, r4, #21
 8009886:	4560      	cmp	r0, ip
 8009888:	bf88      	it	hi
 800988a:	2304      	movhi	r3, #4
 800988c:	50ca      	str	r2, [r1, r3]
 800988e:	b10a      	cbz	r2, 8009894 <__lshift+0xa4>
 8009890:	f108 0602 	add.w	r6, r8, #2
 8009894:	3e01      	subs	r6, #1
 8009896:	4638      	mov	r0, r7
 8009898:	612e      	str	r6, [r5, #16]
 800989a:	4621      	mov	r1, r4
 800989c:	f7ff fd98 	bl	80093d0 <_Bfree>
 80098a0:	4628      	mov	r0, r5
 80098a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80098aa:	3301      	adds	r3, #1
 80098ac:	e7c5      	b.n	800983a <__lshift+0x4a>
 80098ae:	3904      	subs	r1, #4
 80098b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80098b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80098b8:	459c      	cmp	ip, r3
 80098ba:	d8f9      	bhi.n	80098b0 <__lshift+0xc0>
 80098bc:	e7ea      	b.n	8009894 <__lshift+0xa4>
 80098be:	bf00      	nop
 80098c0:	0800ac4a 	.word	0x0800ac4a
 80098c4:	0800acbb 	.word	0x0800acbb

080098c8 <__mcmp>:
 80098c8:	690a      	ldr	r2, [r1, #16]
 80098ca:	4603      	mov	r3, r0
 80098cc:	6900      	ldr	r0, [r0, #16]
 80098ce:	1a80      	subs	r0, r0, r2
 80098d0:	b530      	push	{r4, r5, lr}
 80098d2:	d10e      	bne.n	80098f2 <__mcmp+0x2a>
 80098d4:	3314      	adds	r3, #20
 80098d6:	3114      	adds	r1, #20
 80098d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80098dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80098e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80098e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80098e8:	4295      	cmp	r5, r2
 80098ea:	d003      	beq.n	80098f4 <__mcmp+0x2c>
 80098ec:	d205      	bcs.n	80098fa <__mcmp+0x32>
 80098ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098f2:	bd30      	pop	{r4, r5, pc}
 80098f4:	42a3      	cmp	r3, r4
 80098f6:	d3f3      	bcc.n	80098e0 <__mcmp+0x18>
 80098f8:	e7fb      	b.n	80098f2 <__mcmp+0x2a>
 80098fa:	2001      	movs	r0, #1
 80098fc:	e7f9      	b.n	80098f2 <__mcmp+0x2a>
	...

08009900 <__mdiff>:
 8009900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009904:	4689      	mov	r9, r1
 8009906:	4606      	mov	r6, r0
 8009908:	4611      	mov	r1, r2
 800990a:	4648      	mov	r0, r9
 800990c:	4614      	mov	r4, r2
 800990e:	f7ff ffdb 	bl	80098c8 <__mcmp>
 8009912:	1e05      	subs	r5, r0, #0
 8009914:	d112      	bne.n	800993c <__mdiff+0x3c>
 8009916:	4629      	mov	r1, r5
 8009918:	4630      	mov	r0, r6
 800991a:	f7ff fd19 	bl	8009350 <_Balloc>
 800991e:	4602      	mov	r2, r0
 8009920:	b928      	cbnz	r0, 800992e <__mdiff+0x2e>
 8009922:	4b3f      	ldr	r3, [pc, #252]	@ (8009a20 <__mdiff+0x120>)
 8009924:	f240 2137 	movw	r1, #567	@ 0x237
 8009928:	483e      	ldr	r0, [pc, #248]	@ (8009a24 <__mdiff+0x124>)
 800992a:	f000 fbf5 	bl	800a118 <__assert_func>
 800992e:	2301      	movs	r3, #1
 8009930:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009934:	4610      	mov	r0, r2
 8009936:	b003      	add	sp, #12
 8009938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800993c:	bfbc      	itt	lt
 800993e:	464b      	movlt	r3, r9
 8009940:	46a1      	movlt	r9, r4
 8009942:	4630      	mov	r0, r6
 8009944:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009948:	bfba      	itte	lt
 800994a:	461c      	movlt	r4, r3
 800994c:	2501      	movlt	r5, #1
 800994e:	2500      	movge	r5, #0
 8009950:	f7ff fcfe 	bl	8009350 <_Balloc>
 8009954:	4602      	mov	r2, r0
 8009956:	b918      	cbnz	r0, 8009960 <__mdiff+0x60>
 8009958:	4b31      	ldr	r3, [pc, #196]	@ (8009a20 <__mdiff+0x120>)
 800995a:	f240 2145 	movw	r1, #581	@ 0x245
 800995e:	e7e3      	b.n	8009928 <__mdiff+0x28>
 8009960:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009964:	6926      	ldr	r6, [r4, #16]
 8009966:	60c5      	str	r5, [r0, #12]
 8009968:	f109 0310 	add.w	r3, r9, #16
 800996c:	f109 0514 	add.w	r5, r9, #20
 8009970:	f104 0e14 	add.w	lr, r4, #20
 8009974:	f100 0b14 	add.w	fp, r0, #20
 8009978:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800997c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009980:	9301      	str	r3, [sp, #4]
 8009982:	46d9      	mov	r9, fp
 8009984:	f04f 0c00 	mov.w	ip, #0
 8009988:	9b01      	ldr	r3, [sp, #4]
 800998a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800998e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009992:	9301      	str	r3, [sp, #4]
 8009994:	fa1f f38a 	uxth.w	r3, sl
 8009998:	4619      	mov	r1, r3
 800999a:	b283      	uxth	r3, r0
 800999c:	1acb      	subs	r3, r1, r3
 800999e:	0c00      	lsrs	r0, r0, #16
 80099a0:	4463      	add	r3, ip
 80099a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80099a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80099aa:	b29b      	uxth	r3, r3
 80099ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80099b0:	4576      	cmp	r6, lr
 80099b2:	f849 3b04 	str.w	r3, [r9], #4
 80099b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80099ba:	d8e5      	bhi.n	8009988 <__mdiff+0x88>
 80099bc:	1b33      	subs	r3, r6, r4
 80099be:	3b15      	subs	r3, #21
 80099c0:	f023 0303 	bic.w	r3, r3, #3
 80099c4:	3415      	adds	r4, #21
 80099c6:	3304      	adds	r3, #4
 80099c8:	42a6      	cmp	r6, r4
 80099ca:	bf38      	it	cc
 80099cc:	2304      	movcc	r3, #4
 80099ce:	441d      	add	r5, r3
 80099d0:	445b      	add	r3, fp
 80099d2:	461e      	mov	r6, r3
 80099d4:	462c      	mov	r4, r5
 80099d6:	4544      	cmp	r4, r8
 80099d8:	d30e      	bcc.n	80099f8 <__mdiff+0xf8>
 80099da:	f108 0103 	add.w	r1, r8, #3
 80099de:	1b49      	subs	r1, r1, r5
 80099e0:	f021 0103 	bic.w	r1, r1, #3
 80099e4:	3d03      	subs	r5, #3
 80099e6:	45a8      	cmp	r8, r5
 80099e8:	bf38      	it	cc
 80099ea:	2100      	movcc	r1, #0
 80099ec:	440b      	add	r3, r1
 80099ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80099f2:	b191      	cbz	r1, 8009a1a <__mdiff+0x11a>
 80099f4:	6117      	str	r7, [r2, #16]
 80099f6:	e79d      	b.n	8009934 <__mdiff+0x34>
 80099f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80099fc:	46e6      	mov	lr, ip
 80099fe:	0c08      	lsrs	r0, r1, #16
 8009a00:	fa1c fc81 	uxtah	ip, ip, r1
 8009a04:	4471      	add	r1, lr
 8009a06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a0a:	b289      	uxth	r1, r1
 8009a0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a10:	f846 1b04 	str.w	r1, [r6], #4
 8009a14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a18:	e7dd      	b.n	80099d6 <__mdiff+0xd6>
 8009a1a:	3f01      	subs	r7, #1
 8009a1c:	e7e7      	b.n	80099ee <__mdiff+0xee>
 8009a1e:	bf00      	nop
 8009a20:	0800ac4a 	.word	0x0800ac4a
 8009a24:	0800acbb 	.word	0x0800acbb

08009a28 <__ulp>:
 8009a28:	b082      	sub	sp, #8
 8009a2a:	ed8d 0b00 	vstr	d0, [sp]
 8009a2e:	9a01      	ldr	r2, [sp, #4]
 8009a30:	4b0f      	ldr	r3, [pc, #60]	@ (8009a70 <__ulp+0x48>)
 8009a32:	4013      	ands	r3, r2
 8009a34:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	dc08      	bgt.n	8009a4e <__ulp+0x26>
 8009a3c:	425b      	negs	r3, r3
 8009a3e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009a42:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009a46:	da04      	bge.n	8009a52 <__ulp+0x2a>
 8009a48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009a4c:	4113      	asrs	r3, r2
 8009a4e:	2200      	movs	r2, #0
 8009a50:	e008      	b.n	8009a64 <__ulp+0x3c>
 8009a52:	f1a2 0314 	sub.w	r3, r2, #20
 8009a56:	2b1e      	cmp	r3, #30
 8009a58:	bfda      	itte	le
 8009a5a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009a5e:	40da      	lsrle	r2, r3
 8009a60:	2201      	movgt	r2, #1
 8009a62:	2300      	movs	r3, #0
 8009a64:	4619      	mov	r1, r3
 8009a66:	4610      	mov	r0, r2
 8009a68:	ec41 0b10 	vmov	d0, r0, r1
 8009a6c:	b002      	add	sp, #8
 8009a6e:	4770      	bx	lr
 8009a70:	7ff00000 	.word	0x7ff00000

08009a74 <__b2d>:
 8009a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a78:	6906      	ldr	r6, [r0, #16]
 8009a7a:	f100 0814 	add.w	r8, r0, #20
 8009a7e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009a82:	1f37      	subs	r7, r6, #4
 8009a84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009a88:	4610      	mov	r0, r2
 8009a8a:	f7ff fd53 	bl	8009534 <__hi0bits>
 8009a8e:	f1c0 0320 	rsb	r3, r0, #32
 8009a92:	280a      	cmp	r0, #10
 8009a94:	600b      	str	r3, [r1, #0]
 8009a96:	491b      	ldr	r1, [pc, #108]	@ (8009b04 <__b2d+0x90>)
 8009a98:	dc15      	bgt.n	8009ac6 <__b2d+0x52>
 8009a9a:	f1c0 0c0b 	rsb	ip, r0, #11
 8009a9e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009aa2:	45b8      	cmp	r8, r7
 8009aa4:	ea43 0501 	orr.w	r5, r3, r1
 8009aa8:	bf34      	ite	cc
 8009aaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009aae:	2300      	movcs	r3, #0
 8009ab0:	3015      	adds	r0, #21
 8009ab2:	fa02 f000 	lsl.w	r0, r2, r0
 8009ab6:	fa23 f30c 	lsr.w	r3, r3, ip
 8009aba:	4303      	orrs	r3, r0
 8009abc:	461c      	mov	r4, r3
 8009abe:	ec45 4b10 	vmov	d0, r4, r5
 8009ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac6:	45b8      	cmp	r8, r7
 8009ac8:	bf3a      	itte	cc
 8009aca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009ace:	f1a6 0708 	subcc.w	r7, r6, #8
 8009ad2:	2300      	movcs	r3, #0
 8009ad4:	380b      	subs	r0, #11
 8009ad6:	d012      	beq.n	8009afe <__b2d+0x8a>
 8009ad8:	f1c0 0120 	rsb	r1, r0, #32
 8009adc:	fa23 f401 	lsr.w	r4, r3, r1
 8009ae0:	4082      	lsls	r2, r0
 8009ae2:	4322      	orrs	r2, r4
 8009ae4:	4547      	cmp	r7, r8
 8009ae6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009aea:	bf8c      	ite	hi
 8009aec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009af0:	2200      	movls	r2, #0
 8009af2:	4083      	lsls	r3, r0
 8009af4:	40ca      	lsrs	r2, r1
 8009af6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009afa:	4313      	orrs	r3, r2
 8009afc:	e7de      	b.n	8009abc <__b2d+0x48>
 8009afe:	ea42 0501 	orr.w	r5, r2, r1
 8009b02:	e7db      	b.n	8009abc <__b2d+0x48>
 8009b04:	3ff00000 	.word	0x3ff00000

08009b08 <__d2b>:
 8009b08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b0c:	460f      	mov	r7, r1
 8009b0e:	2101      	movs	r1, #1
 8009b10:	ec59 8b10 	vmov	r8, r9, d0
 8009b14:	4616      	mov	r6, r2
 8009b16:	f7ff fc1b 	bl	8009350 <_Balloc>
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	b930      	cbnz	r0, 8009b2c <__d2b+0x24>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	4b23      	ldr	r3, [pc, #140]	@ (8009bb0 <__d2b+0xa8>)
 8009b22:	4824      	ldr	r0, [pc, #144]	@ (8009bb4 <__d2b+0xac>)
 8009b24:	f240 310f 	movw	r1, #783	@ 0x30f
 8009b28:	f000 faf6 	bl	800a118 <__assert_func>
 8009b2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b34:	b10d      	cbz	r5, 8009b3a <__d2b+0x32>
 8009b36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b3a:	9301      	str	r3, [sp, #4]
 8009b3c:	f1b8 0300 	subs.w	r3, r8, #0
 8009b40:	d023      	beq.n	8009b8a <__d2b+0x82>
 8009b42:	4668      	mov	r0, sp
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	f7ff fd14 	bl	8009572 <__lo0bits>
 8009b4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009b4e:	b1d0      	cbz	r0, 8009b86 <__d2b+0x7e>
 8009b50:	f1c0 0320 	rsb	r3, r0, #32
 8009b54:	fa02 f303 	lsl.w	r3, r2, r3
 8009b58:	430b      	orrs	r3, r1
 8009b5a:	40c2      	lsrs	r2, r0
 8009b5c:	6163      	str	r3, [r4, #20]
 8009b5e:	9201      	str	r2, [sp, #4]
 8009b60:	9b01      	ldr	r3, [sp, #4]
 8009b62:	61a3      	str	r3, [r4, #24]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	bf0c      	ite	eq
 8009b68:	2201      	moveq	r2, #1
 8009b6a:	2202      	movne	r2, #2
 8009b6c:	6122      	str	r2, [r4, #16]
 8009b6e:	b1a5      	cbz	r5, 8009b9a <__d2b+0x92>
 8009b70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009b74:	4405      	add	r5, r0
 8009b76:	603d      	str	r5, [r7, #0]
 8009b78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009b7c:	6030      	str	r0, [r6, #0]
 8009b7e:	4620      	mov	r0, r4
 8009b80:	b003      	add	sp, #12
 8009b82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b86:	6161      	str	r1, [r4, #20]
 8009b88:	e7ea      	b.n	8009b60 <__d2b+0x58>
 8009b8a:	a801      	add	r0, sp, #4
 8009b8c:	f7ff fcf1 	bl	8009572 <__lo0bits>
 8009b90:	9b01      	ldr	r3, [sp, #4]
 8009b92:	6163      	str	r3, [r4, #20]
 8009b94:	3020      	adds	r0, #32
 8009b96:	2201      	movs	r2, #1
 8009b98:	e7e8      	b.n	8009b6c <__d2b+0x64>
 8009b9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009ba2:	6038      	str	r0, [r7, #0]
 8009ba4:	6918      	ldr	r0, [r3, #16]
 8009ba6:	f7ff fcc5 	bl	8009534 <__hi0bits>
 8009baa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009bae:	e7e5      	b.n	8009b7c <__d2b+0x74>
 8009bb0:	0800ac4a 	.word	0x0800ac4a
 8009bb4:	0800acbb 	.word	0x0800acbb

08009bb8 <__ratio>:
 8009bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bbc:	b085      	sub	sp, #20
 8009bbe:	e9cd 1000 	strd	r1, r0, [sp]
 8009bc2:	a902      	add	r1, sp, #8
 8009bc4:	f7ff ff56 	bl	8009a74 <__b2d>
 8009bc8:	9800      	ldr	r0, [sp, #0]
 8009bca:	a903      	add	r1, sp, #12
 8009bcc:	ec55 4b10 	vmov	r4, r5, d0
 8009bd0:	f7ff ff50 	bl	8009a74 <__b2d>
 8009bd4:	9b01      	ldr	r3, [sp, #4]
 8009bd6:	6919      	ldr	r1, [r3, #16]
 8009bd8:	9b00      	ldr	r3, [sp, #0]
 8009bda:	691b      	ldr	r3, [r3, #16]
 8009bdc:	1ac9      	subs	r1, r1, r3
 8009bde:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009be2:	1a9b      	subs	r3, r3, r2
 8009be4:	ec5b ab10 	vmov	sl, fp, d0
 8009be8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	bfce      	itee	gt
 8009bf0:	462a      	movgt	r2, r5
 8009bf2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009bf6:	465a      	movle	r2, fp
 8009bf8:	462f      	mov	r7, r5
 8009bfa:	46d9      	mov	r9, fp
 8009bfc:	bfcc      	ite	gt
 8009bfe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009c02:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009c06:	464b      	mov	r3, r9
 8009c08:	4652      	mov	r2, sl
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	4639      	mov	r1, r7
 8009c0e:	f7f6 fe25 	bl	800085c <__aeabi_ddiv>
 8009c12:	ec41 0b10 	vmov	d0, r0, r1
 8009c16:	b005      	add	sp, #20
 8009c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c1c <__copybits>:
 8009c1c:	3901      	subs	r1, #1
 8009c1e:	b570      	push	{r4, r5, r6, lr}
 8009c20:	1149      	asrs	r1, r1, #5
 8009c22:	6914      	ldr	r4, [r2, #16]
 8009c24:	3101      	adds	r1, #1
 8009c26:	f102 0314 	add.w	r3, r2, #20
 8009c2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009c2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009c32:	1f05      	subs	r5, r0, #4
 8009c34:	42a3      	cmp	r3, r4
 8009c36:	d30c      	bcc.n	8009c52 <__copybits+0x36>
 8009c38:	1aa3      	subs	r3, r4, r2
 8009c3a:	3b11      	subs	r3, #17
 8009c3c:	f023 0303 	bic.w	r3, r3, #3
 8009c40:	3211      	adds	r2, #17
 8009c42:	42a2      	cmp	r2, r4
 8009c44:	bf88      	it	hi
 8009c46:	2300      	movhi	r3, #0
 8009c48:	4418      	add	r0, r3
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4288      	cmp	r0, r1
 8009c4e:	d305      	bcc.n	8009c5c <__copybits+0x40>
 8009c50:	bd70      	pop	{r4, r5, r6, pc}
 8009c52:	f853 6b04 	ldr.w	r6, [r3], #4
 8009c56:	f845 6f04 	str.w	r6, [r5, #4]!
 8009c5a:	e7eb      	b.n	8009c34 <__copybits+0x18>
 8009c5c:	f840 3b04 	str.w	r3, [r0], #4
 8009c60:	e7f4      	b.n	8009c4c <__copybits+0x30>

08009c62 <__any_on>:
 8009c62:	f100 0214 	add.w	r2, r0, #20
 8009c66:	6900      	ldr	r0, [r0, #16]
 8009c68:	114b      	asrs	r3, r1, #5
 8009c6a:	4298      	cmp	r0, r3
 8009c6c:	b510      	push	{r4, lr}
 8009c6e:	db11      	blt.n	8009c94 <__any_on+0x32>
 8009c70:	dd0a      	ble.n	8009c88 <__any_on+0x26>
 8009c72:	f011 011f 	ands.w	r1, r1, #31
 8009c76:	d007      	beq.n	8009c88 <__any_on+0x26>
 8009c78:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009c7c:	fa24 f001 	lsr.w	r0, r4, r1
 8009c80:	fa00 f101 	lsl.w	r1, r0, r1
 8009c84:	428c      	cmp	r4, r1
 8009c86:	d10b      	bne.n	8009ca0 <__any_on+0x3e>
 8009c88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d803      	bhi.n	8009c98 <__any_on+0x36>
 8009c90:	2000      	movs	r0, #0
 8009c92:	bd10      	pop	{r4, pc}
 8009c94:	4603      	mov	r3, r0
 8009c96:	e7f7      	b.n	8009c88 <__any_on+0x26>
 8009c98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c9c:	2900      	cmp	r1, #0
 8009c9e:	d0f5      	beq.n	8009c8c <__any_on+0x2a>
 8009ca0:	2001      	movs	r0, #1
 8009ca2:	e7f6      	b.n	8009c92 <__any_on+0x30>

08009ca4 <__ascii_wctomb>:
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	4608      	mov	r0, r1
 8009ca8:	b141      	cbz	r1, 8009cbc <__ascii_wctomb+0x18>
 8009caa:	2aff      	cmp	r2, #255	@ 0xff
 8009cac:	d904      	bls.n	8009cb8 <__ascii_wctomb+0x14>
 8009cae:	228a      	movs	r2, #138	@ 0x8a
 8009cb0:	601a      	str	r2, [r3, #0]
 8009cb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cb6:	4770      	bx	lr
 8009cb8:	700a      	strb	r2, [r1, #0]
 8009cba:	2001      	movs	r0, #1
 8009cbc:	4770      	bx	lr

08009cbe <__ssputs_r>:
 8009cbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cc2:	688e      	ldr	r6, [r1, #8]
 8009cc4:	461f      	mov	r7, r3
 8009cc6:	42be      	cmp	r6, r7
 8009cc8:	680b      	ldr	r3, [r1, #0]
 8009cca:	4682      	mov	sl, r0
 8009ccc:	460c      	mov	r4, r1
 8009cce:	4690      	mov	r8, r2
 8009cd0:	d82d      	bhi.n	8009d2e <__ssputs_r+0x70>
 8009cd2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cd6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009cda:	d026      	beq.n	8009d2a <__ssputs_r+0x6c>
 8009cdc:	6965      	ldr	r5, [r4, #20]
 8009cde:	6909      	ldr	r1, [r1, #16]
 8009ce0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ce4:	eba3 0901 	sub.w	r9, r3, r1
 8009ce8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cec:	1c7b      	adds	r3, r7, #1
 8009cee:	444b      	add	r3, r9
 8009cf0:	106d      	asrs	r5, r5, #1
 8009cf2:	429d      	cmp	r5, r3
 8009cf4:	bf38      	it	cc
 8009cf6:	461d      	movcc	r5, r3
 8009cf8:	0553      	lsls	r3, r2, #21
 8009cfa:	d527      	bpl.n	8009d4c <__ssputs_r+0x8e>
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	f7ff fa89 	bl	8009214 <_malloc_r>
 8009d02:	4606      	mov	r6, r0
 8009d04:	b360      	cbz	r0, 8009d60 <__ssputs_r+0xa2>
 8009d06:	6921      	ldr	r1, [r4, #16]
 8009d08:	464a      	mov	r2, r9
 8009d0a:	f7fe f85e 	bl	8007dca <memcpy>
 8009d0e:	89a3      	ldrh	r3, [r4, #12]
 8009d10:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d18:	81a3      	strh	r3, [r4, #12]
 8009d1a:	6126      	str	r6, [r4, #16]
 8009d1c:	6165      	str	r5, [r4, #20]
 8009d1e:	444e      	add	r6, r9
 8009d20:	eba5 0509 	sub.w	r5, r5, r9
 8009d24:	6026      	str	r6, [r4, #0]
 8009d26:	60a5      	str	r5, [r4, #8]
 8009d28:	463e      	mov	r6, r7
 8009d2a:	42be      	cmp	r6, r7
 8009d2c:	d900      	bls.n	8009d30 <__ssputs_r+0x72>
 8009d2e:	463e      	mov	r6, r7
 8009d30:	6820      	ldr	r0, [r4, #0]
 8009d32:	4632      	mov	r2, r6
 8009d34:	4641      	mov	r1, r8
 8009d36:	f000 f9c5 	bl	800a0c4 <memmove>
 8009d3a:	68a3      	ldr	r3, [r4, #8]
 8009d3c:	1b9b      	subs	r3, r3, r6
 8009d3e:	60a3      	str	r3, [r4, #8]
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	4433      	add	r3, r6
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	2000      	movs	r0, #0
 8009d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d4c:	462a      	mov	r2, r5
 8009d4e:	f000 fa15 	bl	800a17c <_realloc_r>
 8009d52:	4606      	mov	r6, r0
 8009d54:	2800      	cmp	r0, #0
 8009d56:	d1e0      	bne.n	8009d1a <__ssputs_r+0x5c>
 8009d58:	6921      	ldr	r1, [r4, #16]
 8009d5a:	4650      	mov	r0, sl
 8009d5c:	f7fe feac 	bl	8008ab8 <_free_r>
 8009d60:	230c      	movs	r3, #12
 8009d62:	f8ca 3000 	str.w	r3, [sl]
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d6c:	81a3      	strh	r3, [r4, #12]
 8009d6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d72:	e7e9      	b.n	8009d48 <__ssputs_r+0x8a>

08009d74 <_svfiprintf_r>:
 8009d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d78:	4698      	mov	r8, r3
 8009d7a:	898b      	ldrh	r3, [r1, #12]
 8009d7c:	061b      	lsls	r3, r3, #24
 8009d7e:	b09d      	sub	sp, #116	@ 0x74
 8009d80:	4607      	mov	r7, r0
 8009d82:	460d      	mov	r5, r1
 8009d84:	4614      	mov	r4, r2
 8009d86:	d510      	bpl.n	8009daa <_svfiprintf_r+0x36>
 8009d88:	690b      	ldr	r3, [r1, #16]
 8009d8a:	b973      	cbnz	r3, 8009daa <_svfiprintf_r+0x36>
 8009d8c:	2140      	movs	r1, #64	@ 0x40
 8009d8e:	f7ff fa41 	bl	8009214 <_malloc_r>
 8009d92:	6028      	str	r0, [r5, #0]
 8009d94:	6128      	str	r0, [r5, #16]
 8009d96:	b930      	cbnz	r0, 8009da6 <_svfiprintf_r+0x32>
 8009d98:	230c      	movs	r3, #12
 8009d9a:	603b      	str	r3, [r7, #0]
 8009d9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009da0:	b01d      	add	sp, #116	@ 0x74
 8009da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da6:	2340      	movs	r3, #64	@ 0x40
 8009da8:	616b      	str	r3, [r5, #20]
 8009daa:	2300      	movs	r3, #0
 8009dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dae:	2320      	movs	r3, #32
 8009db0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009db4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009db8:	2330      	movs	r3, #48	@ 0x30
 8009dba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009f58 <_svfiprintf_r+0x1e4>
 8009dbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009dc2:	f04f 0901 	mov.w	r9, #1
 8009dc6:	4623      	mov	r3, r4
 8009dc8:	469a      	mov	sl, r3
 8009dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dce:	b10a      	cbz	r2, 8009dd4 <_svfiprintf_r+0x60>
 8009dd0:	2a25      	cmp	r2, #37	@ 0x25
 8009dd2:	d1f9      	bne.n	8009dc8 <_svfiprintf_r+0x54>
 8009dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8009dd8:	d00b      	beq.n	8009df2 <_svfiprintf_r+0x7e>
 8009dda:	465b      	mov	r3, fp
 8009ddc:	4622      	mov	r2, r4
 8009dde:	4629      	mov	r1, r5
 8009de0:	4638      	mov	r0, r7
 8009de2:	f7ff ff6c 	bl	8009cbe <__ssputs_r>
 8009de6:	3001      	adds	r0, #1
 8009de8:	f000 80a7 	beq.w	8009f3a <_svfiprintf_r+0x1c6>
 8009dec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dee:	445a      	add	r2, fp
 8009df0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009df2:	f89a 3000 	ldrb.w	r3, [sl]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f000 809f 	beq.w	8009f3a <_svfiprintf_r+0x1c6>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e06:	f10a 0a01 	add.w	sl, sl, #1
 8009e0a:	9304      	str	r3, [sp, #16]
 8009e0c:	9307      	str	r3, [sp, #28]
 8009e0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e12:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e14:	4654      	mov	r4, sl
 8009e16:	2205      	movs	r2, #5
 8009e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e1c:	484e      	ldr	r0, [pc, #312]	@ (8009f58 <_svfiprintf_r+0x1e4>)
 8009e1e:	f7f6 f9df 	bl	80001e0 <memchr>
 8009e22:	9a04      	ldr	r2, [sp, #16]
 8009e24:	b9d8      	cbnz	r0, 8009e5e <_svfiprintf_r+0xea>
 8009e26:	06d0      	lsls	r0, r2, #27
 8009e28:	bf44      	itt	mi
 8009e2a:	2320      	movmi	r3, #32
 8009e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e30:	0711      	lsls	r1, r2, #28
 8009e32:	bf44      	itt	mi
 8009e34:	232b      	movmi	r3, #43	@ 0x2b
 8009e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e40:	d015      	beq.n	8009e6e <_svfiprintf_r+0xfa>
 8009e42:	9a07      	ldr	r2, [sp, #28]
 8009e44:	4654      	mov	r4, sl
 8009e46:	2000      	movs	r0, #0
 8009e48:	f04f 0c0a 	mov.w	ip, #10
 8009e4c:	4621      	mov	r1, r4
 8009e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e52:	3b30      	subs	r3, #48	@ 0x30
 8009e54:	2b09      	cmp	r3, #9
 8009e56:	d94b      	bls.n	8009ef0 <_svfiprintf_r+0x17c>
 8009e58:	b1b0      	cbz	r0, 8009e88 <_svfiprintf_r+0x114>
 8009e5a:	9207      	str	r2, [sp, #28]
 8009e5c:	e014      	b.n	8009e88 <_svfiprintf_r+0x114>
 8009e5e:	eba0 0308 	sub.w	r3, r0, r8
 8009e62:	fa09 f303 	lsl.w	r3, r9, r3
 8009e66:	4313      	orrs	r3, r2
 8009e68:	9304      	str	r3, [sp, #16]
 8009e6a:	46a2      	mov	sl, r4
 8009e6c:	e7d2      	b.n	8009e14 <_svfiprintf_r+0xa0>
 8009e6e:	9b03      	ldr	r3, [sp, #12]
 8009e70:	1d19      	adds	r1, r3, #4
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	9103      	str	r1, [sp, #12]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	bfbb      	ittet	lt
 8009e7a:	425b      	neglt	r3, r3
 8009e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8009e80:	9307      	strge	r3, [sp, #28]
 8009e82:	9307      	strlt	r3, [sp, #28]
 8009e84:	bfb8      	it	lt
 8009e86:	9204      	strlt	r2, [sp, #16]
 8009e88:	7823      	ldrb	r3, [r4, #0]
 8009e8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e8c:	d10a      	bne.n	8009ea4 <_svfiprintf_r+0x130>
 8009e8e:	7863      	ldrb	r3, [r4, #1]
 8009e90:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e92:	d132      	bne.n	8009efa <_svfiprintf_r+0x186>
 8009e94:	9b03      	ldr	r3, [sp, #12]
 8009e96:	1d1a      	adds	r2, r3, #4
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	9203      	str	r2, [sp, #12]
 8009e9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ea0:	3402      	adds	r4, #2
 8009ea2:	9305      	str	r3, [sp, #20]
 8009ea4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009f68 <_svfiprintf_r+0x1f4>
 8009ea8:	7821      	ldrb	r1, [r4, #0]
 8009eaa:	2203      	movs	r2, #3
 8009eac:	4650      	mov	r0, sl
 8009eae:	f7f6 f997 	bl	80001e0 <memchr>
 8009eb2:	b138      	cbz	r0, 8009ec4 <_svfiprintf_r+0x150>
 8009eb4:	9b04      	ldr	r3, [sp, #16]
 8009eb6:	eba0 000a 	sub.w	r0, r0, sl
 8009eba:	2240      	movs	r2, #64	@ 0x40
 8009ebc:	4082      	lsls	r2, r0
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	3401      	adds	r4, #1
 8009ec2:	9304      	str	r3, [sp, #16]
 8009ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec8:	4824      	ldr	r0, [pc, #144]	@ (8009f5c <_svfiprintf_r+0x1e8>)
 8009eca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ece:	2206      	movs	r2, #6
 8009ed0:	f7f6 f986 	bl	80001e0 <memchr>
 8009ed4:	2800      	cmp	r0, #0
 8009ed6:	d036      	beq.n	8009f46 <_svfiprintf_r+0x1d2>
 8009ed8:	4b21      	ldr	r3, [pc, #132]	@ (8009f60 <_svfiprintf_r+0x1ec>)
 8009eda:	bb1b      	cbnz	r3, 8009f24 <_svfiprintf_r+0x1b0>
 8009edc:	9b03      	ldr	r3, [sp, #12]
 8009ede:	3307      	adds	r3, #7
 8009ee0:	f023 0307 	bic.w	r3, r3, #7
 8009ee4:	3308      	adds	r3, #8
 8009ee6:	9303      	str	r3, [sp, #12]
 8009ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eea:	4433      	add	r3, r6
 8009eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eee:	e76a      	b.n	8009dc6 <_svfiprintf_r+0x52>
 8009ef0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ef4:	460c      	mov	r4, r1
 8009ef6:	2001      	movs	r0, #1
 8009ef8:	e7a8      	b.n	8009e4c <_svfiprintf_r+0xd8>
 8009efa:	2300      	movs	r3, #0
 8009efc:	3401      	adds	r4, #1
 8009efe:	9305      	str	r3, [sp, #20]
 8009f00:	4619      	mov	r1, r3
 8009f02:	f04f 0c0a 	mov.w	ip, #10
 8009f06:	4620      	mov	r0, r4
 8009f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f0c:	3a30      	subs	r2, #48	@ 0x30
 8009f0e:	2a09      	cmp	r2, #9
 8009f10:	d903      	bls.n	8009f1a <_svfiprintf_r+0x1a6>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d0c6      	beq.n	8009ea4 <_svfiprintf_r+0x130>
 8009f16:	9105      	str	r1, [sp, #20]
 8009f18:	e7c4      	b.n	8009ea4 <_svfiprintf_r+0x130>
 8009f1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f1e:	4604      	mov	r4, r0
 8009f20:	2301      	movs	r3, #1
 8009f22:	e7f0      	b.n	8009f06 <_svfiprintf_r+0x192>
 8009f24:	ab03      	add	r3, sp, #12
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	462a      	mov	r2, r5
 8009f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8009f64 <_svfiprintf_r+0x1f0>)
 8009f2c:	a904      	add	r1, sp, #16
 8009f2e:	4638      	mov	r0, r7
 8009f30:	f7fd f9c2 	bl	80072b8 <_printf_float>
 8009f34:	1c42      	adds	r2, r0, #1
 8009f36:	4606      	mov	r6, r0
 8009f38:	d1d6      	bne.n	8009ee8 <_svfiprintf_r+0x174>
 8009f3a:	89ab      	ldrh	r3, [r5, #12]
 8009f3c:	065b      	lsls	r3, r3, #25
 8009f3e:	f53f af2d 	bmi.w	8009d9c <_svfiprintf_r+0x28>
 8009f42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f44:	e72c      	b.n	8009da0 <_svfiprintf_r+0x2c>
 8009f46:	ab03      	add	r3, sp, #12
 8009f48:	9300      	str	r3, [sp, #0]
 8009f4a:	462a      	mov	r2, r5
 8009f4c:	4b05      	ldr	r3, [pc, #20]	@ (8009f64 <_svfiprintf_r+0x1f0>)
 8009f4e:	a904      	add	r1, sp, #16
 8009f50:	4638      	mov	r0, r7
 8009f52:	f7fd fc49 	bl	80077e8 <_printf_i>
 8009f56:	e7ed      	b.n	8009f34 <_svfiprintf_r+0x1c0>
 8009f58:	0800ad14 	.word	0x0800ad14
 8009f5c:	0800ad1e 	.word	0x0800ad1e
 8009f60:	080072b9 	.word	0x080072b9
 8009f64:	08009cbf 	.word	0x08009cbf
 8009f68:	0800ad1a 	.word	0x0800ad1a

08009f6c <__sflush_r>:
 8009f6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f74:	0716      	lsls	r6, r2, #28
 8009f76:	4605      	mov	r5, r0
 8009f78:	460c      	mov	r4, r1
 8009f7a:	d454      	bmi.n	800a026 <__sflush_r+0xba>
 8009f7c:	684b      	ldr	r3, [r1, #4]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	dc02      	bgt.n	8009f88 <__sflush_r+0x1c>
 8009f82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	dd48      	ble.n	800a01a <__sflush_r+0xae>
 8009f88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f8a:	2e00      	cmp	r6, #0
 8009f8c:	d045      	beq.n	800a01a <__sflush_r+0xae>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f94:	682f      	ldr	r7, [r5, #0]
 8009f96:	6a21      	ldr	r1, [r4, #32]
 8009f98:	602b      	str	r3, [r5, #0]
 8009f9a:	d030      	beq.n	8009ffe <__sflush_r+0x92>
 8009f9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f9e:	89a3      	ldrh	r3, [r4, #12]
 8009fa0:	0759      	lsls	r1, r3, #29
 8009fa2:	d505      	bpl.n	8009fb0 <__sflush_r+0x44>
 8009fa4:	6863      	ldr	r3, [r4, #4]
 8009fa6:	1ad2      	subs	r2, r2, r3
 8009fa8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009faa:	b10b      	cbz	r3, 8009fb0 <__sflush_r+0x44>
 8009fac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009fae:	1ad2      	subs	r2, r2, r3
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fb4:	6a21      	ldr	r1, [r4, #32]
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	47b0      	blx	r6
 8009fba:	1c43      	adds	r3, r0, #1
 8009fbc:	89a3      	ldrh	r3, [r4, #12]
 8009fbe:	d106      	bne.n	8009fce <__sflush_r+0x62>
 8009fc0:	6829      	ldr	r1, [r5, #0]
 8009fc2:	291d      	cmp	r1, #29
 8009fc4:	d82b      	bhi.n	800a01e <__sflush_r+0xb2>
 8009fc6:	4a2a      	ldr	r2, [pc, #168]	@ (800a070 <__sflush_r+0x104>)
 8009fc8:	40ca      	lsrs	r2, r1
 8009fca:	07d6      	lsls	r6, r2, #31
 8009fcc:	d527      	bpl.n	800a01e <__sflush_r+0xb2>
 8009fce:	2200      	movs	r2, #0
 8009fd0:	6062      	str	r2, [r4, #4]
 8009fd2:	04d9      	lsls	r1, r3, #19
 8009fd4:	6922      	ldr	r2, [r4, #16]
 8009fd6:	6022      	str	r2, [r4, #0]
 8009fd8:	d504      	bpl.n	8009fe4 <__sflush_r+0x78>
 8009fda:	1c42      	adds	r2, r0, #1
 8009fdc:	d101      	bne.n	8009fe2 <__sflush_r+0x76>
 8009fde:	682b      	ldr	r3, [r5, #0]
 8009fe0:	b903      	cbnz	r3, 8009fe4 <__sflush_r+0x78>
 8009fe2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fe6:	602f      	str	r7, [r5, #0]
 8009fe8:	b1b9      	cbz	r1, 800a01a <__sflush_r+0xae>
 8009fea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fee:	4299      	cmp	r1, r3
 8009ff0:	d002      	beq.n	8009ff8 <__sflush_r+0x8c>
 8009ff2:	4628      	mov	r0, r5
 8009ff4:	f7fe fd60 	bl	8008ab8 <_free_r>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ffc:	e00d      	b.n	800a01a <__sflush_r+0xae>
 8009ffe:	2301      	movs	r3, #1
 800a000:	4628      	mov	r0, r5
 800a002:	47b0      	blx	r6
 800a004:	4602      	mov	r2, r0
 800a006:	1c50      	adds	r0, r2, #1
 800a008:	d1c9      	bne.n	8009f9e <__sflush_r+0x32>
 800a00a:	682b      	ldr	r3, [r5, #0]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d0c6      	beq.n	8009f9e <__sflush_r+0x32>
 800a010:	2b1d      	cmp	r3, #29
 800a012:	d001      	beq.n	800a018 <__sflush_r+0xac>
 800a014:	2b16      	cmp	r3, #22
 800a016:	d11e      	bne.n	800a056 <__sflush_r+0xea>
 800a018:	602f      	str	r7, [r5, #0]
 800a01a:	2000      	movs	r0, #0
 800a01c:	e022      	b.n	800a064 <__sflush_r+0xf8>
 800a01e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a022:	b21b      	sxth	r3, r3
 800a024:	e01b      	b.n	800a05e <__sflush_r+0xf2>
 800a026:	690f      	ldr	r7, [r1, #16]
 800a028:	2f00      	cmp	r7, #0
 800a02a:	d0f6      	beq.n	800a01a <__sflush_r+0xae>
 800a02c:	0793      	lsls	r3, r2, #30
 800a02e:	680e      	ldr	r6, [r1, #0]
 800a030:	bf08      	it	eq
 800a032:	694b      	ldreq	r3, [r1, #20]
 800a034:	600f      	str	r7, [r1, #0]
 800a036:	bf18      	it	ne
 800a038:	2300      	movne	r3, #0
 800a03a:	eba6 0807 	sub.w	r8, r6, r7
 800a03e:	608b      	str	r3, [r1, #8]
 800a040:	f1b8 0f00 	cmp.w	r8, #0
 800a044:	dde9      	ble.n	800a01a <__sflush_r+0xae>
 800a046:	6a21      	ldr	r1, [r4, #32]
 800a048:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a04a:	4643      	mov	r3, r8
 800a04c:	463a      	mov	r2, r7
 800a04e:	4628      	mov	r0, r5
 800a050:	47b0      	blx	r6
 800a052:	2800      	cmp	r0, #0
 800a054:	dc08      	bgt.n	800a068 <__sflush_r+0xfc>
 800a056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a05a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a05e:	81a3      	strh	r3, [r4, #12]
 800a060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a068:	4407      	add	r7, r0
 800a06a:	eba8 0800 	sub.w	r8, r8, r0
 800a06e:	e7e7      	b.n	800a040 <__sflush_r+0xd4>
 800a070:	20400001 	.word	0x20400001

0800a074 <_fflush_r>:
 800a074:	b538      	push	{r3, r4, r5, lr}
 800a076:	690b      	ldr	r3, [r1, #16]
 800a078:	4605      	mov	r5, r0
 800a07a:	460c      	mov	r4, r1
 800a07c:	b913      	cbnz	r3, 800a084 <_fflush_r+0x10>
 800a07e:	2500      	movs	r5, #0
 800a080:	4628      	mov	r0, r5
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	b118      	cbz	r0, 800a08e <_fflush_r+0x1a>
 800a086:	6a03      	ldr	r3, [r0, #32]
 800a088:	b90b      	cbnz	r3, 800a08e <_fflush_r+0x1a>
 800a08a:	f7fd fd57 	bl	8007b3c <__sinit>
 800a08e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d0f3      	beq.n	800a07e <_fflush_r+0xa>
 800a096:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a098:	07d0      	lsls	r0, r2, #31
 800a09a:	d404      	bmi.n	800a0a6 <_fflush_r+0x32>
 800a09c:	0599      	lsls	r1, r3, #22
 800a09e:	d402      	bmi.n	800a0a6 <_fflush_r+0x32>
 800a0a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0a2:	f7fd fe90 	bl	8007dc6 <__retarget_lock_acquire_recursive>
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	f7ff ff5f 	bl	8009f6c <__sflush_r>
 800a0ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0b0:	07da      	lsls	r2, r3, #31
 800a0b2:	4605      	mov	r5, r0
 800a0b4:	d4e4      	bmi.n	800a080 <_fflush_r+0xc>
 800a0b6:	89a3      	ldrh	r3, [r4, #12]
 800a0b8:	059b      	lsls	r3, r3, #22
 800a0ba:	d4e1      	bmi.n	800a080 <_fflush_r+0xc>
 800a0bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0be:	f7fd fe83 	bl	8007dc8 <__retarget_lock_release_recursive>
 800a0c2:	e7dd      	b.n	800a080 <_fflush_r+0xc>

0800a0c4 <memmove>:
 800a0c4:	4288      	cmp	r0, r1
 800a0c6:	b510      	push	{r4, lr}
 800a0c8:	eb01 0402 	add.w	r4, r1, r2
 800a0cc:	d902      	bls.n	800a0d4 <memmove+0x10>
 800a0ce:	4284      	cmp	r4, r0
 800a0d0:	4623      	mov	r3, r4
 800a0d2:	d807      	bhi.n	800a0e4 <memmove+0x20>
 800a0d4:	1e43      	subs	r3, r0, #1
 800a0d6:	42a1      	cmp	r1, r4
 800a0d8:	d008      	beq.n	800a0ec <memmove+0x28>
 800a0da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0e2:	e7f8      	b.n	800a0d6 <memmove+0x12>
 800a0e4:	4402      	add	r2, r0
 800a0e6:	4601      	mov	r1, r0
 800a0e8:	428a      	cmp	r2, r1
 800a0ea:	d100      	bne.n	800a0ee <memmove+0x2a>
 800a0ec:	bd10      	pop	{r4, pc}
 800a0ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0f6:	e7f7      	b.n	800a0e8 <memmove+0x24>

0800a0f8 <_sbrk_r>:
 800a0f8:	b538      	push	{r3, r4, r5, lr}
 800a0fa:	4d06      	ldr	r5, [pc, #24]	@ (800a114 <_sbrk_r+0x1c>)
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	4604      	mov	r4, r0
 800a100:	4608      	mov	r0, r1
 800a102:	602b      	str	r3, [r5, #0]
 800a104:	f7f8 fba8 	bl	8002858 <_sbrk>
 800a108:	1c43      	adds	r3, r0, #1
 800a10a:	d102      	bne.n	800a112 <_sbrk_r+0x1a>
 800a10c:	682b      	ldr	r3, [r5, #0]
 800a10e:	b103      	cbz	r3, 800a112 <_sbrk_r+0x1a>
 800a110:	6023      	str	r3, [r4, #0]
 800a112:	bd38      	pop	{r3, r4, r5, pc}
 800a114:	200004c0 	.word	0x200004c0

0800a118 <__assert_func>:
 800a118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a11a:	4614      	mov	r4, r2
 800a11c:	461a      	mov	r2, r3
 800a11e:	4b09      	ldr	r3, [pc, #36]	@ (800a144 <__assert_func+0x2c>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4605      	mov	r5, r0
 800a124:	68d8      	ldr	r0, [r3, #12]
 800a126:	b14c      	cbz	r4, 800a13c <__assert_func+0x24>
 800a128:	4b07      	ldr	r3, [pc, #28]	@ (800a148 <__assert_func+0x30>)
 800a12a:	9100      	str	r1, [sp, #0]
 800a12c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a130:	4906      	ldr	r1, [pc, #24]	@ (800a14c <__assert_func+0x34>)
 800a132:	462b      	mov	r3, r5
 800a134:	f000 f850 	bl	800a1d8 <fiprintf>
 800a138:	f000 f860 	bl	800a1fc <abort>
 800a13c:	4b04      	ldr	r3, [pc, #16]	@ (800a150 <__assert_func+0x38>)
 800a13e:	461c      	mov	r4, r3
 800a140:	e7f3      	b.n	800a12a <__assert_func+0x12>
 800a142:	bf00      	nop
 800a144:	20000190 	.word	0x20000190
 800a148:	0800ad25 	.word	0x0800ad25
 800a14c:	0800ad32 	.word	0x0800ad32
 800a150:	0800ad60 	.word	0x0800ad60

0800a154 <_calloc_r>:
 800a154:	b570      	push	{r4, r5, r6, lr}
 800a156:	fba1 5402 	umull	r5, r4, r1, r2
 800a15a:	b934      	cbnz	r4, 800a16a <_calloc_r+0x16>
 800a15c:	4629      	mov	r1, r5
 800a15e:	f7ff f859 	bl	8009214 <_malloc_r>
 800a162:	4606      	mov	r6, r0
 800a164:	b928      	cbnz	r0, 800a172 <_calloc_r+0x1e>
 800a166:	4630      	mov	r0, r6
 800a168:	bd70      	pop	{r4, r5, r6, pc}
 800a16a:	220c      	movs	r2, #12
 800a16c:	6002      	str	r2, [r0, #0]
 800a16e:	2600      	movs	r6, #0
 800a170:	e7f9      	b.n	800a166 <_calloc_r+0x12>
 800a172:	462a      	mov	r2, r5
 800a174:	4621      	mov	r1, r4
 800a176:	f7fd fd97 	bl	8007ca8 <memset>
 800a17a:	e7f4      	b.n	800a166 <_calloc_r+0x12>

0800a17c <_realloc_r>:
 800a17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a180:	4607      	mov	r7, r0
 800a182:	4614      	mov	r4, r2
 800a184:	460d      	mov	r5, r1
 800a186:	b921      	cbnz	r1, 800a192 <_realloc_r+0x16>
 800a188:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a18c:	4611      	mov	r1, r2
 800a18e:	f7ff b841 	b.w	8009214 <_malloc_r>
 800a192:	b92a      	cbnz	r2, 800a1a0 <_realloc_r+0x24>
 800a194:	f7fe fc90 	bl	8008ab8 <_free_r>
 800a198:	4625      	mov	r5, r4
 800a19a:	4628      	mov	r0, r5
 800a19c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1a0:	f000 f833 	bl	800a20a <_malloc_usable_size_r>
 800a1a4:	4284      	cmp	r4, r0
 800a1a6:	4606      	mov	r6, r0
 800a1a8:	d802      	bhi.n	800a1b0 <_realloc_r+0x34>
 800a1aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1ae:	d8f4      	bhi.n	800a19a <_realloc_r+0x1e>
 800a1b0:	4621      	mov	r1, r4
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	f7ff f82e 	bl	8009214 <_malloc_r>
 800a1b8:	4680      	mov	r8, r0
 800a1ba:	b908      	cbnz	r0, 800a1c0 <_realloc_r+0x44>
 800a1bc:	4645      	mov	r5, r8
 800a1be:	e7ec      	b.n	800a19a <_realloc_r+0x1e>
 800a1c0:	42b4      	cmp	r4, r6
 800a1c2:	4622      	mov	r2, r4
 800a1c4:	4629      	mov	r1, r5
 800a1c6:	bf28      	it	cs
 800a1c8:	4632      	movcs	r2, r6
 800a1ca:	f7fd fdfe 	bl	8007dca <memcpy>
 800a1ce:	4629      	mov	r1, r5
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	f7fe fc71 	bl	8008ab8 <_free_r>
 800a1d6:	e7f1      	b.n	800a1bc <_realloc_r+0x40>

0800a1d8 <fiprintf>:
 800a1d8:	b40e      	push	{r1, r2, r3}
 800a1da:	b503      	push	{r0, r1, lr}
 800a1dc:	4601      	mov	r1, r0
 800a1de:	ab03      	add	r3, sp, #12
 800a1e0:	4805      	ldr	r0, [pc, #20]	@ (800a1f8 <fiprintf+0x20>)
 800a1e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1e6:	6800      	ldr	r0, [r0, #0]
 800a1e8:	9301      	str	r3, [sp, #4]
 800a1ea:	f000 f83f 	bl	800a26c <_vfiprintf_r>
 800a1ee:	b002      	add	sp, #8
 800a1f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1f4:	b003      	add	sp, #12
 800a1f6:	4770      	bx	lr
 800a1f8:	20000190 	.word	0x20000190

0800a1fc <abort>:
 800a1fc:	b508      	push	{r3, lr}
 800a1fe:	2006      	movs	r0, #6
 800a200:	f000 fa08 	bl	800a614 <raise>
 800a204:	2001      	movs	r0, #1
 800a206:	f7f8 faaf 	bl	8002768 <_exit>

0800a20a <_malloc_usable_size_r>:
 800a20a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a20e:	1f18      	subs	r0, r3, #4
 800a210:	2b00      	cmp	r3, #0
 800a212:	bfbc      	itt	lt
 800a214:	580b      	ldrlt	r3, [r1, r0]
 800a216:	18c0      	addlt	r0, r0, r3
 800a218:	4770      	bx	lr

0800a21a <__sfputc_r>:
 800a21a:	6893      	ldr	r3, [r2, #8]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	2b00      	cmp	r3, #0
 800a220:	b410      	push	{r4}
 800a222:	6093      	str	r3, [r2, #8]
 800a224:	da08      	bge.n	800a238 <__sfputc_r+0x1e>
 800a226:	6994      	ldr	r4, [r2, #24]
 800a228:	42a3      	cmp	r3, r4
 800a22a:	db01      	blt.n	800a230 <__sfputc_r+0x16>
 800a22c:	290a      	cmp	r1, #10
 800a22e:	d103      	bne.n	800a238 <__sfputc_r+0x1e>
 800a230:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a234:	f000 b932 	b.w	800a49c <__swbuf_r>
 800a238:	6813      	ldr	r3, [r2, #0]
 800a23a:	1c58      	adds	r0, r3, #1
 800a23c:	6010      	str	r0, [r2, #0]
 800a23e:	7019      	strb	r1, [r3, #0]
 800a240:	4608      	mov	r0, r1
 800a242:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <__sfputs_r>:
 800a248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a24a:	4606      	mov	r6, r0
 800a24c:	460f      	mov	r7, r1
 800a24e:	4614      	mov	r4, r2
 800a250:	18d5      	adds	r5, r2, r3
 800a252:	42ac      	cmp	r4, r5
 800a254:	d101      	bne.n	800a25a <__sfputs_r+0x12>
 800a256:	2000      	movs	r0, #0
 800a258:	e007      	b.n	800a26a <__sfputs_r+0x22>
 800a25a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a25e:	463a      	mov	r2, r7
 800a260:	4630      	mov	r0, r6
 800a262:	f7ff ffda 	bl	800a21a <__sfputc_r>
 800a266:	1c43      	adds	r3, r0, #1
 800a268:	d1f3      	bne.n	800a252 <__sfputs_r+0xa>
 800a26a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a26c <_vfiprintf_r>:
 800a26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a270:	460d      	mov	r5, r1
 800a272:	b09d      	sub	sp, #116	@ 0x74
 800a274:	4614      	mov	r4, r2
 800a276:	4698      	mov	r8, r3
 800a278:	4606      	mov	r6, r0
 800a27a:	b118      	cbz	r0, 800a284 <_vfiprintf_r+0x18>
 800a27c:	6a03      	ldr	r3, [r0, #32]
 800a27e:	b90b      	cbnz	r3, 800a284 <_vfiprintf_r+0x18>
 800a280:	f7fd fc5c 	bl	8007b3c <__sinit>
 800a284:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a286:	07d9      	lsls	r1, r3, #31
 800a288:	d405      	bmi.n	800a296 <_vfiprintf_r+0x2a>
 800a28a:	89ab      	ldrh	r3, [r5, #12]
 800a28c:	059a      	lsls	r2, r3, #22
 800a28e:	d402      	bmi.n	800a296 <_vfiprintf_r+0x2a>
 800a290:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a292:	f7fd fd98 	bl	8007dc6 <__retarget_lock_acquire_recursive>
 800a296:	89ab      	ldrh	r3, [r5, #12]
 800a298:	071b      	lsls	r3, r3, #28
 800a29a:	d501      	bpl.n	800a2a0 <_vfiprintf_r+0x34>
 800a29c:	692b      	ldr	r3, [r5, #16]
 800a29e:	b99b      	cbnz	r3, 800a2c8 <_vfiprintf_r+0x5c>
 800a2a0:	4629      	mov	r1, r5
 800a2a2:	4630      	mov	r0, r6
 800a2a4:	f000 f938 	bl	800a518 <__swsetup_r>
 800a2a8:	b170      	cbz	r0, 800a2c8 <_vfiprintf_r+0x5c>
 800a2aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2ac:	07dc      	lsls	r4, r3, #31
 800a2ae:	d504      	bpl.n	800a2ba <_vfiprintf_r+0x4e>
 800a2b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2b4:	b01d      	add	sp, #116	@ 0x74
 800a2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ba:	89ab      	ldrh	r3, [r5, #12]
 800a2bc:	0598      	lsls	r0, r3, #22
 800a2be:	d4f7      	bmi.n	800a2b0 <_vfiprintf_r+0x44>
 800a2c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2c2:	f7fd fd81 	bl	8007dc8 <__retarget_lock_release_recursive>
 800a2c6:	e7f3      	b.n	800a2b0 <_vfiprintf_r+0x44>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2cc:	2320      	movs	r3, #32
 800a2ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2d6:	2330      	movs	r3, #48	@ 0x30
 800a2d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a488 <_vfiprintf_r+0x21c>
 800a2dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2e0:	f04f 0901 	mov.w	r9, #1
 800a2e4:	4623      	mov	r3, r4
 800a2e6:	469a      	mov	sl, r3
 800a2e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2ec:	b10a      	cbz	r2, 800a2f2 <_vfiprintf_r+0x86>
 800a2ee:	2a25      	cmp	r2, #37	@ 0x25
 800a2f0:	d1f9      	bne.n	800a2e6 <_vfiprintf_r+0x7a>
 800a2f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a2f6:	d00b      	beq.n	800a310 <_vfiprintf_r+0xa4>
 800a2f8:	465b      	mov	r3, fp
 800a2fa:	4622      	mov	r2, r4
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	4630      	mov	r0, r6
 800a300:	f7ff ffa2 	bl	800a248 <__sfputs_r>
 800a304:	3001      	adds	r0, #1
 800a306:	f000 80a7 	beq.w	800a458 <_vfiprintf_r+0x1ec>
 800a30a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a30c:	445a      	add	r2, fp
 800a30e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a310:	f89a 3000 	ldrb.w	r3, [sl]
 800a314:	2b00      	cmp	r3, #0
 800a316:	f000 809f 	beq.w	800a458 <_vfiprintf_r+0x1ec>
 800a31a:	2300      	movs	r3, #0
 800a31c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a320:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a324:	f10a 0a01 	add.w	sl, sl, #1
 800a328:	9304      	str	r3, [sp, #16]
 800a32a:	9307      	str	r3, [sp, #28]
 800a32c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a330:	931a      	str	r3, [sp, #104]	@ 0x68
 800a332:	4654      	mov	r4, sl
 800a334:	2205      	movs	r2, #5
 800a336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a33a:	4853      	ldr	r0, [pc, #332]	@ (800a488 <_vfiprintf_r+0x21c>)
 800a33c:	f7f5 ff50 	bl	80001e0 <memchr>
 800a340:	9a04      	ldr	r2, [sp, #16]
 800a342:	b9d8      	cbnz	r0, 800a37c <_vfiprintf_r+0x110>
 800a344:	06d1      	lsls	r1, r2, #27
 800a346:	bf44      	itt	mi
 800a348:	2320      	movmi	r3, #32
 800a34a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a34e:	0713      	lsls	r3, r2, #28
 800a350:	bf44      	itt	mi
 800a352:	232b      	movmi	r3, #43	@ 0x2b
 800a354:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a358:	f89a 3000 	ldrb.w	r3, [sl]
 800a35c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a35e:	d015      	beq.n	800a38c <_vfiprintf_r+0x120>
 800a360:	9a07      	ldr	r2, [sp, #28]
 800a362:	4654      	mov	r4, sl
 800a364:	2000      	movs	r0, #0
 800a366:	f04f 0c0a 	mov.w	ip, #10
 800a36a:	4621      	mov	r1, r4
 800a36c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a370:	3b30      	subs	r3, #48	@ 0x30
 800a372:	2b09      	cmp	r3, #9
 800a374:	d94b      	bls.n	800a40e <_vfiprintf_r+0x1a2>
 800a376:	b1b0      	cbz	r0, 800a3a6 <_vfiprintf_r+0x13a>
 800a378:	9207      	str	r2, [sp, #28]
 800a37a:	e014      	b.n	800a3a6 <_vfiprintf_r+0x13a>
 800a37c:	eba0 0308 	sub.w	r3, r0, r8
 800a380:	fa09 f303 	lsl.w	r3, r9, r3
 800a384:	4313      	orrs	r3, r2
 800a386:	9304      	str	r3, [sp, #16]
 800a388:	46a2      	mov	sl, r4
 800a38a:	e7d2      	b.n	800a332 <_vfiprintf_r+0xc6>
 800a38c:	9b03      	ldr	r3, [sp, #12]
 800a38e:	1d19      	adds	r1, r3, #4
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	9103      	str	r1, [sp, #12]
 800a394:	2b00      	cmp	r3, #0
 800a396:	bfbb      	ittet	lt
 800a398:	425b      	neglt	r3, r3
 800a39a:	f042 0202 	orrlt.w	r2, r2, #2
 800a39e:	9307      	strge	r3, [sp, #28]
 800a3a0:	9307      	strlt	r3, [sp, #28]
 800a3a2:	bfb8      	it	lt
 800a3a4:	9204      	strlt	r2, [sp, #16]
 800a3a6:	7823      	ldrb	r3, [r4, #0]
 800a3a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3aa:	d10a      	bne.n	800a3c2 <_vfiprintf_r+0x156>
 800a3ac:	7863      	ldrb	r3, [r4, #1]
 800a3ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3b0:	d132      	bne.n	800a418 <_vfiprintf_r+0x1ac>
 800a3b2:	9b03      	ldr	r3, [sp, #12]
 800a3b4:	1d1a      	adds	r2, r3, #4
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	9203      	str	r2, [sp, #12]
 800a3ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3be:	3402      	adds	r4, #2
 800a3c0:	9305      	str	r3, [sp, #20]
 800a3c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a498 <_vfiprintf_r+0x22c>
 800a3c6:	7821      	ldrb	r1, [r4, #0]
 800a3c8:	2203      	movs	r2, #3
 800a3ca:	4650      	mov	r0, sl
 800a3cc:	f7f5 ff08 	bl	80001e0 <memchr>
 800a3d0:	b138      	cbz	r0, 800a3e2 <_vfiprintf_r+0x176>
 800a3d2:	9b04      	ldr	r3, [sp, #16]
 800a3d4:	eba0 000a 	sub.w	r0, r0, sl
 800a3d8:	2240      	movs	r2, #64	@ 0x40
 800a3da:	4082      	lsls	r2, r0
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	3401      	adds	r4, #1
 800a3e0:	9304      	str	r3, [sp, #16]
 800a3e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3e6:	4829      	ldr	r0, [pc, #164]	@ (800a48c <_vfiprintf_r+0x220>)
 800a3e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3ec:	2206      	movs	r2, #6
 800a3ee:	f7f5 fef7 	bl	80001e0 <memchr>
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	d03f      	beq.n	800a476 <_vfiprintf_r+0x20a>
 800a3f6:	4b26      	ldr	r3, [pc, #152]	@ (800a490 <_vfiprintf_r+0x224>)
 800a3f8:	bb1b      	cbnz	r3, 800a442 <_vfiprintf_r+0x1d6>
 800a3fa:	9b03      	ldr	r3, [sp, #12]
 800a3fc:	3307      	adds	r3, #7
 800a3fe:	f023 0307 	bic.w	r3, r3, #7
 800a402:	3308      	adds	r3, #8
 800a404:	9303      	str	r3, [sp, #12]
 800a406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a408:	443b      	add	r3, r7
 800a40a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a40c:	e76a      	b.n	800a2e4 <_vfiprintf_r+0x78>
 800a40e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a412:	460c      	mov	r4, r1
 800a414:	2001      	movs	r0, #1
 800a416:	e7a8      	b.n	800a36a <_vfiprintf_r+0xfe>
 800a418:	2300      	movs	r3, #0
 800a41a:	3401      	adds	r4, #1
 800a41c:	9305      	str	r3, [sp, #20]
 800a41e:	4619      	mov	r1, r3
 800a420:	f04f 0c0a 	mov.w	ip, #10
 800a424:	4620      	mov	r0, r4
 800a426:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a42a:	3a30      	subs	r2, #48	@ 0x30
 800a42c:	2a09      	cmp	r2, #9
 800a42e:	d903      	bls.n	800a438 <_vfiprintf_r+0x1cc>
 800a430:	2b00      	cmp	r3, #0
 800a432:	d0c6      	beq.n	800a3c2 <_vfiprintf_r+0x156>
 800a434:	9105      	str	r1, [sp, #20]
 800a436:	e7c4      	b.n	800a3c2 <_vfiprintf_r+0x156>
 800a438:	fb0c 2101 	mla	r1, ip, r1, r2
 800a43c:	4604      	mov	r4, r0
 800a43e:	2301      	movs	r3, #1
 800a440:	e7f0      	b.n	800a424 <_vfiprintf_r+0x1b8>
 800a442:	ab03      	add	r3, sp, #12
 800a444:	9300      	str	r3, [sp, #0]
 800a446:	462a      	mov	r2, r5
 800a448:	4b12      	ldr	r3, [pc, #72]	@ (800a494 <_vfiprintf_r+0x228>)
 800a44a:	a904      	add	r1, sp, #16
 800a44c:	4630      	mov	r0, r6
 800a44e:	f7fc ff33 	bl	80072b8 <_printf_float>
 800a452:	4607      	mov	r7, r0
 800a454:	1c78      	adds	r0, r7, #1
 800a456:	d1d6      	bne.n	800a406 <_vfiprintf_r+0x19a>
 800a458:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a45a:	07d9      	lsls	r1, r3, #31
 800a45c:	d405      	bmi.n	800a46a <_vfiprintf_r+0x1fe>
 800a45e:	89ab      	ldrh	r3, [r5, #12]
 800a460:	059a      	lsls	r2, r3, #22
 800a462:	d402      	bmi.n	800a46a <_vfiprintf_r+0x1fe>
 800a464:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a466:	f7fd fcaf 	bl	8007dc8 <__retarget_lock_release_recursive>
 800a46a:	89ab      	ldrh	r3, [r5, #12]
 800a46c:	065b      	lsls	r3, r3, #25
 800a46e:	f53f af1f 	bmi.w	800a2b0 <_vfiprintf_r+0x44>
 800a472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a474:	e71e      	b.n	800a2b4 <_vfiprintf_r+0x48>
 800a476:	ab03      	add	r3, sp, #12
 800a478:	9300      	str	r3, [sp, #0]
 800a47a:	462a      	mov	r2, r5
 800a47c:	4b05      	ldr	r3, [pc, #20]	@ (800a494 <_vfiprintf_r+0x228>)
 800a47e:	a904      	add	r1, sp, #16
 800a480:	4630      	mov	r0, r6
 800a482:	f7fd f9b1 	bl	80077e8 <_printf_i>
 800a486:	e7e4      	b.n	800a452 <_vfiprintf_r+0x1e6>
 800a488:	0800ad14 	.word	0x0800ad14
 800a48c:	0800ad1e 	.word	0x0800ad1e
 800a490:	080072b9 	.word	0x080072b9
 800a494:	0800a249 	.word	0x0800a249
 800a498:	0800ad1a 	.word	0x0800ad1a

0800a49c <__swbuf_r>:
 800a49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49e:	460e      	mov	r6, r1
 800a4a0:	4614      	mov	r4, r2
 800a4a2:	4605      	mov	r5, r0
 800a4a4:	b118      	cbz	r0, 800a4ae <__swbuf_r+0x12>
 800a4a6:	6a03      	ldr	r3, [r0, #32]
 800a4a8:	b90b      	cbnz	r3, 800a4ae <__swbuf_r+0x12>
 800a4aa:	f7fd fb47 	bl	8007b3c <__sinit>
 800a4ae:	69a3      	ldr	r3, [r4, #24]
 800a4b0:	60a3      	str	r3, [r4, #8]
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	071a      	lsls	r2, r3, #28
 800a4b6:	d501      	bpl.n	800a4bc <__swbuf_r+0x20>
 800a4b8:	6923      	ldr	r3, [r4, #16]
 800a4ba:	b943      	cbnz	r3, 800a4ce <__swbuf_r+0x32>
 800a4bc:	4621      	mov	r1, r4
 800a4be:	4628      	mov	r0, r5
 800a4c0:	f000 f82a 	bl	800a518 <__swsetup_r>
 800a4c4:	b118      	cbz	r0, 800a4ce <__swbuf_r+0x32>
 800a4c6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4ce:	6823      	ldr	r3, [r4, #0]
 800a4d0:	6922      	ldr	r2, [r4, #16]
 800a4d2:	1a98      	subs	r0, r3, r2
 800a4d4:	6963      	ldr	r3, [r4, #20]
 800a4d6:	b2f6      	uxtb	r6, r6
 800a4d8:	4283      	cmp	r3, r0
 800a4da:	4637      	mov	r7, r6
 800a4dc:	dc05      	bgt.n	800a4ea <__swbuf_r+0x4e>
 800a4de:	4621      	mov	r1, r4
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	f7ff fdc7 	bl	800a074 <_fflush_r>
 800a4e6:	2800      	cmp	r0, #0
 800a4e8:	d1ed      	bne.n	800a4c6 <__swbuf_r+0x2a>
 800a4ea:	68a3      	ldr	r3, [r4, #8]
 800a4ec:	3b01      	subs	r3, #1
 800a4ee:	60a3      	str	r3, [r4, #8]
 800a4f0:	6823      	ldr	r3, [r4, #0]
 800a4f2:	1c5a      	adds	r2, r3, #1
 800a4f4:	6022      	str	r2, [r4, #0]
 800a4f6:	701e      	strb	r6, [r3, #0]
 800a4f8:	6962      	ldr	r2, [r4, #20]
 800a4fa:	1c43      	adds	r3, r0, #1
 800a4fc:	429a      	cmp	r2, r3
 800a4fe:	d004      	beq.n	800a50a <__swbuf_r+0x6e>
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	07db      	lsls	r3, r3, #31
 800a504:	d5e1      	bpl.n	800a4ca <__swbuf_r+0x2e>
 800a506:	2e0a      	cmp	r6, #10
 800a508:	d1df      	bne.n	800a4ca <__swbuf_r+0x2e>
 800a50a:	4621      	mov	r1, r4
 800a50c:	4628      	mov	r0, r5
 800a50e:	f7ff fdb1 	bl	800a074 <_fflush_r>
 800a512:	2800      	cmp	r0, #0
 800a514:	d0d9      	beq.n	800a4ca <__swbuf_r+0x2e>
 800a516:	e7d6      	b.n	800a4c6 <__swbuf_r+0x2a>

0800a518 <__swsetup_r>:
 800a518:	b538      	push	{r3, r4, r5, lr}
 800a51a:	4b29      	ldr	r3, [pc, #164]	@ (800a5c0 <__swsetup_r+0xa8>)
 800a51c:	4605      	mov	r5, r0
 800a51e:	6818      	ldr	r0, [r3, #0]
 800a520:	460c      	mov	r4, r1
 800a522:	b118      	cbz	r0, 800a52c <__swsetup_r+0x14>
 800a524:	6a03      	ldr	r3, [r0, #32]
 800a526:	b90b      	cbnz	r3, 800a52c <__swsetup_r+0x14>
 800a528:	f7fd fb08 	bl	8007b3c <__sinit>
 800a52c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a530:	0719      	lsls	r1, r3, #28
 800a532:	d422      	bmi.n	800a57a <__swsetup_r+0x62>
 800a534:	06da      	lsls	r2, r3, #27
 800a536:	d407      	bmi.n	800a548 <__swsetup_r+0x30>
 800a538:	2209      	movs	r2, #9
 800a53a:	602a      	str	r2, [r5, #0]
 800a53c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a540:	81a3      	strh	r3, [r4, #12]
 800a542:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a546:	e033      	b.n	800a5b0 <__swsetup_r+0x98>
 800a548:	0758      	lsls	r0, r3, #29
 800a54a:	d512      	bpl.n	800a572 <__swsetup_r+0x5a>
 800a54c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a54e:	b141      	cbz	r1, 800a562 <__swsetup_r+0x4a>
 800a550:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a554:	4299      	cmp	r1, r3
 800a556:	d002      	beq.n	800a55e <__swsetup_r+0x46>
 800a558:	4628      	mov	r0, r5
 800a55a:	f7fe faad 	bl	8008ab8 <_free_r>
 800a55e:	2300      	movs	r3, #0
 800a560:	6363      	str	r3, [r4, #52]	@ 0x34
 800a562:	89a3      	ldrh	r3, [r4, #12]
 800a564:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a568:	81a3      	strh	r3, [r4, #12]
 800a56a:	2300      	movs	r3, #0
 800a56c:	6063      	str	r3, [r4, #4]
 800a56e:	6923      	ldr	r3, [r4, #16]
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	89a3      	ldrh	r3, [r4, #12]
 800a574:	f043 0308 	orr.w	r3, r3, #8
 800a578:	81a3      	strh	r3, [r4, #12]
 800a57a:	6923      	ldr	r3, [r4, #16]
 800a57c:	b94b      	cbnz	r3, 800a592 <__swsetup_r+0x7a>
 800a57e:	89a3      	ldrh	r3, [r4, #12]
 800a580:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a588:	d003      	beq.n	800a592 <__swsetup_r+0x7a>
 800a58a:	4621      	mov	r1, r4
 800a58c:	4628      	mov	r0, r5
 800a58e:	f000 f883 	bl	800a698 <__smakebuf_r>
 800a592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a596:	f013 0201 	ands.w	r2, r3, #1
 800a59a:	d00a      	beq.n	800a5b2 <__swsetup_r+0x9a>
 800a59c:	2200      	movs	r2, #0
 800a59e:	60a2      	str	r2, [r4, #8]
 800a5a0:	6962      	ldr	r2, [r4, #20]
 800a5a2:	4252      	negs	r2, r2
 800a5a4:	61a2      	str	r2, [r4, #24]
 800a5a6:	6922      	ldr	r2, [r4, #16]
 800a5a8:	b942      	cbnz	r2, 800a5bc <__swsetup_r+0xa4>
 800a5aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a5ae:	d1c5      	bne.n	800a53c <__swsetup_r+0x24>
 800a5b0:	bd38      	pop	{r3, r4, r5, pc}
 800a5b2:	0799      	lsls	r1, r3, #30
 800a5b4:	bf58      	it	pl
 800a5b6:	6962      	ldrpl	r2, [r4, #20]
 800a5b8:	60a2      	str	r2, [r4, #8]
 800a5ba:	e7f4      	b.n	800a5a6 <__swsetup_r+0x8e>
 800a5bc:	2000      	movs	r0, #0
 800a5be:	e7f7      	b.n	800a5b0 <__swsetup_r+0x98>
 800a5c0:	20000190 	.word	0x20000190

0800a5c4 <_raise_r>:
 800a5c4:	291f      	cmp	r1, #31
 800a5c6:	b538      	push	{r3, r4, r5, lr}
 800a5c8:	4605      	mov	r5, r0
 800a5ca:	460c      	mov	r4, r1
 800a5cc:	d904      	bls.n	800a5d8 <_raise_r+0x14>
 800a5ce:	2316      	movs	r3, #22
 800a5d0:	6003      	str	r3, [r0, #0]
 800a5d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5d6:	bd38      	pop	{r3, r4, r5, pc}
 800a5d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a5da:	b112      	cbz	r2, 800a5e2 <_raise_r+0x1e>
 800a5dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a5e0:	b94b      	cbnz	r3, 800a5f6 <_raise_r+0x32>
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f000 f830 	bl	800a648 <_getpid_r>
 800a5e8:	4622      	mov	r2, r4
 800a5ea:	4601      	mov	r1, r0
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5f2:	f000 b817 	b.w	800a624 <_kill_r>
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d00a      	beq.n	800a610 <_raise_r+0x4c>
 800a5fa:	1c59      	adds	r1, r3, #1
 800a5fc:	d103      	bne.n	800a606 <_raise_r+0x42>
 800a5fe:	2316      	movs	r3, #22
 800a600:	6003      	str	r3, [r0, #0]
 800a602:	2001      	movs	r0, #1
 800a604:	e7e7      	b.n	800a5d6 <_raise_r+0x12>
 800a606:	2100      	movs	r1, #0
 800a608:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a60c:	4620      	mov	r0, r4
 800a60e:	4798      	blx	r3
 800a610:	2000      	movs	r0, #0
 800a612:	e7e0      	b.n	800a5d6 <_raise_r+0x12>

0800a614 <raise>:
 800a614:	4b02      	ldr	r3, [pc, #8]	@ (800a620 <raise+0xc>)
 800a616:	4601      	mov	r1, r0
 800a618:	6818      	ldr	r0, [r3, #0]
 800a61a:	f7ff bfd3 	b.w	800a5c4 <_raise_r>
 800a61e:	bf00      	nop
 800a620:	20000190 	.word	0x20000190

0800a624 <_kill_r>:
 800a624:	b538      	push	{r3, r4, r5, lr}
 800a626:	4d07      	ldr	r5, [pc, #28]	@ (800a644 <_kill_r+0x20>)
 800a628:	2300      	movs	r3, #0
 800a62a:	4604      	mov	r4, r0
 800a62c:	4608      	mov	r0, r1
 800a62e:	4611      	mov	r1, r2
 800a630:	602b      	str	r3, [r5, #0]
 800a632:	f7f8 f889 	bl	8002748 <_kill>
 800a636:	1c43      	adds	r3, r0, #1
 800a638:	d102      	bne.n	800a640 <_kill_r+0x1c>
 800a63a:	682b      	ldr	r3, [r5, #0]
 800a63c:	b103      	cbz	r3, 800a640 <_kill_r+0x1c>
 800a63e:	6023      	str	r3, [r4, #0]
 800a640:	bd38      	pop	{r3, r4, r5, pc}
 800a642:	bf00      	nop
 800a644:	200004c0 	.word	0x200004c0

0800a648 <_getpid_r>:
 800a648:	f7f8 b876 	b.w	8002738 <_getpid>

0800a64c <__swhatbuf_r>:
 800a64c:	b570      	push	{r4, r5, r6, lr}
 800a64e:	460c      	mov	r4, r1
 800a650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a654:	2900      	cmp	r1, #0
 800a656:	b096      	sub	sp, #88	@ 0x58
 800a658:	4615      	mov	r5, r2
 800a65a:	461e      	mov	r6, r3
 800a65c:	da0d      	bge.n	800a67a <__swhatbuf_r+0x2e>
 800a65e:	89a3      	ldrh	r3, [r4, #12]
 800a660:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a664:	f04f 0100 	mov.w	r1, #0
 800a668:	bf14      	ite	ne
 800a66a:	2340      	movne	r3, #64	@ 0x40
 800a66c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a670:	2000      	movs	r0, #0
 800a672:	6031      	str	r1, [r6, #0]
 800a674:	602b      	str	r3, [r5, #0]
 800a676:	b016      	add	sp, #88	@ 0x58
 800a678:	bd70      	pop	{r4, r5, r6, pc}
 800a67a:	466a      	mov	r2, sp
 800a67c:	f000 f848 	bl	800a710 <_fstat_r>
 800a680:	2800      	cmp	r0, #0
 800a682:	dbec      	blt.n	800a65e <__swhatbuf_r+0x12>
 800a684:	9901      	ldr	r1, [sp, #4]
 800a686:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a68a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a68e:	4259      	negs	r1, r3
 800a690:	4159      	adcs	r1, r3
 800a692:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a696:	e7eb      	b.n	800a670 <__swhatbuf_r+0x24>

0800a698 <__smakebuf_r>:
 800a698:	898b      	ldrh	r3, [r1, #12]
 800a69a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a69c:	079d      	lsls	r5, r3, #30
 800a69e:	4606      	mov	r6, r0
 800a6a0:	460c      	mov	r4, r1
 800a6a2:	d507      	bpl.n	800a6b4 <__smakebuf_r+0x1c>
 800a6a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	6123      	str	r3, [r4, #16]
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	6163      	str	r3, [r4, #20]
 800a6b0:	b003      	add	sp, #12
 800a6b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6b4:	ab01      	add	r3, sp, #4
 800a6b6:	466a      	mov	r2, sp
 800a6b8:	f7ff ffc8 	bl	800a64c <__swhatbuf_r>
 800a6bc:	9f00      	ldr	r7, [sp, #0]
 800a6be:	4605      	mov	r5, r0
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f7fe fda6 	bl	8009214 <_malloc_r>
 800a6c8:	b948      	cbnz	r0, 800a6de <__smakebuf_r+0x46>
 800a6ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ce:	059a      	lsls	r2, r3, #22
 800a6d0:	d4ee      	bmi.n	800a6b0 <__smakebuf_r+0x18>
 800a6d2:	f023 0303 	bic.w	r3, r3, #3
 800a6d6:	f043 0302 	orr.w	r3, r3, #2
 800a6da:	81a3      	strh	r3, [r4, #12]
 800a6dc:	e7e2      	b.n	800a6a4 <__smakebuf_r+0xc>
 800a6de:	89a3      	ldrh	r3, [r4, #12]
 800a6e0:	6020      	str	r0, [r4, #0]
 800a6e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6e6:	81a3      	strh	r3, [r4, #12]
 800a6e8:	9b01      	ldr	r3, [sp, #4]
 800a6ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a6ee:	b15b      	cbz	r3, 800a708 <__smakebuf_r+0x70>
 800a6f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	f000 f81d 	bl	800a734 <_isatty_r>
 800a6fa:	b128      	cbz	r0, 800a708 <__smakebuf_r+0x70>
 800a6fc:	89a3      	ldrh	r3, [r4, #12]
 800a6fe:	f023 0303 	bic.w	r3, r3, #3
 800a702:	f043 0301 	orr.w	r3, r3, #1
 800a706:	81a3      	strh	r3, [r4, #12]
 800a708:	89a3      	ldrh	r3, [r4, #12]
 800a70a:	431d      	orrs	r5, r3
 800a70c:	81a5      	strh	r5, [r4, #12]
 800a70e:	e7cf      	b.n	800a6b0 <__smakebuf_r+0x18>

0800a710 <_fstat_r>:
 800a710:	b538      	push	{r3, r4, r5, lr}
 800a712:	4d07      	ldr	r5, [pc, #28]	@ (800a730 <_fstat_r+0x20>)
 800a714:	2300      	movs	r3, #0
 800a716:	4604      	mov	r4, r0
 800a718:	4608      	mov	r0, r1
 800a71a:	4611      	mov	r1, r2
 800a71c:	602b      	str	r3, [r5, #0]
 800a71e:	f7f8 f873 	bl	8002808 <_fstat>
 800a722:	1c43      	adds	r3, r0, #1
 800a724:	d102      	bne.n	800a72c <_fstat_r+0x1c>
 800a726:	682b      	ldr	r3, [r5, #0]
 800a728:	b103      	cbz	r3, 800a72c <_fstat_r+0x1c>
 800a72a:	6023      	str	r3, [r4, #0]
 800a72c:	bd38      	pop	{r3, r4, r5, pc}
 800a72e:	bf00      	nop
 800a730:	200004c0 	.word	0x200004c0

0800a734 <_isatty_r>:
 800a734:	b538      	push	{r3, r4, r5, lr}
 800a736:	4d06      	ldr	r5, [pc, #24]	@ (800a750 <_isatty_r+0x1c>)
 800a738:	2300      	movs	r3, #0
 800a73a:	4604      	mov	r4, r0
 800a73c:	4608      	mov	r0, r1
 800a73e:	602b      	str	r3, [r5, #0]
 800a740:	f7f8 f872 	bl	8002828 <_isatty>
 800a744:	1c43      	adds	r3, r0, #1
 800a746:	d102      	bne.n	800a74e <_isatty_r+0x1a>
 800a748:	682b      	ldr	r3, [r5, #0]
 800a74a:	b103      	cbz	r3, 800a74e <_isatty_r+0x1a>
 800a74c:	6023      	str	r3, [r4, #0]
 800a74e:	bd38      	pop	{r3, r4, r5, pc}
 800a750:	200004c0 	.word	0x200004c0

0800a754 <logf>:
 800a754:	b508      	push	{r3, lr}
 800a756:	ed2d 8b02 	vpush	{d8}
 800a75a:	eeb0 8a40 	vmov.f32	s16, s0
 800a75e:	f000 f827 	bl	800a7b0 <__ieee754_logf>
 800a762:	eeb4 8a48 	vcmp.f32	s16, s16
 800a766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a76a:	d60f      	bvs.n	800a78c <logf+0x38>
 800a76c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a774:	dc0a      	bgt.n	800a78c <logf+0x38>
 800a776:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a77a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a77e:	d108      	bne.n	800a792 <logf+0x3e>
 800a780:	f7fd faf6 	bl	8007d70 <__errno>
 800a784:	2322      	movs	r3, #34	@ 0x22
 800a786:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a7a8 <logf+0x54>
 800a78a:	6003      	str	r3, [r0, #0]
 800a78c:	ecbd 8b02 	vpop	{d8}
 800a790:	bd08      	pop	{r3, pc}
 800a792:	f7fd faed 	bl	8007d70 <__errno>
 800a796:	ecbd 8b02 	vpop	{d8}
 800a79a:	2321      	movs	r3, #33	@ 0x21
 800a79c:	6003      	str	r3, [r0, #0]
 800a79e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a7a2:	4802      	ldr	r0, [pc, #8]	@ (800a7ac <logf+0x58>)
 800a7a4:	f7fd bb28 	b.w	8007df8 <nanf>
 800a7a8:	ff800000 	.word	0xff800000
 800a7ac:	0800ad60 	.word	0x0800ad60

0800a7b0 <__ieee754_logf>:
 800a7b0:	ee10 3a10 	vmov	r3, s0
 800a7b4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800a7b8:	d106      	bne.n	800a7c8 <__ieee754_logf+0x18>
 800a7ba:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800a954 <__ieee754_logf+0x1a4>
 800a7be:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800a958 <__ieee754_logf+0x1a8>
 800a7c2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800a7c6:	4770      	bx	lr
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	da02      	bge.n	800a7d4 <__ieee754_logf+0x24>
 800a7ce:	ee30 7a40 	vsub.f32	s14, s0, s0
 800a7d2:	e7f4      	b.n	800a7be <__ieee754_logf+0xe>
 800a7d4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a7d8:	db02      	blt.n	800a7e0 <__ieee754_logf+0x30>
 800a7da:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a7de:	4770      	bx	lr
 800a7e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a7e4:	bfb8      	it	lt
 800a7e6:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800a95c <__ieee754_logf+0x1ac>
 800a7ea:	485d      	ldr	r0, [pc, #372]	@ (800a960 <__ieee754_logf+0x1b0>)
 800a7ec:	bfbe      	ittt	lt
 800a7ee:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800a7f2:	f06f 0118 	mvnlt.w	r1, #24
 800a7f6:	ee17 2a90 	vmovlt	r2, s15
 800a7fa:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800a7fe:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800a802:	4410      	add	r0, r2
 800a804:	bfa8      	it	ge
 800a806:	2100      	movge	r1, #0
 800a808:	3b7f      	subs	r3, #127	@ 0x7f
 800a80a:	440b      	add	r3, r1
 800a80c:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800a810:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800a814:	4311      	orrs	r1, r2
 800a816:	ee00 1a10 	vmov	s0, r1
 800a81a:	4952      	ldr	r1, [pc, #328]	@ (800a964 <__ieee754_logf+0x1b4>)
 800a81c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800a820:	f102 000f 	add.w	r0, r2, #15
 800a824:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a828:	4001      	ands	r1, r0
 800a82a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a82e:	bb89      	cbnz	r1, 800a894 <__ieee754_logf+0xe4>
 800a830:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a838:	d10f      	bne.n	800a85a <__ieee754_logf+0xaa>
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	f000 8087 	beq.w	800a94e <__ieee754_logf+0x19e>
 800a840:	ee07 3a90 	vmov	s15, r3
 800a844:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800a968 <__ieee754_logf+0x1b8>
 800a848:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800a96c <__ieee754_logf+0x1bc>
 800a84c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a850:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a854:	eea7 0a87 	vfma.f32	s0, s15, s14
 800a858:	4770      	bx	lr
 800a85a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800a970 <__ieee754_logf+0x1c0>
 800a85e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a862:	eee0 7a66 	vfms.f32	s15, s0, s13
 800a866:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a86a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a86e:	b913      	cbnz	r3, 800a876 <__ieee754_logf+0xc6>
 800a870:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a874:	4770      	bx	lr
 800a876:	ee07 3a90 	vmov	s15, r3
 800a87a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a968 <__ieee754_logf+0x1b8>
 800a87e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a882:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800a886:	ee37 0a40 	vsub.f32	s0, s14, s0
 800a88a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a96c <__ieee754_logf+0x1bc>
 800a88e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800a892:	4770      	bx	lr
 800a894:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800a898:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a89c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a974 <__ieee754_logf+0x1c4>
 800a8a0:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800a978 <__ieee754_logf+0x1c8>
 800a8a4:	4935      	ldr	r1, [pc, #212]	@ (800a97c <__ieee754_logf+0x1cc>)
 800a8a6:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800a8aa:	4411      	add	r1, r2
 800a8ac:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800a8b0:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800a8b4:	430a      	orrs	r2, r1
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	ee07 3a90 	vmov	s15, r3
 800a8bc:	ee26 5a06 	vmul.f32	s10, s12, s12
 800a8c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a8c4:	ee25 7a05 	vmul.f32	s14, s10, s10
 800a8c8:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800a980 <__ieee754_logf+0x1d0>
 800a8cc:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a8d0:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800a984 <__ieee754_logf+0x1d4>
 800a8d4:	eee7 5a87 	vfma.f32	s11, s15, s14
 800a8d8:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800a988 <__ieee754_logf+0x1d8>
 800a8dc:	eee7 7a24 	vfma.f32	s15, s14, s9
 800a8e0:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800a98c <__ieee754_logf+0x1dc>
 800a8e4:	eee7 4a87 	vfma.f32	s9, s15, s14
 800a8e8:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800a990 <__ieee754_logf+0x1e0>
 800a8ec:	eee4 7a87 	vfma.f32	s15, s9, s14
 800a8f0:	ee67 7a85 	vmul.f32	s15, s15, s10
 800a8f4:	eee5 7a87 	vfma.f32	s15, s11, s14
 800a8f8:	dd1a      	ble.n	800a930 <__ieee754_logf+0x180>
 800a8fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800a8fe:	ee20 7a07 	vmul.f32	s14, s0, s14
 800a902:	ee27 7a00 	vmul.f32	s14, s14, s0
 800a906:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a90a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a90e:	b913      	cbnz	r3, 800a916 <__ieee754_logf+0x166>
 800a910:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a914:	e7ac      	b.n	800a870 <__ieee754_logf+0xc0>
 800a916:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800a968 <__ieee754_logf+0x1b8>
 800a91a:	eee6 7a86 	vfma.f32	s15, s13, s12
 800a91e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a922:	ee37 0a40 	vsub.f32	s0, s14, s0
 800a926:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800a96c <__ieee754_logf+0x1bc>
 800a92a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800a92e:	4770      	bx	lr
 800a930:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a934:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a938:	b913      	cbnz	r3, 800a940 <__ieee754_logf+0x190>
 800a93a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a93e:	4770      	bx	lr
 800a940:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800a968 <__ieee754_logf+0x1b8>
 800a944:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800a948:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800a94c:	e7eb      	b.n	800a926 <__ieee754_logf+0x176>
 800a94e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800a958 <__ieee754_logf+0x1a8>
 800a952:	4770      	bx	lr
 800a954:	cc000000 	.word	0xcc000000
 800a958:	00000000 	.word	0x00000000
 800a95c:	4c000000 	.word	0x4c000000
 800a960:	004afb20 	.word	0x004afb20
 800a964:	007ffff0 	.word	0x007ffff0
 800a968:	3717f7d1 	.word	0x3717f7d1
 800a96c:	3f317180 	.word	0x3f317180
 800a970:	3eaaaaab 	.word	0x3eaaaaab
 800a974:	3e1cd04f 	.word	0x3e1cd04f
 800a978:	3e178897 	.word	0x3e178897
 800a97c:	ffcf5c30 	.word	0xffcf5c30
 800a980:	3e638e29 	.word	0x3e638e29
 800a984:	3ecccccd 	.word	0x3ecccccd
 800a988:	3e3a3325 	.word	0x3e3a3325
 800a98c:	3e924925 	.word	0x3e924925
 800a990:	3f2aaaab 	.word	0x3f2aaaab

0800a994 <_init>:
 800a994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a996:	bf00      	nop
 800a998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a99a:	bc08      	pop	{r3}
 800a99c:	469e      	mov	lr, r3
 800a99e:	4770      	bx	lr

0800a9a0 <_fini>:
 800a9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9a2:	bf00      	nop
 800a9a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9a6:	bc08      	pop	{r3}
 800a9a8:	469e      	mov	lr, r3
 800a9aa:	4770      	bx	lr
