#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23a40f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a4280 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x239d480 .functor NOT 1, L_0x23d7510, C4<0>, C4<0>, C4<0>;
L_0x23d72a0 .functor XOR 1, L_0x23d7140, L_0x23d7200, C4<0>, C4<0>;
L_0x23d7400 .functor XOR 1, L_0x23d72a0, L_0x23d7360, C4<0>, C4<0>;
v0x23d4030_0 .net *"_ivl_10", 0 0, L_0x23d7360;  1 drivers
v0x23d4130_0 .net *"_ivl_12", 0 0, L_0x23d7400;  1 drivers
v0x23d4210_0 .net *"_ivl_2", 0 0, L_0x23d6dd0;  1 drivers
v0x23d42d0_0 .net *"_ivl_4", 0 0, L_0x23d7140;  1 drivers
v0x23d43b0_0 .net *"_ivl_6", 0 0, L_0x23d7200;  1 drivers
v0x23d44e0_0 .net *"_ivl_8", 0 0, L_0x23d72a0;  1 drivers
v0x23d45c0_0 .net "a", 0 0, v0x23d1ea0_0;  1 drivers
v0x23d4660_0 .net "b", 0 0, v0x23d1f40_0;  1 drivers
v0x23d4700_0 .net "c", 0 0, v0x23d1fe0_0;  1 drivers
v0x23d47a0_0 .var "clk", 0 0;
v0x23d4840_0 .net "d", 0 0, v0x23d2150_0;  1 drivers
v0x23d48e0_0 .net "out_dut", 0 0, L_0x23d6f30;  1 drivers
v0x23d4980_0 .net "out_ref", 0 0, L_0x23d5950;  1 drivers
v0x23d4a20_0 .var/2u "stats1", 159 0;
v0x23d4ac0_0 .var/2u "strobe", 0 0;
v0x23d4b60_0 .net "tb_match", 0 0, L_0x23d7510;  1 drivers
v0x23d4c20_0 .net "tb_mismatch", 0 0, L_0x239d480;  1 drivers
v0x23d4df0_0 .net "wavedrom_enable", 0 0, v0x23d2240_0;  1 drivers
v0x23d4e90_0 .net "wavedrom_title", 511 0, v0x23d22e0_0;  1 drivers
L_0x23d6dd0 .concat [ 1 0 0 0], L_0x23d5950;
L_0x23d7140 .concat [ 1 0 0 0], L_0x23d5950;
L_0x23d7200 .concat [ 1 0 0 0], L_0x23d6f30;
L_0x23d7360 .concat [ 1 0 0 0], L_0x23d5950;
L_0x23d7510 .cmp/eeq 1, L_0x23d6dd0, L_0x23d7400;
S_0x23a4410 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23a4280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23a4b90 .functor NOT 1, v0x23d1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x23ae1f0 .functor NOT 1, v0x23d1f40_0, C4<0>, C4<0>, C4<0>;
L_0x23d50a0 .functor AND 1, L_0x23a4b90, L_0x23ae1f0, C4<1>, C4<1>;
L_0x23d5140 .functor NOT 1, v0x23d2150_0, C4<0>, C4<0>, C4<0>;
L_0x23d5270 .functor NOT 1, v0x23d1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x23d5370 .functor AND 1, L_0x23d5140, L_0x23d5270, C4<1>, C4<1>;
L_0x23d5450 .functor OR 1, L_0x23d50a0, L_0x23d5370, C4<0>, C4<0>;
L_0x23d5510 .functor AND 1, v0x23d1ea0_0, v0x23d1fe0_0, C4<1>, C4<1>;
L_0x23d55d0 .functor AND 1, L_0x23d5510, v0x23d2150_0, C4<1>, C4<1>;
L_0x23d5690 .functor OR 1, L_0x23d5450, L_0x23d55d0, C4<0>, C4<0>;
L_0x23d5800 .functor AND 1, v0x23d1f40_0, v0x23d1fe0_0, C4<1>, C4<1>;
L_0x23d5870 .functor AND 1, L_0x23d5800, v0x23d2150_0, C4<1>, C4<1>;
L_0x23d5950 .functor OR 1, L_0x23d5690, L_0x23d5870, C4<0>, C4<0>;
v0x23adba0_0 .net *"_ivl_0", 0 0, L_0x23a4b90;  1 drivers
v0x23adc40_0 .net *"_ivl_10", 0 0, L_0x23d5370;  1 drivers
v0x23d0690_0 .net *"_ivl_12", 0 0, L_0x23d5450;  1 drivers
v0x23d0750_0 .net *"_ivl_14", 0 0, L_0x23d5510;  1 drivers
v0x23d0830_0 .net *"_ivl_16", 0 0, L_0x23d55d0;  1 drivers
v0x23d0960_0 .net *"_ivl_18", 0 0, L_0x23d5690;  1 drivers
v0x23d0a40_0 .net *"_ivl_2", 0 0, L_0x23ae1f0;  1 drivers
v0x23d0b20_0 .net *"_ivl_20", 0 0, L_0x23d5800;  1 drivers
v0x23d0c00_0 .net *"_ivl_22", 0 0, L_0x23d5870;  1 drivers
v0x23d0ce0_0 .net *"_ivl_4", 0 0, L_0x23d50a0;  1 drivers
v0x23d0dc0_0 .net *"_ivl_6", 0 0, L_0x23d5140;  1 drivers
v0x23d0ea0_0 .net *"_ivl_8", 0 0, L_0x23d5270;  1 drivers
v0x23d0f80_0 .net "a", 0 0, v0x23d1ea0_0;  alias, 1 drivers
v0x23d1040_0 .net "b", 0 0, v0x23d1f40_0;  alias, 1 drivers
v0x23d1100_0 .net "c", 0 0, v0x23d1fe0_0;  alias, 1 drivers
v0x23d11c0_0 .net "d", 0 0, v0x23d2150_0;  alias, 1 drivers
v0x23d1280_0 .net "out", 0 0, L_0x23d5950;  alias, 1 drivers
S_0x23d13e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23a4280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23d1ea0_0 .var "a", 0 0;
v0x23d1f40_0 .var "b", 0 0;
v0x23d1fe0_0 .var "c", 0 0;
v0x23d20b0_0 .net "clk", 0 0, v0x23d47a0_0;  1 drivers
v0x23d2150_0 .var "d", 0 0;
v0x23d2240_0 .var "wavedrom_enable", 0 0;
v0x23d22e0_0 .var "wavedrom_title", 511 0;
S_0x23d1680 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23d13e0;
 .timescale -12 -12;
v0x23d18e0_0 .var/2s "count", 31 0;
E_0x239f040/0 .event negedge, v0x23d20b0_0;
E_0x239f040/1 .event posedge, v0x23d20b0_0;
E_0x239f040 .event/or E_0x239f040/0, E_0x239f040/1;
E_0x239f290 .event negedge, v0x23d20b0_0;
E_0x23899f0 .event posedge, v0x23d20b0_0;
S_0x23d19e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23d13e0;
 .timescale -12 -12;
v0x23d1be0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23d1cc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23d13e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23d2440 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23a4280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23d5ab0 .functor AND 1, v0x23d1ea0_0, v0x23d1f40_0, C4<1>, C4<1>;
L_0x23d5b20 .functor NOT 1, v0x23d1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x23d5bb0 .functor AND 1, L_0x23d5ab0, L_0x23d5b20, C4<1>, C4<1>;
L_0x23d5cc0 .functor NOT 1, v0x23d2150_0, C4<0>, C4<0>, C4<0>;
L_0x23d5d60 .functor AND 1, L_0x23d5bb0, L_0x23d5cc0, C4<1>, C4<1>;
L_0x23d5e70 .functor NOT 1, v0x23d1f40_0, C4<0>, C4<0>, C4<0>;
L_0x23d5f20 .functor AND 1, v0x23d1ea0_0, L_0x23d5e70, C4<1>, C4<1>;
L_0x23d5fe0 .functor AND 1, L_0x23d5f20, v0x23d1fe0_0, C4<1>, C4<1>;
L_0x23d6200 .functor AND 1, L_0x23d5fe0, v0x23d2150_0, C4<1>, C4<1>;
L_0x23d63d0 .functor OR 1, L_0x23d5d60, L_0x23d6200, C4<0>, C4<0>;
L_0x23d6540 .functor NOT 1, v0x23d1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x23d66c0 .functor AND 1, L_0x23d6540, v0x23d1f40_0, C4<1>, C4<1>;
L_0x23d68b0 .functor AND 1, L_0x23d66c0, v0x23d1fe0_0, C4<1>, C4<1>;
L_0x23d6970 .functor NOT 1, v0x23d2150_0, C4<0>, C4<0>, C4<0>;
L_0x23d6840 .functor AND 1, L_0x23d68b0, L_0x23d6970, C4<1>, C4<1>;
L_0x23d6b00 .functor OR 1, L_0x23d63d0, L_0x23d6840, C4<0>, C4<0>;
L_0x23d6ca0 .functor AND 1, v0x23d1ea0_0, v0x23d1f40_0, C4<1>, C4<1>;
L_0x23d6d10 .functor AND 1, L_0x23d6ca0, v0x23d1fe0_0, C4<1>, C4<1>;
L_0x23d6e70 .functor AND 1, L_0x23d6d10, v0x23d2150_0, C4<1>, C4<1>;
L_0x23d6f30 .functor OR 1, L_0x23d6b00, L_0x23d6e70, C4<0>, C4<0>;
v0x23d2730_0 .net *"_ivl_0", 0 0, L_0x23d5ab0;  1 drivers
v0x23d2810_0 .net *"_ivl_10", 0 0, L_0x23d5e70;  1 drivers
v0x23d28f0_0 .net *"_ivl_12", 0 0, L_0x23d5f20;  1 drivers
v0x23d29e0_0 .net *"_ivl_14", 0 0, L_0x23d5fe0;  1 drivers
v0x23d2ac0_0 .net *"_ivl_16", 0 0, L_0x23d6200;  1 drivers
v0x23d2bf0_0 .net *"_ivl_18", 0 0, L_0x23d63d0;  1 drivers
v0x23d2cd0_0 .net *"_ivl_2", 0 0, L_0x23d5b20;  1 drivers
v0x23d2db0_0 .net *"_ivl_20", 0 0, L_0x23d6540;  1 drivers
v0x23d2e90_0 .net *"_ivl_22", 0 0, L_0x23d66c0;  1 drivers
v0x23d2f70_0 .net *"_ivl_24", 0 0, L_0x23d68b0;  1 drivers
v0x23d3050_0 .net *"_ivl_26", 0 0, L_0x23d6970;  1 drivers
v0x23d3130_0 .net *"_ivl_28", 0 0, L_0x23d6840;  1 drivers
v0x23d3210_0 .net *"_ivl_30", 0 0, L_0x23d6b00;  1 drivers
v0x23d32f0_0 .net *"_ivl_32", 0 0, L_0x23d6ca0;  1 drivers
v0x23d33d0_0 .net *"_ivl_34", 0 0, L_0x23d6d10;  1 drivers
v0x23d34b0_0 .net *"_ivl_36", 0 0, L_0x23d6e70;  1 drivers
v0x23d3590_0 .net *"_ivl_4", 0 0, L_0x23d5bb0;  1 drivers
v0x23d3780_0 .net *"_ivl_6", 0 0, L_0x23d5cc0;  1 drivers
v0x23d3860_0 .net *"_ivl_8", 0 0, L_0x23d5d60;  1 drivers
v0x23d3940_0 .net "a", 0 0, v0x23d1ea0_0;  alias, 1 drivers
v0x23d39e0_0 .net "b", 0 0, v0x23d1f40_0;  alias, 1 drivers
v0x23d3ad0_0 .net "c", 0 0, v0x23d1fe0_0;  alias, 1 drivers
v0x23d3bc0_0 .net "d", 0 0, v0x23d2150_0;  alias, 1 drivers
v0x23d3cb0_0 .net "out", 0 0, L_0x23d6f30;  alias, 1 drivers
S_0x23d3e10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23a4280;
 .timescale -12 -12;
E_0x239ede0 .event anyedge, v0x23d4ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23d4ac0_0;
    %nor/r;
    %assign/vec4 v0x23d4ac0_0, 0;
    %wait E_0x239ede0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23d13e0;
T_3 ;
    %fork t_1, S_0x23d1680;
    %jmp t_0;
    .scope S_0x23d1680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23d18e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d2150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d1f40_0, 0;
    %assign/vec4 v0x23d1ea0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23899f0;
    %load/vec4 v0x23d18e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23d18e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23d2150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d1f40_0, 0;
    %assign/vec4 v0x23d1ea0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x239f290;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23d1cc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x239f040;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23d1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d1fe0_0, 0;
    %assign/vec4 v0x23d2150_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23d13e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23a4280;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d4ac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23a4280;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23d47a0_0;
    %inv;
    %store/vec4 v0x23d47a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23a4280;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23d20b0_0, v0x23d4c20_0, v0x23d45c0_0, v0x23d4660_0, v0x23d4700_0, v0x23d4840_0, v0x23d4980_0, v0x23d48e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23a4280;
T_7 ;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23a4280;
T_8 ;
    %wait E_0x239f040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d4a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d4a20_0, 4, 32;
    %load/vec4 v0x23d4b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d4a20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d4a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d4a20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23d4980_0;
    %load/vec4 v0x23d4980_0;
    %load/vec4 v0x23d48e0_0;
    %xor;
    %load/vec4 v0x23d4980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d4a20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23d4a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d4a20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter2/response4/top_module.sv";
