# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../task-2.srcs/sources_1/new/task2.sv" \
"D:/PDF/4th SEMESTER/DSD LAB/lab3/lab-3/tb/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
