5 18 101 45 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm5.2.vcd) 2 -o (fsm5.2.cdd) 2 -v (fsm5.2.v) 2 -F (main=state,next_state[1]) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm5.2.v 1 51 1
2 1 1 14 110015 2d 100c 0 0 1 1 clock
2 2 27 14 90015 44 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 14 410041 4 1008 0 0 32 48 1 0
2 4 23 14 360042 4 100c 0 3 1 18 0 1 0 0 0 0 next_state
2 5 32 14 290032 1 1004 0 0 1 1 STATE_IDLE
2 6 1a 14 210032 5 10cc 4 5 1 18 0 1 1 1 0 0
2 7 1 14 210025 2 100c 0 0 1 1 reset
2 8 19 14 210042 5 100c 6 7 1 18 0 1 1 1 0 0
2 9 1 14 18001c 0 1410 0 0 1 1 state
2 10 38 14 180042 16 e 8 9
2 11 1 16 1a001e 3 100c 0 0 1 1 valid
2 12 29 16 1a001e 3 1008 11 0 1 18 0 1 0 0 0 0
2 13 1 16 120015 3 100c 0 0 1 1 head
2 14 29 16 120015 3 1008 13 0 1 18 0 1 0 0 0 0
2 15 1 16 9000d 3 100c 0 0 1 1 state
2 16 29 16 9000d 3 1008 15 0 1 18 0 1 0 0 0 0
2 17 2b 16 90015 5 1008 14 16 1 18 0 1 0 0 0 0
2 18 2b 16 9001e b 100a 12 17 1 18 0 1 0 0 0 0
2 19 3d 17 20006 5 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 20 0 24 1c001c 4 1004 0 0 32 48 0 0
2 21 23 24 11001d 4 100c 0 20 1 18 0 1 0 0 0 0 next_state
2 22 1b 24 100010 4 100c 21 0 1 18 0 1 1 1 0 0
2 23 1 24 7000c 0 1410 0 0 1 1 msg_ip
2 24 35 24 7001d 4 e 22 23
2 25 3d 46 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 26 0 0 0 5 1008 0 0 32 48 1 0
2 27 23 0 0 5 100e 0 26 1 18 0 1 0 0 0 0 next_state
2 28 1 0 0 4 100e 0 0 1 1 state
1 clock 1 6 107000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 7 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 8 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 next_state 4 9 107000f 1 0 1 0 2 17 0 3 0 3 3 0
1 msg_ip 5 10 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 head 6 11 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 7 12 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 STATE_SEND 9 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 27 0 0 f 27 27 0
4 28 0 0 f 28 28 0
4 2 14 9 1 10 0 2
4 10 14 24 6 2 2 2
4 18 16 9 1 19 0 18
4 19 17 2 6 18 0 18
4 24 24 7 f 24 24 24
4 25 46 8 1 0 0 25
6 0 28 27 1  0 2 2 1 16 0 0  1 16 1 0  1 16 0 0  1 16 1 0   3  0 0 1  0 1 1  1 0 1
3 1 main.$u0 "main.$u0" 0 fsm5.2.v 0 22 1
2 29 32 19 5000e 1 1004 0 0 1 1 STATE_IDLE
2 30 1 18 9000d 7 100e 0 0 1 1 state
2 31 2d 19 0 5 114e 29 30 1 18 0 1 1 1 0 0
2 32 32 20 5000e 1 1008 0 0 1 1 STATE_SEND
2 33 2d 20 0 2 120e 32 30 1 18 0 1 1 1 0 0
2 34 0 20 500053 1 21008 0 0 1 16 1 0
2 35 32 20 45004e 1 1004 0 0 1 1 STATE_IDLE
2 36 31 20 450053 1 1088 34 35 2 18 0 3 2 1 0 0
2 37 26 20 440054 1 1008 36 0 2 18 0 3 2 1 0 0
2 38 0 20 3c003f 1 21004 0 0 1 16 0 0
2 39 32 20 31003a 1 1008 0 0 1 1 STATE_SEND
2 40 31 20 31003f 1 1108 38 39 2 18 0 3 1 2 0 0
2 41 26 20 300040 1 1008 40 0 2 18 0 3 1 2 0 0
2 42 1a 20 200040 1 1208 37 41 2 18 0 3 2 1 0 0
2 43 1 20 200024 1 1004 0 0 1 1 valid
2 44 19 20 200054 1 1008 42 43 2 18 0 3 2 1 0 0
2 45 1 20 12001b 0 1410 0 0 2 1 next_state
2 46 37 20 120054 1 1a 44 45
2 47 0 19 500053 1 21008 0 0 1 16 1 0
2 48 32 19 45004e 1 1004 0 0 1 1 STATE_IDLE
2 49 31 19 450053 1 1088 47 48 2 18 0 3 2 1 0 0
2 50 26 19 440054 1 1008 49 0 2 18 0 3 2 1 0 0
2 51 0 19 3c003f 1 21004 0 0 1 16 0 0
2 52 32 19 31003a 1 1008 0 0 1 1 STATE_SEND
2 53 31 19 31003f 1 1108 51 52 2 18 0 3 1 2 0 0
2 54 26 19 300040 1 1008 53 0 2 18 0 3 1 2 0 0
2 55 1a 19 1f0040 3 1208 50 54 2 18 0 3 3 3 0 0
2 56 1 19 28002b 3 100c 0 0 1 1 head
2 57 1 19 200024 3 100c 0 0 1 1 valid
2 58 8 19 20002b 3 20124c 56 57 1 18 0 1 1 1 1 0
2 59 19 19 1f0054 3 1008 55 58 2 18 0 3 3 3 0 0
2 60 1 19 12001b 0 1410 0 0 2 1 next_state
2 61 37 19 120054 3 a 59 60
4 31 19 0 11 61 33 31
4 61 19 18 0 0 0 31
4 33 20 0 0 46 0 31
4 46 20 18 0 0 0 31
3 1 main.$u1 "main.$u1" 0 fsm5.2.v 0 44 1
3 1 main.$u2 "main.$u2" 0 fsm5.2.v 0 49 1
2 62 0 47 9000c 1 21004 0 0 1 16 0 0
2 63 1 47 10005 0 1410 0 0 1 1 clock
2 64 37 47 1000c 1 16 62 63
2 65 68 48 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 66 0 48 b000b 1 1008 0 0 32 48 1 0
2 67 2c 48 9000c 59 900a 66 0 32 18 0 ffffffff 0 0 0 0
2 68 1 48 17001b 2c 101c 0 0 1 1 clock
2 69 1b 48 160016 2c 102c 68 0 1 18 0 1 1 1 0 0
2 70 1 48 e0012 0 1410 0 0 1 1 clock
2 71 37 48 e001b 2c 3e 69 70
4 64 47 1 11 65 65 64
4 65 48 1 0 0 67 64
4 67 48 9 0 71 0 64
4 71 48 14 6 67 67 64
