|Digital_Input_Baseline_Test
CLOCK_50 => RST_I_i.CLK
CLOCK_50 => \Reset_gen:cnt[0].CLK
CLOCK_50 => \Reset_gen:cnt[1].CLK
CLOCK_50 => \Reset_gen:cnt[2].CLK
CLOCK_50 => \Reset_gen:cnt[3].CLK
CLOCK_50 => \Reset_gen:cnt[4].CLK
CLOCK_50 => \Reset_gen:cnt[5].CLK
CLOCK_50 => \Reset_gen:cnt[6].CLK
CLOCK_50 => \Reset_gen:cnt[7].CLK
CLOCK_50 => One_mS_i.CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[0].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[1].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[2].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[3].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[4].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[5].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[6].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[7].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[8].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[9].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[10].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[11].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[12].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[13].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[14].CLK
CLOCK_50 => \Time_Trigger:bit_cnt_OmS[15].CLK
CLOCK_50 => LED[0]~reg0.CLK
CLOCK_50 => LED[1]~reg0.CLK
CLOCK_50 => LED[2]~reg0.CLK
CLOCK_50 => LED[3]~reg0.CLK
CLOCK_50 => LED[4]~reg0.CLK
CLOCK_50 => LED[5]~reg0.CLK
CLOCK_50 => LED[6]~reg0.CLK
CLOCK_50 => LED[7]~reg0.CLK
CLOCK_50 => spi_in_output:SPI_In_Output_1.CLK_I
CLOCK_50 => spi_input:SPI_Input_1.CLK_I
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
SW[0] => sw_input.IN0
SW[0] => sw_input.IN0
SW[0] => sw_input.IN0
SW[0] => sw_input.IN0
SW[1] => sw_input.IN1
SW[1] => sw_input.IN1
SW[1] => sw_input.IN1
SW[1] => sw_input.IN1
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[2] => LED.OUTPUTSELECT
SW[3] => ~NO_FANOUT~
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQM[0] <= DRAM_DQM[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM[1] <= DRAM_DQM[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[0] <= DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
G_SENSOR_CS_N <= G_SENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
G_SENSOR_INT => ~NO_FANOUT~
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> <UNC>
ADC_CS_N <= ADC_CS_N.DB_MAX_OUTPUT_PORT_TYPE
ADC_SADDR <= ADC_SADDR.DB_MAX_OUTPUT_PORT_TYPE
ADC_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDAT => ~NO_FANOUT~
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> <UNC>
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> <UNC>
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0_IN[0] => ~NO_FANOUT~
GPIO_0_IN[1] => ~NO_FANOUT~
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1_IN[0] => ~NO_FANOUT~
GPIO_1_IN[1] => ~NO_FANOUT~


|Digital_Input_Baseline_Test|SPI_In_Output:SPI_In_Output_1
RST_I => SPI_Drive_state.Last_Sclk.OUTPUTSELECT
RST_I => SPI_Drive_state.CS_off.OUTPUTSELECT
RST_I => SPI_Drive_state.Cycle_cnt.OUTPUTSELECT
RST_I => SPI_Drive_state.RE_1.OUTPUTSELECT
RST_I => SPI_Drive_state.FE_1.OUTPUTSELECT
RST_I => SPI_Drive_state.CS_on.OUTPUTSELECT
RST_I => SPI_Drive_state.idle.OUTPUTSELECT
RST_I => Write_Data.ACLR
RST_I => Busy~reg0.ACLR
RST_I => EnableRateGenarator.ACLR
RST_I => Data_Out_Ready~reg0.ACLR
RST_I => SPI_data_o[0].ACLR
RST_I => SPI_data_o[1].ACLR
RST_I => SPI_data_o[2].ACLR
RST_I => SPI_data_o[3].ACLR
RST_I => SPI_data_o[4].ACLR
RST_I => SPI_data_o[5].ACLR
RST_I => SPI_data_o[6].ACLR
RST_I => SPI_data_o[7].ACLR
RST_I => SPI_data_o[8].ACLR
RST_I => SPI_data_o[9].ACLR
RST_I => SPI_data_o[10].ACLR
RST_I => SPI_data_o[11].ACLR
RST_I => SPI_data_o[12].ACLR
RST_I => SPI_data_o[13].ACLR
RST_I => SPI_data_o[14].ACLR
RST_I => SPI_data_o[15].ACLR
RST_I => Mosi~en.ACLR
RST_I => ncs.PRESET
RST_I => Sclk~reg0.PRESET
RST_I => Bit_Rate_Enable.ACLR
RST_I => \SPI_Driver:Delay_Timer[0].ACLR
RST_I => \SPI_Driver:Delay_Timer[1].ACLR
RST_I => \SPI_Driver:Delay_Timer[2].ACLR
RST_I => \SPI_Driver:Delay_Timer[3].ACLR
RST_I => \SPI_Driver:Delay_Timer[4].ACLR
RST_I => \SPI_Driver:Delay_Timer[5].ACLR
RST_I => \SPI_Driver:Delay_Timer[6].ACLR
RST_I => \SPI_Driver:bit_number[0].ACLR
RST_I => \SPI_Driver:bit_number[1].ACLR
RST_I => \SPI_Driver:bit_number[2].ACLR
RST_I => \SPI_Driver:bit_number[3].ACLR
RST_I => \SPI_Driver:bit_number[4].PRESET
RST_I => \SPI_Driver:bit_cnt[0].ACLR
RST_I => \SPI_Driver:bit_cnt[1].ACLR
RST_I => \SPI_Driver:bit_cnt[2].ACLR
RST_I => \SPI_Driver:bit_cnt[3].ACLR
RST_I => \SPI_Driver:bit_cnt[4].ACLR
RST_I => \SPI_Driver:bit_cnt[5].ACLR
RST_I => \SPI_Driver:bit_cnt[6].ACLR
RST_I => \SPI_Driver:bit_cnt[7].ACLR
RST_I => \SPI_Driver:bit_cnt[8].ACLR
RST_I => \SPI_Driver:bit_cnt[9].ACLR
RST_I => SPI_data_i[0].ACLR
RST_I => SPI_data_i[1].ACLR
RST_I => SPI_data_i[2].ACLR
RST_I => SPI_data_i[3].ACLR
RST_I => SPI_data_i[4].ACLR
RST_I => SPI_data_i[5].ACLR
RST_I => SPI_data_i[6].ACLR
RST_I => SPI_data_i[7].ACLR
RST_I => SPI_data_i[8].ACLR
RST_I => SPI_data_i[9].ACLR
RST_I => SPI_data_i[10].ACLR
RST_I => SPI_data_i[11].ACLR
RST_I => SPI_data_i[12].ACLR
RST_I => SPI_data_i[13].ACLR
RST_I => SPI_data_i[14].ACLR
RST_I => SPI_data_i[15].ACLR
RST_I => nCS_Output_2~reg0.PRESET
RST_I => nCS_Output_1~reg0.PRESET
RST_I => Load_i.ENA
CLK_I => Write_Data.CLK
CLK_I => Busy~reg0.CLK
CLK_I => EnableRateGenarator.CLK
CLK_I => Data_Out_Ready~reg0.CLK
CLK_I => SPI_data_o[0].CLK
CLK_I => SPI_data_o[1].CLK
CLK_I => SPI_data_o[2].CLK
CLK_I => SPI_data_o[3].CLK
CLK_I => SPI_data_o[4].CLK
CLK_I => SPI_data_o[5].CLK
CLK_I => SPI_data_o[6].CLK
CLK_I => SPI_data_o[7].CLK
CLK_I => SPI_data_o[8].CLK
CLK_I => SPI_data_o[9].CLK
CLK_I => SPI_data_o[10].CLK
CLK_I => SPI_data_o[11].CLK
CLK_I => SPI_data_o[12].CLK
CLK_I => SPI_data_o[13].CLK
CLK_I => SPI_data_o[14].CLK
CLK_I => SPI_data_o[15].CLK
CLK_I => Mosi~reg0.CLK
CLK_I => Mosi~en.CLK
CLK_I => ncs.CLK
CLK_I => Sclk~reg0.CLK
CLK_I => Bit_Rate_Enable.CLK
CLK_I => \SPI_Driver:Delay_Timer[0].CLK
CLK_I => \SPI_Driver:Delay_Timer[1].CLK
CLK_I => \SPI_Driver:Delay_Timer[2].CLK
CLK_I => \SPI_Driver:Delay_Timer[3].CLK
CLK_I => \SPI_Driver:Delay_Timer[4].CLK
CLK_I => \SPI_Driver:Delay_Timer[5].CLK
CLK_I => \SPI_Driver:Delay_Timer[6].CLK
CLK_I => \SPI_Driver:bit_number[0].CLK
CLK_I => \SPI_Driver:bit_number[1].CLK
CLK_I => \SPI_Driver:bit_number[2].CLK
CLK_I => \SPI_Driver:bit_number[3].CLK
CLK_I => \SPI_Driver:bit_number[4].CLK
CLK_I => \SPI_Driver:bit_cnt[0].CLK
CLK_I => \SPI_Driver:bit_cnt[1].CLK
CLK_I => \SPI_Driver:bit_cnt[2].CLK
CLK_I => \SPI_Driver:bit_cnt[3].CLK
CLK_I => \SPI_Driver:bit_cnt[4].CLK
CLK_I => \SPI_Driver:bit_cnt[5].CLK
CLK_I => \SPI_Driver:bit_cnt[6].CLK
CLK_I => \SPI_Driver:bit_cnt[7].CLK
CLK_I => \SPI_Driver:bit_cnt[8].CLK
CLK_I => \SPI_Driver:bit_cnt[9].CLK
CLK_I => Load_i.CLK
CLK_I => SPI_data_i[0].CLK
CLK_I => SPI_data_i[1].CLK
CLK_I => SPI_data_i[2].CLK
CLK_I => SPI_data_i[3].CLK
CLK_I => SPI_data_i[4].CLK
CLK_I => SPI_data_i[5].CLK
CLK_I => SPI_data_i[6].CLK
CLK_I => SPI_data_i[7].CLK
CLK_I => SPI_data_i[8].CLK
CLK_I => SPI_data_i[9].CLK
CLK_I => SPI_data_i[10].CLK
CLK_I => SPI_data_i[11].CLK
CLK_I => SPI_data_i[12].CLK
CLK_I => SPI_data_i[13].CLK
CLK_I => SPI_data_i[14].CLK
CLK_I => SPI_data_i[15].CLK
CLK_I => nCS_Output_2~reg0.CLK
CLK_I => nCS_Output_1~reg0.CLK
CLK_I => SPI_Drive_state~8.DATAIN
nCS_Output_1 <= nCS_Output_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
nCS_Output_2 <= nCS_Output_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sclk <= Sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mosi <= Mosi.DB_MAX_OUTPUT_PORT_TYPE
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Miso => SPI_data_o.DATAB
Card_Select => nCS_Output_2.OUTPUTSELECT
Card_Select => nCS_Output_1~reg0.ENA
Card_Select => nCS_Output_2~reg0.ENA
Data_In_Ready => SPI_data_i[15].ENA
Data_In_Ready => SPI_data_i[14].ENA
Data_In_Ready => SPI_data_i[13].ENA
Data_In_Ready => SPI_data_i[12].ENA
Data_In_Ready => SPI_data_i[11].ENA
Data_In_Ready => SPI_data_i[10].ENA
Data_In_Ready => SPI_data_i[9].ENA
Data_In_Ready => SPI_data_i[8].ENA
Data_In_Ready => SPI_data_i[7].ENA
Data_In_Ready => SPI_data_i[6].ENA
Data_In_Ready => SPI_data_i[5].ENA
Data_In_Ready => SPI_data_i[4].ENA
Data_In_Ready => SPI_data_i[3].ENA
Data_In_Ready => SPI_data_i[2].ENA
Data_In_Ready => SPI_data_i[1].ENA
Data_In_Ready => SPI_data_i[0].ENA
Data_In_Ready => Load_i.DATAIN
SPI_Outport[0] => SPI_data_i[0].DATAIN
SPI_Outport[1] => SPI_data_i[1].DATAIN
SPI_Outport[2] => SPI_data_i[2].DATAIN
SPI_Outport[3] => SPI_data_i[3].DATAIN
SPI_Outport[4] => SPI_data_i[4].DATAIN
SPI_Outport[5] => SPI_data_i[5].DATAIN
SPI_Outport[6] => SPI_data_i[6].DATAIN
SPI_Outport[7] => SPI_data_i[7].DATAIN
SPI_Outport[8] => SPI_data_i[8].DATAIN
SPI_Outport[9] => SPI_data_i[9].DATAIN
SPI_Outport[10] => SPI_data_i[10].DATAIN
SPI_Outport[11] => SPI_data_i[11].DATAIN
SPI_Outport[12] => SPI_data_i[12].DATAIN
SPI_Outport[13] => SPI_data_i[13].DATAIN
SPI_Outport[14] => SPI_data_i[14].DATAIN
SPI_Outport[15] => SPI_data_i[15].DATAIN
Data_Out_Ready <= Data_Out_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[0] <= SPI_data_o[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[1] <= SPI_data_o[1].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[2] <= SPI_data_o[2].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[3] <= SPI_data_o[3].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[4] <= SPI_data_o[4].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[5] <= SPI_data_o[5].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[6] <= SPI_data_o[6].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[7] <= SPI_data_o[7].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[8] <= SPI_data_o[8].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[9] <= SPI_data_o[9].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[10] <= SPI_data_o[10].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[11] <= SPI_data_o[11].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[12] <= SPI_data_o[12].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[13] <= SPI_data_o[13].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[14] <= SPI_data_o[14].DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport[15] <= SPI_data_o[15].DB_MAX_OUTPUT_PORT_TYPE
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Digital_Input_Baseline_Test|SPI_Input:SPI_Input_1
RST_I => Card_Select_i.ACLR
RST_I => Input_Ready~reg0.ACLR
RST_I => SPI_Inport_8[0]~reg0.ACLR
RST_I => SPI_Inport_8[1]~reg0.ACLR
RST_I => SPI_Inport_8[2]~reg0.ACLR
RST_I => SPI_Inport_8[3]~reg0.ACLR
RST_I => SPI_Inport_8[4]~reg0.ACLR
RST_I => SPI_Inport_8[5]~reg0.ACLR
RST_I => SPI_Inport_8[6]~reg0.ACLR
RST_I => SPI_Inport_8[7]~reg0.ACLR
RST_I => SPI_Inport_7[0]~reg0.ACLR
RST_I => SPI_Inport_7[1]~reg0.ACLR
RST_I => SPI_Inport_7[2]~reg0.ACLR
RST_I => SPI_Inport_7[3]~reg0.ACLR
RST_I => SPI_Inport_7[4]~reg0.ACLR
RST_I => SPI_Inport_7[5]~reg0.ACLR
RST_I => SPI_Inport_7[6]~reg0.ACLR
RST_I => SPI_Inport_7[7]~reg0.ACLR
RST_I => SPI_Inport_6[0]~reg0.ACLR
RST_I => SPI_Inport_6[1]~reg0.ACLR
RST_I => SPI_Inport_6[2]~reg0.ACLR
RST_I => SPI_Inport_6[3]~reg0.ACLR
RST_I => SPI_Inport_6[4]~reg0.ACLR
RST_I => SPI_Inport_6[5]~reg0.ACLR
RST_I => SPI_Inport_6[6]~reg0.ACLR
RST_I => SPI_Inport_6[7]~reg0.ACLR
RST_I => SPI_Inport_5[0]~reg0.ACLR
RST_I => SPI_Inport_5[1]~reg0.ACLR
RST_I => SPI_Inport_5[2]~reg0.ACLR
RST_I => SPI_Inport_5[3]~reg0.ACLR
RST_I => SPI_Inport_5[4]~reg0.ACLR
RST_I => SPI_Inport_5[5]~reg0.ACLR
RST_I => SPI_Inport_5[6]~reg0.ACLR
RST_I => SPI_Inport_5[7]~reg0.ACLR
RST_I => SPI_Inport_4[0]~reg0.ACLR
RST_I => SPI_Inport_4[1]~reg0.ACLR
RST_I => SPI_Inport_4[2]~reg0.ACLR
RST_I => SPI_Inport_4[3]~reg0.ACLR
RST_I => SPI_Inport_4[4]~reg0.ACLR
RST_I => SPI_Inport_4[5]~reg0.ACLR
RST_I => SPI_Inport_4[6]~reg0.ACLR
RST_I => SPI_Inport_4[7]~reg0.ACLR
RST_I => SPI_Inport_3[0]~reg0.ACLR
RST_I => SPI_Inport_3[1]~reg0.ACLR
RST_I => SPI_Inport_3[2]~reg0.ACLR
RST_I => SPI_Inport_3[3]~reg0.ACLR
RST_I => SPI_Inport_3[4]~reg0.ACLR
RST_I => SPI_Inport_3[5]~reg0.ACLR
RST_I => SPI_Inport_3[6]~reg0.ACLR
RST_I => SPI_Inport_3[7]~reg0.ACLR
RST_I => SPI_Inport_2[0]~reg0.ACLR
RST_I => SPI_Inport_2[1]~reg0.ACLR
RST_I => SPI_Inport_2[2]~reg0.ACLR
RST_I => SPI_Inport_2[3]~reg0.ACLR
RST_I => SPI_Inport_2[4]~reg0.ACLR
RST_I => SPI_Inport_2[5]~reg0.ACLR
RST_I => SPI_Inport_2[6]~reg0.ACLR
RST_I => SPI_Inport_2[7]~reg0.ACLR
RST_I => SPI_Inport_1[0]~reg0.ACLR
RST_I => SPI_Inport_1[1]~reg0.ACLR
RST_I => SPI_Inport_1[2]~reg0.ACLR
RST_I => SPI_Inport_1[3]~reg0.ACLR
RST_I => SPI_Inport_1[4]~reg0.ACLR
RST_I => SPI_Inport_1[5]~reg0.ACLR
RST_I => SPI_Inport_1[6]~reg0.ACLR
RST_I => SPI_Inport_1[7]~reg0.ACLR
RST_I => Trigger.ACLR
RST_I => SPI_data_i[0].ACLR
RST_I => SPI_data_i[1].ACLR
RST_I => SPI_data_i[2].ACLR
RST_I => SPI_data_i[3].ACLR
RST_I => SPI_data_i[4].ACLR
RST_I => SPI_data_i[5].ACLR
RST_I => SPI_data_i[6].ACLR
RST_I => SPI_data_i[7].ACLR
RST_I => SPI_data_i[8].ACLR
RST_I => SPI_data_i[9].ACLR
RST_I => SPI_data_i[10].ACLR
RST_I => SPI_data_i[11].ACLR
RST_I => SPI_data_i[12].ACLR
RST_I => SPI_data_i[13].ACLR
RST_I => SPI_data_i[14].ACLR
RST_I => SPI_data_i[15].ACLR
RST_I => Input_Data_ready_i.ACLR
RST_I => Lock.ACLR
RST_I => \SPI_Initialization:Delay_cnt[0].ACLR
RST_I => \SPI_Initialization:Delay_cnt[1].ACLR
RST_I => \SPI_Initialization:Delay_cnt[2].ACLR
RST_I => \SPI_Initialization:Delay_cnt[3].ACLR
RST_I => \SPI_Initialization:Delay_cnt[4].ACLR
RST_I => \SPI_Initialization:Delay_cnt[5].ACLR
RST_I => \SPI_Initialization:Delay_cnt[6].ACLR
RST_I => \SPI_Initialization:Delay_cnt[7].ACLR
RST_I => \SPI_Initialization:Delay_cnt[8].ACLR
RST_I => \SPI_Initialization:Delay_cnt[9].ACLR
RST_I => \SPI_Initialization:wait_cnt[0].ACLR
RST_I => \SPI_Initialization:wait_cnt[1].ACLR
RST_I => \SPI_Initialization:wait_cnt[2].ACLR
RST_I => \SPI_Initialization:wait_cnt[3].ACLR
RST_I => \SPI_Initialization:wait_cnt[4].ACLR
RST_I => \SPI_Initialization:wait_cnt[5].ACLR
RST_I => \SPI_Initialization:wait_cnt[6].ACLR
RST_I => \SPI_Initialization:int_cnt[0].ACLR
RST_I => \SPI_Initialization:int_cnt[1].ACLR
RST_I => \SPI_Initialization:int_cnt[2].ACLR
RST_I => \SPI_Initialization:int_cnt[3].ACLR
RST_I => \SPI_Initialization:int_cnt[4].ACLR
RST_I => \SPI_Initialization:int_cnt[5].ACLR
RST_I => \SPI_Initialization:int_cnt[6].ACLR
RST_I => \SPI_Initialization:bit_cnt[0].ACLR
RST_I => \SPI_Initialization:bit_cnt[1].ACLR
RST_I => \SPI_Initialization:bit_cnt[2].ACLR
RST_I => \SPI_Initialization:bit_cnt[3].ACLR
RST_I => \SPI_Initialization:bit_cnt[4].ACLR
RST_I => \SPI_Initialization:bit_cnt[5].ACLR
RST_I => \SPI_Initialization:bit_cnt[6].ACLR
RST_I => \SPI_Initialization:bit_cnt[7].ACLR
RST_I => \SPI_Initialization:bit_cnt[8].ACLR
RST_I => \SPI_Initialization:bit_cnt[9].ACLR
RST_I => \SPI_Initialization:bit_cnt[10].ACLR
CLK_I => Card_Select_i.CLK
CLK_I => Input_Ready~reg0.CLK
CLK_I => SPI_Inport_8[0]~reg0.CLK
CLK_I => SPI_Inport_8[1]~reg0.CLK
CLK_I => SPI_Inport_8[2]~reg0.CLK
CLK_I => SPI_Inport_8[3]~reg0.CLK
CLK_I => SPI_Inport_8[4]~reg0.CLK
CLK_I => SPI_Inport_8[5]~reg0.CLK
CLK_I => SPI_Inport_8[6]~reg0.CLK
CLK_I => SPI_Inport_8[7]~reg0.CLK
CLK_I => SPI_Inport_7[0]~reg0.CLK
CLK_I => SPI_Inport_7[1]~reg0.CLK
CLK_I => SPI_Inport_7[2]~reg0.CLK
CLK_I => SPI_Inport_7[3]~reg0.CLK
CLK_I => SPI_Inport_7[4]~reg0.CLK
CLK_I => SPI_Inport_7[5]~reg0.CLK
CLK_I => SPI_Inport_7[6]~reg0.CLK
CLK_I => SPI_Inport_7[7]~reg0.CLK
CLK_I => SPI_Inport_6[0]~reg0.CLK
CLK_I => SPI_Inport_6[1]~reg0.CLK
CLK_I => SPI_Inport_6[2]~reg0.CLK
CLK_I => SPI_Inport_6[3]~reg0.CLK
CLK_I => SPI_Inport_6[4]~reg0.CLK
CLK_I => SPI_Inport_6[5]~reg0.CLK
CLK_I => SPI_Inport_6[6]~reg0.CLK
CLK_I => SPI_Inport_6[7]~reg0.CLK
CLK_I => SPI_Inport_5[0]~reg0.CLK
CLK_I => SPI_Inport_5[1]~reg0.CLK
CLK_I => SPI_Inport_5[2]~reg0.CLK
CLK_I => SPI_Inport_5[3]~reg0.CLK
CLK_I => SPI_Inport_5[4]~reg0.CLK
CLK_I => SPI_Inport_5[5]~reg0.CLK
CLK_I => SPI_Inport_5[6]~reg0.CLK
CLK_I => SPI_Inport_5[7]~reg0.CLK
CLK_I => SPI_Inport_4[0]~reg0.CLK
CLK_I => SPI_Inport_4[1]~reg0.CLK
CLK_I => SPI_Inport_4[2]~reg0.CLK
CLK_I => SPI_Inport_4[3]~reg0.CLK
CLK_I => SPI_Inport_4[4]~reg0.CLK
CLK_I => SPI_Inport_4[5]~reg0.CLK
CLK_I => SPI_Inport_4[6]~reg0.CLK
CLK_I => SPI_Inport_4[7]~reg0.CLK
CLK_I => SPI_Inport_3[0]~reg0.CLK
CLK_I => SPI_Inport_3[1]~reg0.CLK
CLK_I => SPI_Inport_3[2]~reg0.CLK
CLK_I => SPI_Inport_3[3]~reg0.CLK
CLK_I => SPI_Inport_3[4]~reg0.CLK
CLK_I => SPI_Inport_3[5]~reg0.CLK
CLK_I => SPI_Inport_3[6]~reg0.CLK
CLK_I => SPI_Inport_3[7]~reg0.CLK
CLK_I => SPI_Inport_2[0]~reg0.CLK
CLK_I => SPI_Inport_2[1]~reg0.CLK
CLK_I => SPI_Inport_2[2]~reg0.CLK
CLK_I => SPI_Inport_2[3]~reg0.CLK
CLK_I => SPI_Inport_2[4]~reg0.CLK
CLK_I => SPI_Inport_2[5]~reg0.CLK
CLK_I => SPI_Inport_2[6]~reg0.CLK
CLK_I => SPI_Inport_2[7]~reg0.CLK
CLK_I => SPI_Inport_1[0]~reg0.CLK
CLK_I => SPI_Inport_1[1]~reg0.CLK
CLK_I => SPI_Inport_1[2]~reg0.CLK
CLK_I => SPI_Inport_1[3]~reg0.CLK
CLK_I => SPI_Inport_1[4]~reg0.CLK
CLK_I => SPI_Inport_1[5]~reg0.CLK
CLK_I => SPI_Inport_1[6]~reg0.CLK
CLK_I => SPI_Inport_1[7]~reg0.CLK
CLK_I => Trigger.CLK
CLK_I => SPI_data_i[0].CLK
CLK_I => SPI_data_i[1].CLK
CLK_I => SPI_data_i[2].CLK
CLK_I => SPI_data_i[3].CLK
CLK_I => SPI_data_i[4].CLK
CLK_I => SPI_data_i[5].CLK
CLK_I => SPI_data_i[6].CLK
CLK_I => SPI_data_i[7].CLK
CLK_I => SPI_data_i[8].CLK
CLK_I => SPI_data_i[9].CLK
CLK_I => SPI_data_i[10].CLK
CLK_I => SPI_data_i[11].CLK
CLK_I => SPI_data_i[12].CLK
CLK_I => SPI_data_i[13].CLK
CLK_I => SPI_data_i[14].CLK
CLK_I => SPI_data_i[15].CLK
CLK_I => Input_Data_ready_i.CLK
CLK_I => Lock.CLK
CLK_I => \SPI_Initialization:Delay_cnt[0].CLK
CLK_I => \SPI_Initialization:Delay_cnt[1].CLK
CLK_I => \SPI_Initialization:Delay_cnt[2].CLK
CLK_I => \SPI_Initialization:Delay_cnt[3].CLK
CLK_I => \SPI_Initialization:Delay_cnt[4].CLK
CLK_I => \SPI_Initialization:Delay_cnt[5].CLK
CLK_I => \SPI_Initialization:Delay_cnt[6].CLK
CLK_I => \SPI_Initialization:Delay_cnt[7].CLK
CLK_I => \SPI_Initialization:Delay_cnt[8].CLK
CLK_I => \SPI_Initialization:Delay_cnt[9].CLK
CLK_I => \SPI_Initialization:wait_cnt[0].CLK
CLK_I => \SPI_Initialization:wait_cnt[1].CLK
CLK_I => \SPI_Initialization:wait_cnt[2].CLK
CLK_I => \SPI_Initialization:wait_cnt[3].CLK
CLK_I => \SPI_Initialization:wait_cnt[4].CLK
CLK_I => \SPI_Initialization:wait_cnt[5].CLK
CLK_I => \SPI_Initialization:wait_cnt[6].CLK
CLK_I => \SPI_Initialization:int_cnt[0].CLK
CLK_I => \SPI_Initialization:int_cnt[1].CLK
CLK_I => \SPI_Initialization:int_cnt[2].CLK
CLK_I => \SPI_Initialization:int_cnt[3].CLK
CLK_I => \SPI_Initialization:int_cnt[4].CLK
CLK_I => \SPI_Initialization:int_cnt[5].CLK
CLK_I => \SPI_Initialization:int_cnt[6].CLK
CLK_I => \SPI_Initialization:bit_cnt[0].CLK
CLK_I => \SPI_Initialization:bit_cnt[1].CLK
CLK_I => \SPI_Initialization:bit_cnt[2].CLK
CLK_I => \SPI_Initialization:bit_cnt[3].CLK
CLK_I => \SPI_Initialization:bit_cnt[4].CLK
CLK_I => \SPI_Initialization:bit_cnt[5].CLK
CLK_I => \SPI_Initialization:bit_cnt[6].CLK
CLK_I => \SPI_Initialization:bit_cnt[7].CLK
CLK_I => \SPI_Initialization:bit_cnt[8].CLK
CLK_I => \SPI_Initialization:bit_cnt[9].CLK
CLK_I => \SPI_Initialization:bit_cnt[10].CLK
Int_1 => ~NO_FANOUT~
Int_2 => ~NO_FANOUT~
SPI_Inport_1[0] <= SPI_Inport_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[1] <= SPI_Inport_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[2] <= SPI_Inport_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[3] <= SPI_Inport_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[4] <= SPI_Inport_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[5] <= SPI_Inport_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[6] <= SPI_Inport_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_1[7] <= SPI_Inport_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[0] <= SPI_Inport_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[1] <= SPI_Inport_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[2] <= SPI_Inport_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[3] <= SPI_Inport_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[4] <= SPI_Inport_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[5] <= SPI_Inport_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[6] <= SPI_Inport_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_2[7] <= SPI_Inport_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[0] <= SPI_Inport_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[1] <= SPI_Inport_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[2] <= SPI_Inport_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[3] <= SPI_Inport_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[4] <= SPI_Inport_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[5] <= SPI_Inport_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[6] <= SPI_Inport_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_3[7] <= SPI_Inport_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[0] <= SPI_Inport_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[1] <= SPI_Inport_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[2] <= SPI_Inport_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[3] <= SPI_Inport_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[4] <= SPI_Inport_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[5] <= SPI_Inport_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[6] <= SPI_Inport_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_4[7] <= SPI_Inport_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[0] <= SPI_Inport_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[1] <= SPI_Inport_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[2] <= SPI_Inport_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[3] <= SPI_Inport_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[4] <= SPI_Inport_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[5] <= SPI_Inport_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[6] <= SPI_Inport_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_5[7] <= SPI_Inport_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[0] <= SPI_Inport_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[1] <= SPI_Inport_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[2] <= SPI_Inport_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[3] <= SPI_Inport_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[4] <= SPI_Inport_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[5] <= SPI_Inport_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[6] <= SPI_Inport_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_6[7] <= SPI_Inport_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[0] <= SPI_Inport_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[1] <= SPI_Inport_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[2] <= SPI_Inport_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[3] <= SPI_Inport_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[4] <= SPI_Inport_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[5] <= SPI_Inport_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[6] <= SPI_Inport_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_7[7] <= SPI_Inport_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[0] <= SPI_Inport_8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[1] <= SPI_Inport_8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[2] <= SPI_Inport_8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[3] <= SPI_Inport_8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[4] <= SPI_Inport_8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[5] <= SPI_Inport_8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[6] <= SPI_Inport_8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Inport_8[7] <= SPI_Inport_8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Input_Ready <= Input_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[0] <= SPI_data_i[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[1] <= SPI_data_i[1].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[2] <= SPI_data_i[2].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[3] <= SPI_data_i[3].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[4] <= SPI_data_i[4].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[5] <= SPI_data_i[5].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[6] <= SPI_data_i[6].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[7] <= SPI_data_i[7].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[8] <= SPI_data_i[8].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[9] <= SPI_data_i[9].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[10] <= SPI_data_i[10].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[11] <= SPI_data_i[11].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[12] <= SPI_data_i[12].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[13] <= SPI_data_i[13].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[14] <= SPI_data_i[14].DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_out[15] <= SPI_data_i[15].DB_MAX_OUTPUT_PORT_TYPE
Input_Data_ready <= Input_Data_ready_i.DB_MAX_OUTPUT_PORT_TYPE
Input_Card_Select <= Card_Select_i.DB_MAX_OUTPUT_PORT_TYPE
SPI_Data_in[0] => SPI_Inport_1.DATAB
SPI_Data_in[0] => SPI_Inport_2.DATAB
SPI_Data_in[0] => SPI_Inport_3.DATAB
SPI_Data_in[0] => SPI_Inport_4.DATAB
SPI_Data_in[0] => SPI_Inport_5.DATAB
SPI_Data_in[0] => SPI_Inport_6.DATAB
SPI_Data_in[0] => SPI_Inport_7.DATAB
SPI_Data_in[0] => SPI_Inport_8.DATAB
SPI_Data_in[1] => SPI_Inport_1.DATAB
SPI_Data_in[1] => SPI_Inport_2.DATAB
SPI_Data_in[1] => SPI_Inport_3.DATAB
SPI_Data_in[1] => SPI_Inport_4.DATAB
SPI_Data_in[1] => SPI_Inport_5.DATAB
SPI_Data_in[1] => SPI_Inport_6.DATAB
SPI_Data_in[1] => SPI_Inport_7.DATAB
SPI_Data_in[1] => SPI_Inport_8.DATAB
SPI_Data_in[2] => SPI_Inport_1.DATAB
SPI_Data_in[2] => SPI_Inport_2.DATAB
SPI_Data_in[2] => SPI_Inport_3.DATAB
SPI_Data_in[2] => SPI_Inport_4.DATAB
SPI_Data_in[2] => SPI_Inport_5.DATAB
SPI_Data_in[2] => SPI_Inport_6.DATAB
SPI_Data_in[2] => SPI_Inport_7.DATAB
SPI_Data_in[2] => SPI_Inport_8.DATAB
SPI_Data_in[3] => SPI_Inport_1.DATAB
SPI_Data_in[3] => SPI_Inport_2.DATAB
SPI_Data_in[3] => SPI_Inport_3.DATAB
SPI_Data_in[3] => SPI_Inport_4.DATAB
SPI_Data_in[3] => SPI_Inport_5.DATAB
SPI_Data_in[3] => SPI_Inport_6.DATAB
SPI_Data_in[3] => SPI_Inport_7.DATAB
SPI_Data_in[3] => SPI_Inport_8.DATAB
SPI_Data_in[4] => SPI_Inport_1.DATAB
SPI_Data_in[4] => SPI_Inport_2.DATAB
SPI_Data_in[4] => SPI_Inport_3.DATAB
SPI_Data_in[4] => SPI_Inport_4.DATAB
SPI_Data_in[4] => SPI_Inport_5.DATAB
SPI_Data_in[4] => SPI_Inport_6.DATAB
SPI_Data_in[4] => SPI_Inport_7.DATAB
SPI_Data_in[4] => SPI_Inport_8.DATAB
SPI_Data_in[5] => SPI_Inport_1.DATAB
SPI_Data_in[5] => SPI_Inport_2.DATAB
SPI_Data_in[5] => SPI_Inport_3.DATAB
SPI_Data_in[5] => SPI_Inport_4.DATAB
SPI_Data_in[5] => SPI_Inport_5.DATAB
SPI_Data_in[5] => SPI_Inport_6.DATAB
SPI_Data_in[5] => SPI_Inport_7.DATAB
SPI_Data_in[5] => SPI_Inport_8.DATAB
SPI_Data_in[6] => SPI_Inport_1.DATAB
SPI_Data_in[6] => SPI_Inport_2.DATAB
SPI_Data_in[6] => SPI_Inport_3.DATAB
SPI_Data_in[6] => SPI_Inport_4.DATAB
SPI_Data_in[6] => SPI_Inport_5.DATAB
SPI_Data_in[6] => SPI_Inport_6.DATAB
SPI_Data_in[6] => SPI_Inport_7.DATAB
SPI_Data_in[6] => SPI_Inport_8.DATAB
SPI_Data_in[7] => SPI_Inport_1.DATAB
SPI_Data_in[7] => SPI_Inport_2.DATAB
SPI_Data_in[7] => SPI_Inport_3.DATAB
SPI_Data_in[7] => SPI_Inport_4.DATAB
SPI_Data_in[7] => SPI_Inport_5.DATAB
SPI_Data_in[7] => SPI_Inport_6.DATAB
SPI_Data_in[7] => SPI_Inport_7.DATAB
SPI_Data_in[7] => SPI_Inport_8.DATAB
SPI_Data_in[8] => ~NO_FANOUT~
SPI_Data_in[9] => ~NO_FANOUT~
SPI_Data_in[10] => ~NO_FANOUT~
SPI_Data_in[11] => ~NO_FANOUT~
SPI_Data_in[12] => ~NO_FANOUT~
SPI_Data_in[13] => ~NO_FANOUT~
SPI_Data_in[14] => ~NO_FANOUT~
SPI_Data_in[15] => ~NO_FANOUT~
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
busy => SPI_Initialization.IN1
Sample_Rate[0] => Equal0.IN21
Sample_Rate[1] => Equal0.IN20
Sample_Rate[2] => Equal0.IN19
Sample_Rate[3] => Equal0.IN18
Sample_Rate[4] => Equal0.IN17
Sample_Rate[5] => Equal0.IN16
Sample_Rate[6] => Equal0.IN15
Sample_Rate[7] => Equal0.IN14
Sample_Rate[8] => Equal0.IN13
Sample_Rate[9] => Equal0.IN12
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT
One_mS_pulse => bit_cnt.OUTPUTSELECT


