// Seed: 2978034216
module module_0 (
    id_1
);
  inout tri0 id_1;
  always @(1 or id_1) $clog2(73);
  ;
  assign id_1 = -1;
  supply1 id_2 = id_2;
  assign id_2 = -1;
  generate
    if (1) begin : LABEL_0
      wire id_3;
      ;
    end else begin : LABEL_1
      assign id_1 = -1;
    end
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    output uwire id_8
);
  logic id_10 = -1'b0;
  module_0 modCall_1 (id_10);
endmodule
