<BaliSimProject version="1.3" path="." stage="0" language="-1" name="AP1220_controller_top_tb_rtl" simType="Active-HDL">
    <Source worklib="work" path="../firmware/shift_reg_16_bit.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="../firmware/AP1220_controller_top.vhd" type="VHDL" include="none"/>
    <Source worklib="" path="AP1220_controller_top_tb_rtl/src/TestBench/ap1220_controller_top_TB.vhd" type="none" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="TESTBENCH_FOR_ap1220_controller_top"/>
</BaliSimProject>
