Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb  6 16:36:12 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                 4725        1.287        0.000                       0                  5283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.266        0.000                      0                 4725        1.287        0.000                       0                  4982  
clk_wrapper                                                                             498.562        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.078ns (39.044%)  route 1.683ns (60.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.676 - 3.125 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 1.014ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.926ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.937     3.078    muon_sorter_1/clk_c
    SLICE_X100Y514       FDRE                                         r  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y514       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.175 f  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/Q
                         net (fo=4, routed)           0.144     3.319    muon_sorter_1/un4850_pt_compare_o
    SLICE_X100Y513       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     3.496 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_126_RNIFMUG1/O
                         net (fo=1, routed)           0.239     3.735    muon_sorter_1/max_pt_10_1[15]
    SLICE_X98Y516        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     3.851 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNICIKU1/O
                         net (fo=13, routed)          0.312     4.163    muon_sorter_1/N_428_0
    SLICE_X100Y517       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     4.332 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNIH0CU3_lut6_2_o5/O
                         net (fo=1, routed)           0.196     4.528    muon_sorter_1/N_2160
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.592 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1056_RNI9JUU7/O
                         net (fo=1, routed)           0.057     4.649    muon_sorter_1/max_pt_10_2[11]
    SLICE_X100Y517       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     4.764 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1328_RNINSNTF/O
                         net (fo=1, routed)           0.071     4.835    muon_sorter_1/max_pt_10_2_1[11]
    SLICE_X100Y517       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.012 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1117_RNI9NVUK1/O
                         net (fo=16, routed)          0.448     5.460    muon_sorter_1/max_pt_1[11]
    SLICE_X103Y526       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.560 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIB9JS94[12]/O
                         net (fo=1, routed)           0.157     5.717    muon_sorter_1/roi_2[6]
    SLICE_X103Y523       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.780 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIAVLQIO_0[5]/O
                         net (fo=1, routed)           0.059     5.839    shift_reg_tap_o/roi_ret_RNIAVLQIO_0_0
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.721     5.676    shift_reg_tap_o/clk_c
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/C
                         clock pessimism              0.438     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X103Y523       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.106    shift_reg_tap_o/sr_p.sr_1[30]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.078ns (39.044%)  route 1.683ns (60.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.676 - 3.125 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 1.014ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.926ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.937     3.078    muon_sorter_1/clk_c
    SLICE_X100Y514       FDRE                                         r  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y514       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.175 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/Q
                         net (fo=4, routed)           0.144     3.319    muon_sorter_1/un4850_pt_compare_o
    SLICE_X100Y513       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     3.496 f  muon_sorter_1/sr_p.sr_1_0.pt_ret_126_RNIFMUG1/O
                         net (fo=1, routed)           0.239     3.735    muon_sorter_1/max_pt_10_1[15]
    SLICE_X98Y516        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     3.851 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNICIKU1/O
                         net (fo=13, routed)          0.312     4.163    muon_sorter_1/N_428_0
    SLICE_X100Y517       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     4.332 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNIH0CU3_lut6_2_o5/O
                         net (fo=1, routed)           0.196     4.528    muon_sorter_1/N_2160
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.592 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1056_RNI9JUU7/O
                         net (fo=1, routed)           0.057     4.649    muon_sorter_1/max_pt_10_2[11]
    SLICE_X100Y517       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     4.764 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1328_RNINSNTF/O
                         net (fo=1, routed)           0.071     4.835    muon_sorter_1/max_pt_10_2_1[11]
    SLICE_X100Y517       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.012 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1117_RNI9NVUK1/O
                         net (fo=16, routed)          0.448     5.460    muon_sorter_1/max_pt_1[11]
    SLICE_X103Y526       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.560 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIB9JS94[12]/O
                         net (fo=1, routed)           0.157     5.717    muon_sorter_1/roi_2[6]
    SLICE_X103Y523       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.780 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIAVLQIO_0[5]/O
                         net (fo=1, routed)           0.059     5.839    shift_reg_tap_o/roi_ret_RNIAVLQIO_0_0
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.721     5.676    shift_reg_tap_o/clk_c
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/C
                         clock pessimism              0.438     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X103Y523       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.106    shift_reg_tap_o/sr_p.sr_1[30]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.078ns (39.044%)  route 1.683ns (60.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.676 - 3.125 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 1.014ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.926ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.937     3.078    muon_sorter_1/clk_c
    SLICE_X100Y514       FDRE                                         r  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y514       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.175 f  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/Q
                         net (fo=4, routed)           0.144     3.319    muon_sorter_1/un4850_pt_compare_o
    SLICE_X100Y513       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     3.496 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_126_RNIFMUG1/O
                         net (fo=1, routed)           0.239     3.735    muon_sorter_1/max_pt_10_1[15]
    SLICE_X98Y516        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     3.851 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNICIKU1/O
                         net (fo=13, routed)          0.312     4.163    muon_sorter_1/N_428_0
    SLICE_X100Y517       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     4.332 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNIH0CU3_lut6_2_o5/O
                         net (fo=1, routed)           0.196     4.528    muon_sorter_1/N_2160
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.592 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1056_RNI9JUU7/O
                         net (fo=1, routed)           0.057     4.649    muon_sorter_1/max_pt_10_2[11]
    SLICE_X100Y517       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     4.764 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1328_RNINSNTF/O
                         net (fo=1, routed)           0.071     4.835    muon_sorter_1/max_pt_10_2_1[11]
    SLICE_X100Y517       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.012 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1117_RNI9NVUK1/O
                         net (fo=16, routed)          0.448     5.460    muon_sorter_1/max_pt_1[11]
    SLICE_X103Y526       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.560 f  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIB9JS94[12]/O
                         net (fo=1, routed)           0.157     5.717    muon_sorter_1/roi_2[6]
    SLICE_X103Y523       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.780 f  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIAVLQIO_0[5]/O
                         net (fo=1, routed)           0.059     5.839    shift_reg_tap_o/roi_ret_RNIAVLQIO_0_0
    SLICE_X103Y523       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.721     5.676    shift_reg_tap_o/clk_c
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/C
                         clock pessimism              0.438     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X103Y523       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.106    shift_reg_tap_o/sr_p.sr_1[30]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.078ns (39.044%)  route 1.683ns (60.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.676 - 3.125 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 1.014ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.926ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.937     3.078    muon_sorter_1/clk_c
    SLICE_X100Y514       FDRE                                         r  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y514       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.175 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_156/Q
                         net (fo=4, routed)           0.144     3.319    muon_sorter_1/un4850_pt_compare_o
    SLICE_X100Y513       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     3.496 f  muon_sorter_1/sr_p.sr_1_0.pt_ret_126_RNIFMUG1/O
                         net (fo=1, routed)           0.239     3.735    muon_sorter_1/max_pt_10_1[15]
    SLICE_X98Y516        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     3.851 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNICIKU1/O
                         net (fo=13, routed)          0.312     4.163    muon_sorter_1/N_428_0
    SLICE_X100Y517       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     4.332 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1028_RNIH0CU3_lut6_2_o5/O
                         net (fo=1, routed)           0.196     4.528    muon_sorter_1/N_2160
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.592 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1056_RNI9JUU7/O
                         net (fo=1, routed)           0.057     4.649    muon_sorter_1/max_pt_10_2[11]
    SLICE_X100Y517       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     4.764 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1328_RNINSNTF/O
                         net (fo=1, routed)           0.071     4.835    muon_sorter_1/max_pt_10_2_1[11]
    SLICE_X100Y517       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     5.012 f  muon_sorter_1/sr_p.sr_1_1.sector_ret_1117_RNI9NVUK1/O
                         net (fo=16, routed)          0.448     5.460    muon_sorter_1/max_pt_1[11]
    SLICE_X103Y526       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.560 f  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIB9JS94[12]/O
                         net (fo=1, routed)           0.157     5.717    muon_sorter_1/roi_2[6]
    SLICE_X103Y523       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.780 f  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIAVLQIO_0[5]/O
                         net (fo=1, routed)           0.059     5.839    shift_reg_tap_o/roi_ret_RNIAVLQIO_0_0
    SLICE_X103Y523       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.721     5.676    shift_reg_tap_o/clk_c
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/C
                         clock pessimism              0.438     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X103Y523       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.106    shift_reg_tap_o/sr_p.sr_1[30]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 muon_sorter_1/sr_p.sr_1_0.pt_ret_178/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.915ns (33.009%)  route 1.857ns (66.991%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.676 - 3.125 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.014ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.926ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.925     3.066    muon_sorter_1/clk_c
    SLICE_X97Y512        FDRE                                         r  muon_sorter_1/sr_p.sr_1_0.pt_ret_178/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y512        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.159 f  muon_sorter_1/sr_p.sr_1_0.pt_ret_178/Q
                         net (fo=4, routed)           0.182     3.341    muon_sorter_1/un1510_pt_compare_o
    SLICE_X98Y513        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     3.515 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1088_RNIEM9I1/O
                         net (fo=1, routed)           0.168     3.683    muon_sorter_1/max_pt_2_0[7]
    SLICE_X96Y515        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     3.722 r  muon_sorter_1/sr_p.sr_1_1.sector_ret_1035_RNIKPDU1/O
                         net (fo=15, routed)          0.425     4.147    muon_sorter_1/N_215_0
    SLICE_X99Y517        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     4.209 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_132_RNITMLBB/O
                         net (fo=1, routed)           0.292     4.501    muon_sorter_1/max_pt_15_1_2[1]
    SLICE_X102Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     4.539 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_139_RNI5B9SF/O
                         net (fo=1, routed)           0.063     4.602    muon_sorter_1/max_pt_15_1[1]
    SLICE_X102Y517       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     4.776 r  muon_sorter_1/sr_p.sr_1_0.pt_ret_127_RNILVG8Q1/O
                         net (fo=16, routed)          0.275     5.051    muon_sorter_1/N_87_0
    SLICE_X101Y520       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     5.199 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNICEIEF5[2]/O
                         net (fo=1, routed)           0.217     5.416    muon_sorter_1/roi_4_0[6]
    SLICE_X104Y521       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     5.455 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNI7ELK3A[1]/O
                         net (fo=1, routed)           0.176     5.631    muon_sorter_1/roi_2_1[6]
    SLICE_X103Y523       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     5.779 r  muon_sorter_1/sr_p.sr_1_0.roi_ret_RNIAVLQIO_0[5]/O
                         net (fo=1, routed)           0.059     5.838    shift_reg_tap_o/roi_ret_RNIAVLQIO_0_0
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4981, routed)        1.721     5.676    shift_reg_tap_o/clk_c
    SLICE_X103Y523       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[30]/C
                         clock pessimism              0.438     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X103Y523       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.106    shift_reg_tap_o/sr_p.sr_1[30]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.125       1.626      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X95Y519   muon_cand_14.pt[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X107Y520  muon_cand_14.pt[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X94Y518   muon_cand_14.pt[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X106Y522  muon_cand_14.roi[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X107Y520  muon_cand_14.pt[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X94Y518   muon_cand_14.pt[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X109Y521  muon_cand_14.roi[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X108Y522  muon_cand_14.roi[6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X107Y521  muon_cand_14.roi[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X107Y524  muon_cand_14.roi[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X107Y523  muon_cand_14.roi[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X108Y519  muon_cand_15.roi[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X93Y517   muon_sorter_1/sr_p.sr_1_0.pt_ret_109/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X96Y528   shift_reg_tap_i/sr_p.sr_11[169]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X109Y518         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X109Y518         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y511         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y518         lsfr_1/output_vector_1[255]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y518         lsfr_1/shiftreg_vector[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y516          lsfr_1/shiftreg_vector[105]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y510          lsfr_1/shiftreg_vector[104]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y524         reducer_1/delay_block[0][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y523         reducer_1/delay_block[0][20]/C



