<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: SCB_Type Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">SCB_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="SCB_Type" -->
<p>Structure type to access the System Control Block (SCB).  
 <a href="struct_s_c_b___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>&gt;</code></p>

<p><a href="struct_s_c_b___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">CPUID</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">ICSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10960cdc703f661c83a237d9c69db23c"></a><!-- doxytag: member="SCB_Type::RESERVED0" ref="a10960cdc703f661c83a237d9c69db23c" args="" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">SCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adddd65958c1c4c0301f62ede0a9bf12e"></a><!-- doxytag: member="SCB_Type::RESERVED1" ref="adddd65958c1c4c0301f62ede0a9bf12e" args="" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a16d5a38234fb96ac6a5c4b2a9e78c1be">SHP</a> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae9891a59abbe51b0b2067ca507ca212f">SHCSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a0faf96f964931cadfb71cfa54e051f6f">VTOR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af6336103f8be0cab29de51daed5a65f4">SHP</a> [12]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a2f94bf549b16fdeb172352e22309e3c4">CFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a7bed53391da4f66d8a2a236a839d4c3d">HFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad7d61d9525fa9162579c3da0b87bff8d">DFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ac49b24b3f222508464f111772f2c44dd">MMFAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a31f79afe86c949c9862e7d5fce077c3a">BFAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aeb77053c84f49c261ab5b8374e8958ef">AFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aeb36c109d2fdb4eb4d6c4dc29154d77f">PFR</a> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a586a5225467262b378c0f231ccc77f86">DFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aaedf846e435ed05c68784b40d3db2bf2">ADR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a40b4fec8c296cba02baec983378cbcfd">MMFR</a> [4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a84715ecbe885efa4841d594e7409ccae">ISAR</a> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af460b56ce524a8e3534173f0aee78e85">CPACR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a22b183a9b52ba369209bdb98569b174b">SHPR</a> [12]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a59c48b5f72df57f333d5827e61d39dd2">ID_PFR</a> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a5a8f354519f1ff34593533f095a33679">ID_DFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acb57cbc70338c6acc607ec6b241a848c">ID_AFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1c4c8bc9818ea264c9ceb9b8596c1d05">ID_MFR</a> [4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a468ab7d4458f055dfe2ef420ee6d09d6">ID_ISAR</a> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a82963b2e0c2350e66778c4a8cfb9a2ef">CLIDR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab207e64e1e857ea1b68895172264bd8d">CTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a5b8ace34dde093049c26c56c9e3819cc">CCSIDR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#afdc87bd02624a24c3bef7f56511c5444">CSSELR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abea6603f7d9a9be6d249b3c7f0a2daf9"></a><!-- doxytag: member="SCB_Type::RESERVED3" ref="abea6603f7d9a9be6d249b3c7f0a2daf9" args="[93]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [93]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#afd8149e3b084e2170607dbe64e27b766">STIR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19aa718473d88ec7bfccf88dc721bbd4"></a><!-- doxytag: member="SCB_Type::RESERVED4" ref="a19aa718473d88ec7bfccf88dc721bbd4" args="[15]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [15]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a658958c3e7cf9a0bb35c71853b2b6ea8">MVFR0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a116ed13b1c1aba036b9307ed0ea55b47">MVFR1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aed4b6e7df7dbef7bc468e6c857ef4204">MVFR2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af66b4ffcf253684b2b804fb8c6ef3d47"></a><!-- doxytag: member="SCB_Type::RESERVED5" ref="af66b4ffcf253684b2b804fb8c6ef3d47" args="[1]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad323c3f1f75c8f6971214146a566dc8c">ICIALLU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f678002bc7e72b5c6cbe165e79a6606"></a><!-- doxytag: member="SCB_Type::RESERVED6" ref="a2f678002bc7e72b5c6cbe165e79a6606" args="[1]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a86c0feeceb540651e6ca01af397e7c9c">ICIMVAU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a2498dd236ec61bc0983f851ec2d1dadc">DCIMVAC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a50230b7ffe2728d6fb9e317a15978ab3">DCISW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a37356bd9475a8be5a1e9f1489297e5dd">DCCMVAU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a6887612a34a60a320a299dfe3d50cbf7">DCCMVAC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a49dfb8c504b1aced86af1c5eff699755">DCCSW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a29db2ff9cf75c787ea350468fc224408">DCCIMVAC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a16e05cc18ec7ab501620bf7263f226e7">DCCISW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cedcf03e7e379df1cf258af56956cd6"></a><!-- doxytag: member="SCB_Type::RESERVED7" ref="a5cedcf03e7e379df1cf258af56956cd6" args="[6]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [6]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a6f52bb11b40cad59e836366a43686d63">ITCMCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1728cb36883856a3543286d9acfb8a0d">DTCMCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aa7154549803e08073983216c159f74e3">AHBPCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acc2c89b1b03bed0224952b05582ce397">CACR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae1aa2246b75741ae5a7a965a66fa8d64">AHBSCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5acfe05b4c0828572919ef4e4e2de75"></a><!-- doxytag: member="SCB_Type::RESERVED8" ref="ab5acfe05b4c0828572919ef4e4e2de75" args="[1]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED8</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acb77619057d99c6d671915df3aa9b454">ABFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a00ae0f2f224605dc8980a19d7624e533">SFCR</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Structure type to access the System Control Block (SCB). </p>
</div><hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="acb77619057d99c6d671915df3aa9b454"></a><!-- doxytag: member="SCB_Type::ABFSR" ref="acb77619057d99c6d671915df3aa9b454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#acb77619057d99c6d671915df3aa9b454">SCB_Type::ABFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </p>

</div>
</div>
<a class="anchor" id="aaedf846e435ed05c68784b40d3db2bf2"></a><!-- doxytag: member="SCB_Type::ADR" ref="aaedf846e435ed05c68784b40d3db2bf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aaedf846e435ed05c68784b40d3db2bf2">SCB_Type::ADR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a class="anchor" id="aeb77053c84f49c261ab5b8374e8958ef"></a><!-- doxytag: member="SCB_Type::AFSR" ref="aeb77053c84f49c261ab5b8374e8958ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aeb77053c84f49c261ab5b8374e8958ef">SCB_Type::AFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

</div>
</div>
<a class="anchor" id="aa7154549803e08073983216c159f74e3"></a><!-- doxytag: member="SCB_Type::AHBPCR" ref="aa7154549803e08073983216c159f74e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aa7154549803e08073983216c159f74e3">SCB_Type::AHBPCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x298 (R/W) AHBP Control Register </p>

</div>
</div>
<a class="anchor" id="ae1aa2246b75741ae5a7a965a66fa8d64"></a><!-- doxytag: member="SCB_Type::AHBSCR" ref="ae1aa2246b75741ae5a7a965a66fa8d64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ae1aa2246b75741ae5a7a965a66fa8d64">SCB_Type::AHBSCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x2A0 (R/W) AHB Slave Control Register </p>

</div>
</div>
<a class="anchor" id="a6ed3c9064013343ea9fd0a73a734f29d"></a><!-- doxytag: member="SCB_Type::AIRCR" ref="a6ed3c9064013343ea9fd0a73a734f29d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">SCB_Type::AIRCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

</div>
</div>
<a class="anchor" id="a31f79afe86c949c9862e7d5fce077c3a"></a><!-- doxytag: member="SCB_Type::BFAR" ref="a31f79afe86c949c9862e7d5fce077c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a31f79afe86c949c9862e7d5fce077c3a">SCB_Type::BFAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

</div>
</div>
<a class="anchor" id="acc2c89b1b03bed0224952b05582ce397"></a><!-- doxytag: member="SCB_Type::CACR" ref="acc2c89b1b03bed0224952b05582ce397" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#acc2c89b1b03bed0224952b05582ce397">SCB_Type::CACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x29C (R/W) L1 Cache Control Register </p>

</div>
</div>
<a class="anchor" id="a6d273c6b90bad15c91dfbbad0f6e92d8"></a><!-- doxytag: member="SCB_Type::CCR" ref="a6d273c6b90bad15c91dfbbad0f6e92d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">SCB_Type::CCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

</div>
</div>
<a class="anchor" id="a5b8ace34dde093049c26c56c9e3819cc"></a><!-- doxytag: member="SCB_Type::CCSIDR" ref="a5b8ace34dde093049c26c56c9e3819cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a5b8ace34dde093049c26c56c9e3819cc">SCB_Type::CCSIDR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x080 (R/ ) Cache Size ID Register </p>

</div>
</div>
<a class="anchor" id="a2f94bf549b16fdeb172352e22309e3c4"></a><!-- doxytag: member="SCB_Type::CFSR" ref="a2f94bf549b16fdeb172352e22309e3c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a2f94bf549b16fdeb172352e22309e3c4">SCB_Type::CFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

</div>
</div>
<a class="anchor" id="a82963b2e0c2350e66778c4a8cfb9a2ef"></a><!-- doxytag: member="SCB_Type::CLIDR" ref="a82963b2e0c2350e66778c4a8cfb9a2ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a82963b2e0c2350e66778c4a8cfb9a2ef">SCB_Type::CLIDR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x078 (R/ ) Cache Level ID register </p>

</div>
</div>
<a class="anchor" id="af460b56ce524a8e3534173f0aee78e85"></a><!-- doxytag: member="SCB_Type::CPACR" ref="af460b56ce524a8e3534173f0aee78e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#af460b56ce524a8e3534173f0aee78e85">SCB_Type::CPACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

</div>
</div>
<a class="anchor" id="afa7a9ee34dfa1da0b60b4525da285032"></a><!-- doxytag: member="SCB_Type::CPUID" ref="afa7a9ee34dfa1da0b60b4525da285032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">SCB_Type::CPUID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

</div>
</div>
<a class="anchor" id="afdc87bd02624a24c3bef7f56511c5444"></a><!-- doxytag: member="SCB_Type::CSSELR" ref="afdc87bd02624a24c3bef7f56511c5444" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#afdc87bd02624a24c3bef7f56511c5444">SCB_Type::CSSELR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x084 (R/W) Cache Size Selection Register </p>

</div>
</div>
<a class="anchor" id="ab207e64e1e857ea1b68895172264bd8d"></a><!-- doxytag: member="SCB_Type::CTR" ref="ab207e64e1e857ea1b68895172264bd8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ab207e64e1e857ea1b68895172264bd8d">SCB_Type::CTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x07C (R/ ) Cache Type register </p>

</div>
</div>
<a class="anchor" id="a29db2ff9cf75c787ea350468fc224408"></a><!-- doxytag: member="SCB_Type::DCCIMVAC" ref="a29db2ff9cf75c787ea350468fc224408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a29db2ff9cf75c787ea350468fc224408">SCB_Type::DCCIMVAC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </p>

</div>
</div>
<a class="anchor" id="a16e05cc18ec7ab501620bf7263f226e7"></a><!-- doxytag: member="SCB_Type::DCCISW" ref="a16e05cc18ec7ab501620bf7263f226e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a16e05cc18ec7ab501620bf7263f226e7">SCB_Type::DCCISW</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </p>

</div>
</div>
<a class="anchor" id="a6887612a34a60a320a299dfe3d50cbf7"></a><!-- doxytag: member="SCB_Type::DCCMVAC" ref="a6887612a34a60a320a299dfe3d50cbf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a6887612a34a60a320a299dfe3d50cbf7">SCB_Type::DCCMVAC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </p>

</div>
</div>
<a class="anchor" id="a37356bd9475a8be5a1e9f1489297e5dd"></a><!-- doxytag: member="SCB_Type::DCCMVAU" ref="a37356bd9475a8be5a1e9f1489297e5dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a37356bd9475a8be5a1e9f1489297e5dd">SCB_Type::DCCMVAU</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </p>

</div>
</div>
<a class="anchor" id="a49dfb8c504b1aced86af1c5eff699755"></a><!-- doxytag: member="SCB_Type::DCCSW" ref="a49dfb8c504b1aced86af1c5eff699755" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a49dfb8c504b1aced86af1c5eff699755">SCB_Type::DCCSW</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x26C ( /W) D-Cache Clean by Set-way </p>

</div>
</div>
<a class="anchor" id="a2498dd236ec61bc0983f851ec2d1dadc"></a><!-- doxytag: member="SCB_Type::DCIMVAC" ref="a2498dd236ec61bc0983f851ec2d1dadc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a2498dd236ec61bc0983f851ec2d1dadc">SCB_Type::DCIMVAC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </p>

</div>
</div>
<a class="anchor" id="a50230b7ffe2728d6fb9e317a15978ab3"></a><!-- doxytag: member="SCB_Type::DCISW" ref="a50230b7ffe2728d6fb9e317a15978ab3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a50230b7ffe2728d6fb9e317a15978ab3">SCB_Type::DCISW</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </p>

</div>
</div>
<a class="anchor" id="a586a5225467262b378c0f231ccc77f86"></a><!-- doxytag: member="SCB_Type::DFR" ref="a586a5225467262b378c0f231ccc77f86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a586a5225467262b378c0f231ccc77f86">SCB_Type::DFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a class="anchor" id="ad7d61d9525fa9162579c3da0b87bff8d"></a><!-- doxytag: member="SCB_Type::DFSR" ref="ad7d61d9525fa9162579c3da0b87bff8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ad7d61d9525fa9162579c3da0b87bff8d">SCB_Type::DFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

</div>
</div>
<a class="anchor" id="a1728cb36883856a3543286d9acfb8a0d"></a><!-- doxytag: member="SCB_Type::DTCMCR" ref="a1728cb36883856a3543286d9acfb8a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a1728cb36883856a3543286d9acfb8a0d">SCB_Type::DTCMCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </p>

</div>
</div>
<a class="anchor" id="a7bed53391da4f66d8a2a236a839d4c3d"></a><!-- doxytag: member="SCB_Type::HFSR" ref="a7bed53391da4f66d8a2a236a839d4c3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a7bed53391da4f66d8a2a236a839d4c3d">SCB_Type::HFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

</div>
</div>
<a class="anchor" id="ad323c3f1f75c8f6971214146a566dc8c"></a><!-- doxytag: member="SCB_Type::ICIALLU" ref="ad323c3f1f75c8f6971214146a566dc8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ad323c3f1f75c8f6971214146a566dc8c">SCB_Type::ICIALLU</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </p>

</div>
</div>
<a class="anchor" id="a86c0feeceb540651e6ca01af397e7c9c"></a><!-- doxytag: member="SCB_Type::ICIMVAU" ref="a86c0feeceb540651e6ca01af397e7c9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a86c0feeceb540651e6ca01af397e7c9c">SCB_Type::ICIMVAU</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </p>

</div>
</div>
<a class="anchor" id="a3e66570ab689d28aebefa7e84e85dc4a"></a><!-- doxytag: member="SCB_Type::ICSR" ref="a3e66570ab689d28aebefa7e84e85dc4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">SCB_Type::ICSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

</div>
</div>
<a class="anchor" id="acb57cbc70338c6acc607ec6b241a848c"></a><!-- doxytag: member="SCB_Type::ID_AFR" ref="acb57cbc70338c6acc607ec6b241a848c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#acb57cbc70338c6acc607ec6b241a848c">SCB_Type::ID_AFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a class="anchor" id="a5a8f354519f1ff34593533f095a33679"></a><!-- doxytag: member="SCB_Type::ID_DFR" ref="a5a8f354519f1ff34593533f095a33679" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a5a8f354519f1ff34593533f095a33679">SCB_Type::ID_DFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a class="anchor" id="a468ab7d4458f055dfe2ef420ee6d09d6"></a><!-- doxytag: member="SCB_Type::ID_ISAR" ref="a468ab7d4458f055dfe2ef420ee6d09d6" args="[5]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a468ab7d4458f055dfe2ef420ee6d09d6">SCB_Type::ID_ISAR</a>[5]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a class="anchor" id="a1c4c8bc9818ea264c9ceb9b8596c1d05"></a><!-- doxytag: member="SCB_Type::ID_MFR" ref="a1c4c8bc9818ea264c9ceb9b8596c1d05" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a1c4c8bc9818ea264c9ceb9b8596c1d05">SCB_Type::ID_MFR</a>[4]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a class="anchor" id="a59c48b5f72df57f333d5827e61d39dd2"></a><!-- doxytag: member="SCB_Type::ID_PFR" ref="a59c48b5f72df57f333d5827e61d39dd2" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a59c48b5f72df57f333d5827e61d39dd2">SCB_Type::ID_PFR</a>[2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a class="anchor" id="a84715ecbe885efa4841d594e7409ccae"></a><!-- doxytag: member="SCB_Type::ISAR" ref="a84715ecbe885efa4841d594e7409ccae" args="[5]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a84715ecbe885efa4841d594e7409ccae">SCB_Type::ISAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a class="anchor" id="a6f52bb11b40cad59e836366a43686d63"></a><!-- doxytag: member="SCB_Type::ITCMCR" ref="a6f52bb11b40cad59e836366a43686d63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a6f52bb11b40cad59e836366a43686d63">SCB_Type::ITCMCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </p>

</div>
</div>
<a class="anchor" id="ac49b24b3f222508464f111772f2c44dd"></a><!-- doxytag: member="SCB_Type::MMFAR" ref="ac49b24b3f222508464f111772f2c44dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ac49b24b3f222508464f111772f2c44dd">SCB_Type::MMFAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

</div>
</div>
<a class="anchor" id="a40b4fec8c296cba02baec983378cbcfd"></a><!-- doxytag: member="SCB_Type::MMFR" ref="a40b4fec8c296cba02baec983378cbcfd" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a40b4fec8c296cba02baec983378cbcfd">SCB_Type::MMFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a class="anchor" id="a658958c3e7cf9a0bb35c71853b2b6ea8"></a><!-- doxytag: member="SCB_Type::MVFR0" ref="a658958c3e7cf9a0bb35c71853b2b6ea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a658958c3e7cf9a0bb35c71853b2b6ea8">SCB_Type::MVFR0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </p>

</div>
</div>
<a class="anchor" id="a116ed13b1c1aba036b9307ed0ea55b47"></a><!-- doxytag: member="SCB_Type::MVFR1" ref="a116ed13b1c1aba036b9307ed0ea55b47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a116ed13b1c1aba036b9307ed0ea55b47">SCB_Type::MVFR1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </p>

</div>
</div>
<a class="anchor" id="aed4b6e7df7dbef7bc468e6c857ef4204"></a><!-- doxytag: member="SCB_Type::MVFR2" ref="aed4b6e7df7dbef7bc468e6c857ef4204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aed4b6e7df7dbef7bc468e6c857ef4204">SCB_Type::MVFR2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x248 (R/ ) Media and VFP Feature Register 1 </p>

</div>
</div>
<a class="anchor" id="aeb36c109d2fdb4eb4d6c4dc29154d77f"></a><!-- doxytag: member="SCB_Type::PFR" ref="aeb36c109d2fdb4eb4d6c4dc29154d77f" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aeb36c109d2fdb4eb4d6c4dc29154d77f">SCB_Type::PFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a class="anchor" id="abfad14e7b4534d73d329819625d77a16"></a><!-- doxytag: member="SCB_Type::SCR" ref="abfad14e7b4534d73d329819625d77a16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">SCB_Type::SCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

</div>
</div>
<a class="anchor" id="a00ae0f2f224605dc8980a19d7624e533"></a><!-- doxytag: member="SCB_Type::SFCR" ref="a00ae0f2f224605dc8980a19d7624e533" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a00ae0f2f224605dc8980a19d7624e533">SCB_Type::SFCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x290 (R/W) Security Features Control Register </p>

</div>
</div>
<a class="anchor" id="ae9891a59abbe51b0b2067ca507ca212f"></a><!-- doxytag: member="SCB_Type::SHCSR" ref="ae9891a59abbe51b0b2067ca507ca212f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ae9891a59abbe51b0b2067ca507ca212f">SCB_Type::SHCSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

</div>
</div>
<a class="anchor" id="a16d5a38234fb96ac6a5c4b2a9e78c1be"></a><!-- doxytag: member="SCB_Type::SHP" ref="a16d5a38234fb96ac6a5c4b2a9e78c1be" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_s_c_b___type.html#a16d5a38234fb96ac6a5c4b2a9e78c1be">SCB_Type::SHP</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED</p>
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a class="anchor" id="af6336103f8be0cab29de51daed5a65f4"></a><!-- doxytag: member="SCB_Type::SHP" ref="af6336103f8be0cab29de51daed5a65f4" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_s_c_b___type.html#a16d5a38234fb96ac6a5c4b2a9e78c1be">SCB_Type::SHP</a>[12]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a class="anchor" id="a22b183a9b52ba369209bdb98569b174b"></a><!-- doxytag: member="SCB_Type::SHPR" ref="a22b183a9b52ba369209bdb98569b174b" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_s_c_b___type.html#a22b183a9b52ba369209bdb98569b174b">SCB_Type::SHPR</a>[12]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a class="anchor" id="afd8149e3b084e2170607dbe64e27b766"></a><!-- doxytag: member="SCB_Type::STIR" ref="afd8149e3b084e2170607dbe64e27b766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_s_c_b___type.html#afd8149e3b084e2170607dbe64e27b766">SCB_Type::STIR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register </p>

</div>
</div>
<a class="anchor" id="a0faf96f964931cadfb71cfa54e051f6f"></a><!-- doxytag: member="SCB_Type::VTOR" ref="a0faf96f964931cadfb71cfa54e051f6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a0faf96f964931cadfb71cfa54e051f6f">SCB_Type::VTOR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm0plus_8h_source.html">core_cm0plus.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm7_8h_source.html">core_cm7.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__sc000_8h_source.html">core_sc000.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__sc300_8h_source.html">core_sc300.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:18 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
